sim_seconds                                  0.290317                       # Number of seconds simulated
sim_ticks                                290316618000                       # Number of ticks simulated
final_tick                               5575142277500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5052327                       # Simulator instruction rate (inst/s)
host_op_rate                                  5309988                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              404916569                       # Simulator tick rate (ticks/s)
host_mem_usage                                3681160                       # Number of bytes of host memory used
host_seconds                                   716.98                       # Real time elapsed on the host
sim_insts                                  3622411659                       # Number of instructions simulated
sim_ops                                    3807149391                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            3                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            3                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            3                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        49152                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        36096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data        99072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       171008                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       116992                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       132352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       174080                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       164352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           964352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       771840                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        771840                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          141                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          387                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          668                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          457                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          517                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data          680                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data          642                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3767                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         3015                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             3015                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        14991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       169305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        10582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data       124333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       341255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data       589040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data       402981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data       455888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        14109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data       599621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        22927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data       566113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             3321725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        14991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        10582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        14109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        22927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          73189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2658615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2658615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2658615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        14991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       169305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        10582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data       124333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       341255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data       589040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data       402981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data       455888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        14109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data       599621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        22927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data       566113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            5980340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3767                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     3015                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   30136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  24120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               964096                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                772096                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                964352                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             771840                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs         1218                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3784                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3728                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3576                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3736                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3800                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            3888                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            3872                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3744                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            3064                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            3048                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            2863                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            2960                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            3024                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            3072                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            3120                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            2977                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                290314139000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               30136                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              24120                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3763                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3763                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3764                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3765                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3765                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3765                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3765                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3765                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  992                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  992                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  992                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  993                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  993                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  994                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  994                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  994                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  995                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  995                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  995                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  996                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  996                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  995                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                 1005                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                 1021                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                 1022                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                 1022                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                 1022                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                 1020                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                 1020                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                 1020                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                 1010                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  994                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         7857                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   220.973909                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   190.252506                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    75.239837                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63         1002     12.75%     12.75% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           40      0.51%     13.26% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           25      0.32%     13.58% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           16      0.20%     13.78% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           31      0.39%     14.18% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           41      0.52%     14.70% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          982     12.50%     27.20% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5720     72.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         7857                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          994                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    30.325956                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    12.613329                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-1             2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9            23      2.31%      2.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17          147     14.79%     17.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          333     33.50%     50.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          234     23.54%     74.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          131     13.18%     87.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           56      5.63%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           35      3.52%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65           22      2.21%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            6      0.60%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            5      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          994                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          994                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.273642                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.236249                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.471984                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            958     96.38%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::29              1      0.10%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             34      3.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          994                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  849387272                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1360056872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 96409600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28192.62                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45142.62                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       3.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       2.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    3.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  26327                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 20072                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 42806567.24                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 263995081170                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     811606507                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          7643462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          7727529.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          7809782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3               7874496                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               5156304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               5213016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               5268504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               5312160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0             24281088                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             24677952                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         24836198.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         24756825.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        16343285.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        16210575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        16386416.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        16413373.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      13062375469.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      13063766561.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      13066516350.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      13068219784.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      144143837664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      144142617408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      144140205312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      144138711072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        201936929333.760010                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        201937505102.399994                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        201938314624.320007                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        201938579771.520020                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.866679                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.866901                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.867213                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.867315                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        49408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        38400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       104704                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       182528                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       124416                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       139520                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       168448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       162048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           985600                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       792320                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        792320                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          150                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          409                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          713                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          545                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data          658                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data          633                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              3850                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         3095                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             3095                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         7054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       170187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        11463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       132269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst         6173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       360655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data       628720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data       428553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data       480579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst         8818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data       580222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         9700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data       558177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             3394914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         7054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        11463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst         6173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst         8818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         9700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          54671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       2729158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2729158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       2729158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         7054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       170187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        11463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       132269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst         6173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       360655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data       628720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data       428553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data       480579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst         8818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data       580222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         9700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data       558177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            6124072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      3850                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     3095                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   30800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  24760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               984864                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                792576                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                985600                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             792320                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs        18149                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            3889                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3816                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3768                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3696                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3976                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            3976                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            3696                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            3113                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            3056                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            2984                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            3031                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            3168                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            3232                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            3232                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            2952                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                290481031000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               30800                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              24760                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  3847                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  3846                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  3846                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  3846                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  3846                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  3846                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  3846                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  3846                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 1024                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 1024                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 1025                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 1025                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 1025                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 1025                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 1026                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 1026                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 1028                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 1028                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 1028                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 1028                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 1029                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 1029                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 1033                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 1040                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 1040                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 1040                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 1039                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 1039                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 1038                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 1038                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 1033                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 1026                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         8029                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   221.377507                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   190.698359                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    75.062011                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63         1024     12.75%     12.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           37      0.46%     13.21% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           19      0.24%     13.45% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           13      0.16%     13.61% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           26      0.32%     13.94% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           37      0.46%     14.40% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          998     12.43%     26.83% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5875     73.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         8029                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         1027                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    29.967868                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    10.661546                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-1             4      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9            15      1.46%      1.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17          100      9.74%     11.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          398     38.75%     50.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          269     26.19%     76.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          141     13.73%     90.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           64      6.23%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           23      2.24%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65            8      0.78%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            3      0.29%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-81            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         1027                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         1027                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.116845                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.096249                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.071507                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.10%      0.19% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.10%      0.29% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           1007     98.05%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             17      1.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         1027                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  894185790                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1415855940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 98486400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29053.70                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46003.70                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       3.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       2.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    3.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  26901                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 20615                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 41825922.39                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 263970862593                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     835825084                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          7893244.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          7803734.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          7979126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3               8128512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               5324808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               5264424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               5382744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               5483520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         25392806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         24933542.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         25161177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         25592985.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        16755102.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        16539033.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        16767959.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        16927211.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      13064940195.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      13064078191.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      13067876033.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      13072314317.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      144141587904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      144142344048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      144139012608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      144135119376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        201939186121.919983                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        201938255034.239990                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        201939471708.480011                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        201940857983.040009                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.867549                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.867190                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.867659                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.868194                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        45056                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        36864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       103680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       176384                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       113664                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       135424                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       170752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       161792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           959488                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       769024                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        769024                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          176                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          405                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          689                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          444                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          529                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data          632                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3748                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         3004                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             3004                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        11463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       155196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst         7936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data       126979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       357127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data       607557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data       391517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data       466470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst        10582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data       588158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        15872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data       557295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             3304971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        11463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst         7936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst        10582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        15872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          54671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2648915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2648915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2648915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        11463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       155196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst         7936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data       126979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       357127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data       607557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data       391517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data       466470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst        10582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data       588158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        15872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data       557295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            5953886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3748                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     3004                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   29984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  24032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               959488                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                769024                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                959488                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             769024                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs         1493                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3696                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3648                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3648                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3696                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3896                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            3896                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            3776                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3728                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            2976                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            2960                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2897                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            2928                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            3127                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            3080                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            3032                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            3032                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                290316706000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               29984                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              24032                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3746                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3746                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3746                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3746                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3746                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3746                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3747                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3747                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  992                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  993                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                 1000                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                 1016                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                 1016                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                 1018                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                 1018                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                 1018                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                 1018                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                 1017                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                 1010                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  994                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         7809                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   221.344602                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   190.881834                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    74.920923                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          983     12.59%     12.59% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           39      0.50%     13.09% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           30      0.38%     13.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           15      0.19%     13.66% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           32      0.41%     14.07% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           37      0.47%     14.55% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          962     12.32%     26.87% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5711     73.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         7809                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          992                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    30.225806                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    11.425069                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-9            16      1.61%      1.71% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-17          112     11.29%     13.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-25          373     37.60%     50.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-33          247     24.90%     75.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-41          134     13.51%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-49           68      6.85%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-57           21      2.12%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-65           12      1.21%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-73            4      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-81            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-105            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          992                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          992                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.225806                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.195675                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.325607                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            964     97.18%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             28      2.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          992                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  867754124                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1375982924                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 95948800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   28940.57                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              45890.57                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       3.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    3.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  26203                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 20003                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 42997142.48                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 264003017356                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     804112594                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0               7581168                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          7707571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2               7868448                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          7832764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               5114280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          5199552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               5308080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               5284008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             24121344                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         24425356.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         25029388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         24504729.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        16316743.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        16223846.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        16522859.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        16366510.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0       13059502560                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      13065509174.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      13065571281.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      13068626189.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      144146357760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      144141088800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      144141034320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      144138354576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        201936285915.839996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        201937446360.959991                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        201938626438.080017                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        201938260838.400024                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.866431                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.866878                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.867333                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.867192                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        47360                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        40192                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        98816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       184064                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       113408                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       144384                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       161024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       155648                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           963840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       776192                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        776192                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          185                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          386                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          719                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          443                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          564                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data          629                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data          608                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3765                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         3032                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             3032                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst         7936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       163132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        10582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data       138442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       340373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data       634011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data       390636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data       497333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        10582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data       554650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        12345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data       536132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             3319962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         7936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        10582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        10582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        12345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          57317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2673605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2673605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2673605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         7936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       163132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        10582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data       138442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       340373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data       634011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data       390636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data       497333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        10582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data       554650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        12345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data       536132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            5993567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3765                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     3032                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   30120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  24256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               963584                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                776192                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                963840                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             776192                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs         1237                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3840                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3712                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3624                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            3784                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3824                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3856                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3744                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3728                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            2936                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            3016                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            2952                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            3088                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            3064                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            3152                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            3040                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            3008                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                290495513000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               30120                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              24256                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3760                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3760                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3760                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3760                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3760                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3760                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3760                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3760                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  998                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  998                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  998                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  998                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  998                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  998                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  998                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  998                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  999                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  999                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  999                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  999                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  999                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  999                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                 1012                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                 1032                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                 1032                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                 1032                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                 1032                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                 1032                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                 1032                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                 1032                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                 1019                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  999                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         7833                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   222.108515                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   191.799285                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    74.469187                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          985     12.58%     12.58% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           29      0.37%     12.95% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           18      0.23%     13.18% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           10      0.13%     13.30% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           22      0.28%     13.58% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           27      0.34%     13.93% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          977     12.47%     26.40% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5765     73.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         7833                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          999                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    30.158158                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    12.684668                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            34      3.40%      3.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          154     15.42%     18.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          309     30.93%     49.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          240     24.02%     73.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          135     13.51%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           65      6.51%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           33      3.30%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65           18      1.80%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            6      0.60%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-81            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          999                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          999                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.280280                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.240260                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.514632                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            962     96.30%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             36      3.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          999                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  861441180                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1371839580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 96358400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28607.90                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45557.90                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       3.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    3.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  26323                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 20212                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 42738783.73                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 263981911133                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     824776544                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0               7653744                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          7618665.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          7796476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          7751116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               5163240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               5139576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5259528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               5228928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         24684441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         24166771.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         24789772.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             24281088                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        16277345.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        16207257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        16542351.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        16290201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      13063025816.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      13064288699.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      13065182331.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      13068614698.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      144143267184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      144142159392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      144141375504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      144138364656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        201937363831.680023                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        201936872422.079987                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        201938238024.959991                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        201937822749.119995                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.866846                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.866657                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.867183                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.867023                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        47872                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        36864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       100608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       177920                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       118272                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       143872                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       163840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       162048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           971264                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       782336                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        782336                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          393                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          695                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          462                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          562                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data          640                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data          633                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3794                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3056                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3056                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        12345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       164896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst         9700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data       126979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       346546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data       612848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data       407390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data       495569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        16754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data       564349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        20281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data       558177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             3345534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        12345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst         9700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        16754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        20281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          68780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2694768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2694768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2694768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        12345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       164896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst         9700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data       126979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       346546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data       612848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data       407390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data       495569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        16754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data       564349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        20281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data       558177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            6040302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3794                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3056                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   30352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  24448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               970784                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                782080                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                971264                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             782336                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs         1422                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3880                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3712                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3696                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3865                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            3840                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3816                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3800                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3728                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            3136                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            3072                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2960                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            3103                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            3048                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            3072                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            3001                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            3048                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                290316706000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               30352                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              24448                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3791                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3790                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3790                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3790                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3790                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3790                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3790                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3790                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                 1006                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                 1006                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                 1007                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                 1008                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                 1008                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                 1015                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                 1040                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                 1040                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                 1040                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                 1039                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                 1039                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                 1038                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                 1038                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                 1031                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                 1006                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         7938                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   220.819350                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   190.140121                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    75.277588                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63         1009     12.71%     12.71% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           41      0.52%     13.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           30      0.38%     13.61% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           26      0.33%     13.93% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           31      0.39%     14.32% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           42      0.53%     14.85% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          987     12.43%     27.29% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5772     72.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         7938                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples         1006                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    30.148111                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    11.708182                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9            20      1.99%      2.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17          138     13.72%     15.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          342     34.00%     49.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          253     25.15%     74.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          136     13.52%     88.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           64      6.36%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           37      3.68%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65            9      0.89%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            2      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-81            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-89            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total         1006                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples         1006                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.294235                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.255286                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.506505                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            969     96.32%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             37      3.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total         1006                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  877092938                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1391305088                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 97078400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   28911.66                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              45861.66                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       3.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    3.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  26513                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 20326                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 42382000.88                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 263966739275                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     840057136                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          7662211.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          7725715.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          7887196.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          7846070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          5168952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          5211792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5320728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               5292984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         24449318.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         24634521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         25088294.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         24477772.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        16363192.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        16349921.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        16389734.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3            16433280                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      13062542584.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      13064489521.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      13068334313.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      13070329021.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      144143691072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      144141983232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      144138610608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      144136860864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        201937169390.400024                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        201937686764.160034                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        201938922935.040009                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        201938532052.799988                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.866771                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.866971                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.867448                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.867297                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        47872                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        36864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data        96768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       179712                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       120064                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       137984                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       159488                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       159232                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           952832                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       767744                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        767744                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          378                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          702                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          469                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          539                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data          623                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data          622                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3722                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         2999                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             2999                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        13227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       164896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst         7936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       126979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       333319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data       619021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst         5291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data       413562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data       475288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst         7936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data       549359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         8818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data       548477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             3282044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        13227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst         7936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst         5291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst         7936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         8818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          51144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2644506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2644506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2644506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        13227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       164896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst         7936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       126979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       333319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data       619021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst         5291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data       413562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data       475288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst         7936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data       549359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         8818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data       548477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            5926550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3722                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     2999                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   29776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  23992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               952576                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                768000                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                952832                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             767744                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs         1218                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            3720                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3688                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3608                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3640                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            3864                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3792                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3776                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            3680                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            3001                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            2968                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            2920                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            2959                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            3128                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            3056                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            2992                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            2976                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                290488458000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               29776                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              23992                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3721                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3721                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3721                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3721                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3721                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3721                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3721                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3721                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  997                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1013                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1013                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1013                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1013                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1013                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1013                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1013                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1008                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  992                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         7784                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   221.040082                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   190.485535                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    75.100019                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          982     12.62%     12.62% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           46      0.59%     13.21% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           27      0.35%     13.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           18      0.23%     13.78% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           31      0.40%     14.18% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           44      0.57%     14.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          966     12.41%     27.16% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5670     72.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         7784                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          992                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    30.016129                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    12.870532                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1             5      0.50%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-9            31      3.12%      3.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-17          143     14.42%     18.04% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-25          331     33.37%     51.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-33          230     23.19%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-41          132     13.31%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-49           66      6.65%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-57           23      2.32%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-65           13      1.31%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-73           11      1.11%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-81            5      0.50%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-89            2      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          992                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          992                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.193548                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.167624                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.229817                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            968     97.58%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             24      2.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          992                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  853793640                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1358361240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 95257600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28681.59                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45631.59                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       3.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    3.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  26018                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 19966                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 43221017.41                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 263994751736                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     811935941                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0               7644672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1               7644672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          7803129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          7855747.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               5157120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               5157120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               5264016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          5299512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         24521203.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         24096883.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2             24625536                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         24732364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        16320476.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        16144220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        16353239.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        16386416.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      13062863407.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      13063713482.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      13067326316.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      13069436811.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      144143409648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      144142663968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      144139494816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      144137643504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        201937208587.200012                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        201936712406.400024                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        201938159112.960022                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        201938646416.640015                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.866786                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.866595                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.867153                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.867341                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        49664                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        37120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       100096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       175104                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       119808                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       136448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       165376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       158464                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           960768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       772864                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        772864                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          145                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          391                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          684                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          468                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          533                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data          646                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data          619                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3753                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         3019                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             3019                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst        10582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       171068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst         7936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data       127860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         5291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       344782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data       603148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data       412680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data       469997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst         5291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data       569640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        16754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data       545832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             3309380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        10582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst         7936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         5291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst         5291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        16754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          53790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2662142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2662142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2662142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        10582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       171068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst         7936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data       127860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         5291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       344782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data       603148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data       412680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data       469997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst         5291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data       569640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        16754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data       545832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            5971522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3753                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     3019                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   30024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  24152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               960768                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                772864                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                960768                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             772864                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      1028110                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3656                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3752                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3720                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3648                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            3832                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3864                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3808                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            3744                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            2920                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            3023                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            3041                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            2944                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            3040                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            3120                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            3088                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            2976                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                290457954000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               30024                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              24152                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3750                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3751                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3751                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3753                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3753                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3753                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  999                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  999                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  999                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  999                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  999                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  999                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  999                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  999                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 1000                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 1000                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 1000                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 1000                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 1000                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 1000                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 1003                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 1018                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 1019                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 1019                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 1019                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 1019                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 1019                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 1019                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 1016                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 1001                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         7837                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   221.211178                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   190.439564                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    75.180158                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63         1004     12.81%     12.81% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           37      0.47%     13.28% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           17      0.22%     13.50% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           15      0.19%     13.69% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           20      0.26%     13.95% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           38      0.48%     14.43% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          989     12.62%     27.05% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5717     72.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         7837                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         1000                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    30.032000                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    12.336254                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-1             5      0.50%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9            30      3.00%      3.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17          141     14.10%     17.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          318     31.80%     49.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          260     26.00%     75.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          119     11.90%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           72      7.20%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           35      3.50%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65           11      1.10%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73            4      0.40%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-81            3      0.30%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-89            2      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         1000                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         1000                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.152000                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.128700                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.149877                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            979     97.90%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             20      2.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         1000                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  853869924                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1362776724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 96076800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28439.58                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45389.58                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       3.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    3.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  26242                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 20097                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 42891015.06                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 263981450959                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     825236718                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          7546694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          7685798.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          7794057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          7818249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               5091024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               5184864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               5257896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               5274216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         24145804.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             24445824                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         24609561.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         24592588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        16177397.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        16264074.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        16369827.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        16359874.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      13060463552.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1       13063638024                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      13067152306.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      13067707605.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      144145514784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      144142730160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      144139647456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      144139160352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        201936231317.760010                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        201937240804.799988                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        201938123165.760010                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        201938204946.239990                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.866410                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.866799                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.867139                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.867171                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        50688                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        40704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       103424                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       183040                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       120832                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       134656                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       158208                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       156672                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           972032                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       780032                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        780032                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          404                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          715                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          526                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data          618                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data          612                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3797                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         3047                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             3047                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst         9700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       174596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        13227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data       140206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         6173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       356246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data       630484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data       416208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data       463825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst         5291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data       544950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        15872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        14991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data       539659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             3348179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         9700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        13227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         6173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst         5291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        14991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          59080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       2686832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            2686832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       2686832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         9700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       174596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        13227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data       140206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         6173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       356246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data       630484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data       416208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data       463825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst         5291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data       544950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        15872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        14991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data       539659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            6035011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3797                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     3047                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   30376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  24376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               972032                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                780032                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                972032                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             780032                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs         1232                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3744                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3832                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3720                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            3776                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3808                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3872                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3792                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            3832                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            2960                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            3033                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            2992                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            3072                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            3064                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            3111                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            3096                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            3048                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                290440029000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               30376                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              24376                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3794                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3795                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3795                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3795                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3795                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3795                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3795                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3795                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                 1006                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                 1006                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                 1006                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                 1006                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                 1006                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                 1006                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                 1006                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                 1006                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                 1007                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                 1007                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                 1008                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                 1008                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                 1008                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                 1008                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                 1017                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                 1027                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                 1028                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                 1028                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                 1027                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                 1027                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                 1027                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                 1027                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                 1018                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                 1008                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         7924                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   221.108531                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   190.449401                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    75.124801                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63         1010     12.75%     12.75% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           33      0.42%     13.16% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           29      0.37%     13.53% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           18      0.23%     13.76% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           29      0.37%     14.12% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           34      0.43%     14.55% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255         1000     12.62%     27.17% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5771     72.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         7924                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    30.164846                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    12.581055                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9            23      2.28%      2.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17          169     16.78%     19.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          316     31.38%     50.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          240     23.83%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          121     12.02%     86.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           82      8.14%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           29      2.88%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65           13      1.29%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73            8      0.79%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-81            4      0.40%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.206554                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.176102                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.318562                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            979     97.22%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             27      2.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  881503684                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1396376884                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 97203200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29019.74                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              45969.74                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       3.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       2.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    3.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    2.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  26535                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 20293                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 42437175.48                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 263965444045                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     841243632                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          7661606.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          7648300.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          7866633.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          7754745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               5168544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               5159568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               5306856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               5231376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         24671462.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1             24373440                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         24992947.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         24416870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        16283980.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        16250388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        16625295.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        16286883.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      13063573399.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1       13063565520                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      13068896725.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      13068359867.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      144142786848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      144142793760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      144138117264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      144138588192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        201937437901.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        201937083037.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        201939097781.760010                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        201937929995.519989                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.866875                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.866738                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.867515                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.867065                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        47616                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        38400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       104448                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       172800                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       125696                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       132608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       168192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       162560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           970496                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       779264                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        779264                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          186                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          150                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          408                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          675                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          518                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data          657                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data          635                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3791                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         3044                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             3044                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        14991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       164014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        11463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data       132269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       359773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data       595212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data       432962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data       456770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst         7054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data       579340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        18518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data       559940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             3342888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        14991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        11463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst         7054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        18518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          61726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2684187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2684187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2684187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        14991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       164014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        11463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data       132269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       359773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data       595212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data       432962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data       456770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst         7054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data       579340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        18518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data       559940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            6027075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3791                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     3044                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   30328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  24352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               970240                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                779264                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                970496                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             779264                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         1286                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3824                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3680                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3640                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            3864                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3792                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3920                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            3888                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3712                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            3088                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            2984                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2936                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            3063                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            3032                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            3128                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            3137                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            2984                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                290481848000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               30328                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              24352                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3788                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3788                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3788                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3788                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3789                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3789                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3790                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3790                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                 1013                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                 1019                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         7902                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   221.400152                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   191.061879                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    74.794384                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          990     12.53%     12.53% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           35      0.44%     12.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           33      0.42%     13.39% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           25      0.32%     13.71% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           33      0.42%     14.12% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           35      0.44%     14.57% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          970     12.28%     26.84% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5781     73.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         7902                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples         1009                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    30.049554                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    11.962969                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-1             2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9            22      2.18%      2.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17          167     16.55%     18.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          305     30.23%     49.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          244     24.18%     73.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          150     14.87%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           72      7.14%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           24      2.38%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65           17      1.68%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73            4      0.40%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-81            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total         1009                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples         1009                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.134787                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.116610                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.030136                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            992     98.32%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             17      1.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total         1009                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  875313624                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1389237624                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 97024000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   28869.18                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              45819.18                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       3.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    3.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.82                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  26499                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 20271                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 42499173.08                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 263980030116                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     826657561                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0               7644672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          7774099.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          7930137.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               7904736                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5157120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1          5244432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               5349696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               5332560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         24476774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         25156684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         25005926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         24845683.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        16346603.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        16386416.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        16552304.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        16529495.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      13061455571.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1       13061673576                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      13069618536.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      13068839926.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      144144644592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      144144453360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      144137484096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      144138167088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        201937017393.599976                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        201937980628.799988                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        201939232757.760010                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        201938911548.480011                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.866713                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.867084                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.867567                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.867443                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        48384                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        36608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       102144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       172544                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       112640                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       138496                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       176640                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       157696                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           963328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       774144                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        774144                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          189                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          143                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          399                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          674                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          440                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          541                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data          690                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data          616                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3763                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         3024                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             3024                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst         8818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       166659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data       126097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst         6173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       351837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data       594330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data       387990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data       477052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.dtb.walker         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst        13227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data       608439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.dtb.walker         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        12345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data       543186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             3318198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst         8818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst         6173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst        13227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        12345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          52026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2666551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2666551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2666551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst         8818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       166659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data       126097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst         6173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       351837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data       594330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data       387990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data       477052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.dtb.walker         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst        13227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data       608439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.dtb.walker         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        12345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data       543186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            5984749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3763                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     3024                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   30104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  24192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               963072                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                774656                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                963328                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             774144                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         1263                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3656                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3680                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3680                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3800                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3816                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            3888                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3744                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            3832                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            2912                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            2928                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            2928                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            3081                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            3063                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            3168                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            3008                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            3120                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                290316706000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               30104                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              24192                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3759                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3759                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3760                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3760                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3760                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3760                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3760                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3760                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 1000                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 1000                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                 1000                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1000                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 1000                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 1000                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 1001                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 1001                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 1001                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 1002                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 1002                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 1003                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 1003                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 1003                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 1008                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 1021                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 1022                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 1021                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                 1021                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                 1020                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                 1020                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                 1020                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                 1014                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                 1001                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         7842                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   221.588370                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   191.244004                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    74.705635                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          985     12.56%     12.56% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           31      0.40%     12.96% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           31      0.40%     13.35% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           17      0.22%     13.57% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           31      0.40%     13.96% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           30      0.38%     14.35% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          976     12.45%     26.79% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5741     73.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         7842                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples         1002                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    30.051896                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    12.368198                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1             4      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9            23      2.30%      2.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17          157     15.67%     18.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          328     32.73%     51.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          224     22.36%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          141     14.07%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           73      7.29%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           25      2.50%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65           19      1.90%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73            6      0.60%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         1002                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples         1002                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.159681                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.136112                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.164944                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.10%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            979     97.70%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             21      2.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         1002                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  862796760                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1372923960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 96307200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28668.15                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              45618.15                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       3.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    3.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  26298                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 20163                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 42775409.75                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 263993056582                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     813968079                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          7603545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          7709385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          7851513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          7796476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               5129376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               5200776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               5296656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               5259528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         24465292.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         24568627.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         24789273.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         24625036.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        16250388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        16283566.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        16558940.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        16489681.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      13061289496.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      13064445691.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      13067799917.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      13067315974.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      144144790272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      144142021680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      144139079376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      144139503888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        201936820431.360016                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        201937521786.240021                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        201938667737.280029                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        201938282645.760010                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.866637                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.866907                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.867349                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.867201                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        47872                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        34560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       105472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       170752                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       109824                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       139008                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       171008                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       160256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           967680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       771072                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        771072                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          135                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          412                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          429                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          543                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data          668                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data          626                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3780                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         3012                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             3012                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        14991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       164896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        11463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data       119042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst         5291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       363300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data       588158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data       378290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         6173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data       478815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst         9700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data       589040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        26454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data       552004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             3333188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        14991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        11463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst         5291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         6173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst         9700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        26454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          80243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2655969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2655969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2655969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        14991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       164896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        11463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data       119042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst         5291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       363300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data       588158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data       378290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         6173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data       478815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst         9700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data       589040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        26454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data       552004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            5989158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3780                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     3012                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   30240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  24096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               967680                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                770816                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                967680                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             771072                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs        44506                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3800                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3776                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3640                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3728                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3872                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            3928                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3776                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3720                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            3056                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            2992                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            2936                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            2975                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            3025                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            3112                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            3048                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            2944                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                290463782000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               30240                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              24096                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  995                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                 1002                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                 1019                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                 1013                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  997                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         7873                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   220.817477                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   190.113484                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    75.286447                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63         1004     12.75%     12.75% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           34      0.43%     13.18% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           35      0.44%     13.63% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           21      0.27%     13.90% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           38      0.48%     14.38% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           33      0.42%     14.80% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          985     12.51%     27.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5723     72.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         7873                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          995                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    30.383920                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    12.570979                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-9            25      2.51%      2.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-17          138     13.87%     16.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-25          354     35.58%     52.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-33          202     20.30%     72.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-41          144     14.47%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-49           76      7.64%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-57           31      3.12%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-65           11      1.11%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-73            7      0.70%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-81            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-89            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          995                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          995                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.209045                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.178233                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.326301                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            967     97.19%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             27      2.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          995                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  863229756                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1375797756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 96768000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   28545.96                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              45495.96                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       3.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    3.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  26423                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 20032                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 42765574.50                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 263982558507                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     824129170                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          7610198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1               7717248                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          7808572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          7797686.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               5133864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               5206080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               5267688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               5260344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         24388915.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         24828710.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         24788774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3             24433344                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        16306790.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        16233799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2            16350336                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        16359874.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      13060722378.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      13064385006.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      13067319585.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      13067115863.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      144145287744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      144142074912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      144139500720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      144139679424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        201936741950.399994                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        201937737816.960022                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        201938327736.960022                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        201937938596.160004                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.866607                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.866991                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.867218                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.867068                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        48896                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        36096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       106240                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       173568                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       110592                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       142080                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       170496                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       152064                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           957184                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       770048                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        770048                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          191                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          141                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          415                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          678                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          432                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          555                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data          666                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data          594                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3739                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         3008                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             3008                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        11463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       168423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst         7936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data       124333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       365945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data       597858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data       380936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data       489397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst         8818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data       587276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        14109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data       523787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             3297035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        11463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst         7936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst         8818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        14109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          50262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2652442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2652442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2652442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        11463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       168423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst         7936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data       124333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       365945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data       597858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data       380936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data       489397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst         8818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data       587276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        14109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data       523787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            5949477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3739                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     3008                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   29912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  24064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               957184                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                769536                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                957184                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             770048                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs       904826                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3688                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3688                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3704                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3656                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3864                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3776                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3704                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3832                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            2912                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            2980                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            3008                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            2908                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            3056                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            3112                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            3056                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            3016                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                290458126000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               29912                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              24064                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3735                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3735                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3736                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3736                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3736                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3736                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3736                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3736                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  998                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  998                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  998                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  998                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  998                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  998                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1002                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1012                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1011                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1011                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 1011                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                 1011                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                 1011                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                 1011                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                 1007                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  997                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         7809                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   221.119221                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   190.483902                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    75.123254                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          994     12.73%     12.73% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           30      0.38%     13.11% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           34      0.44%     13.55% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           19      0.24%     13.79% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           30      0.38%     14.18% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           31      0.40%     14.57% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          976     12.50%     27.07% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5695     72.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         7809                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          997                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    29.977934                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    12.062235                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9            25      2.51%      2.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17          151     15.15%     17.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          334     33.50%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          222     22.27%     73.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41          149     14.94%     88.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           70      7.02%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           23      2.31%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65            9      0.90%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            9      0.90%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-81            4      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          997                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          997                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.120361                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.098408                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.098354                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              2      0.20%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            978     98.09%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             17      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          997                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  856318404                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1363326804                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 95718400                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   28627.92                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              45577.92                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       3.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    3.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.22                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  26140                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 20011                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 43049966.80                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 263997778529                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     808909148                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          7587820.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1               7638624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          7694870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          7890220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               5118768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               5153040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               5190984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               5322768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         24344985.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         24210700.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         24357465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         24609561.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        16181130.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        16184033.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        16333332.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        16499220.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      13061516474.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      13063349321.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      13064729633.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      13069037410.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      144144591168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      144142983408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      144141772608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      144137993856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        201936632407.679993                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        201936811187.520020                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        201937370953.920013                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        201938645097.600006                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.866564                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.866633                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.866849                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.867340                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        52480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        36096                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data        98560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       180480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       111872                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       137472                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       171776                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       155904                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           964864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       772096                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        772096                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          141                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          385                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          705                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          437                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          537                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data          671                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data          609                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3769                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         3016                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             3016                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         9700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       180768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        10582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data       124333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       339491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data       621666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data       385345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data       473524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst         8818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data       591685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        11463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data       537014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             3323489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         9700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        10582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst         8818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        11463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          52026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2659496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2659496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2659496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         9700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       180768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        10582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data       124333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       339491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data       621666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data       385345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data       473524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst         8818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data       591685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        11463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data       537014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            5982985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3769                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     3016                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   30152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  24128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               964640                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                772096                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                964864                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             772096                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs         1327                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3696                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3784                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3673                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3816                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3800                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3872                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3712                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            3792                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            2969                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            2992                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            2951                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            3040                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            3056                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            3096                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            3000                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            3024                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                290316618000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               30152                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              24128                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3766                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3765                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3765                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3765                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3766                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3766                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3766                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3766                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  994                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  994                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  994                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  994                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  994                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  994                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  994                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  994                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  995                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                 1003                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                 1021                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                 1021                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                 1020                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                 1021                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                 1021                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                 1021                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                 1021                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                 1014                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         7838                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   221.578974                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   191.144028                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    74.782095                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          990     12.63%     12.63% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           28      0.36%     12.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           30      0.38%     13.37% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           13      0.17%     13.54% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           33      0.42%     13.96% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           32      0.41%     14.37% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          968     12.35%     26.72% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5744     73.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         7838                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          995                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    30.296482                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    11.656103                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9            23      2.31%      2.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17          139     13.97%     16.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          319     32.06%     48.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          244     24.52%     72.96% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          153     15.38%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           67      6.73%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           34      3.42%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65           10      1.01%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            2      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-81            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          995                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          995                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.249246                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.213212                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.436162                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            962     96.68%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             32      3.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          995                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  863969298                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1374927048                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 96464000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   28660.45                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              45610.45                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       3.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    3.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  26341                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 20094                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 42788005.60                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 263980682582                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     826582079                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          7605964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          7707571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2               7780752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3               7913808                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               5131008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1          5199552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               5248920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               5338680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         24541670.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         24626035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         24581107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         24886118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        16337064.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        16197304.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        16532398.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        16552304.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      13059280725.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      13064669386.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      13066306061.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      13069185920.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      144146552352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      144141825456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      144140389776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      144137863584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        201936740845.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        201937517365.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        201938131075.200012                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        201939032475.840027                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.866606                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.866906                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.867142                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.867490                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        46592                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        38144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data        96000                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       174848                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       117504                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       142592                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       165888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       161024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           958720                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       769024                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        769024                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          375                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          683                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          459                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          557                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data          629                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3745                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         3004                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             3004                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        14991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       160487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst         7054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data       131388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       330673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data       602267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data       404744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data       491160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data       571404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        18518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data       554650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             3302326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        14991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst         7054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        18518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          55553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       2648915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2648915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       2648915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        14991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       160487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst         7054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data       131388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       330673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data       602267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data       404744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data       491160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data       571404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        18518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data       554650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            5951240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3745                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     3004                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   29960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  24032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               958496                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                768512                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                958720                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             769024                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs         1386                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3784                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3768                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3649                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3688                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3808                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            3848                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3768                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3640                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            3032                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            2976                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            2912                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            3008                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            3024                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            3119                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            3017                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            2928                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                290474844000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               29960                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              24032                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3745                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3744                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3744                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3744                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3744                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3744                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3744                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3744                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  991                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  991                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  991                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  991                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  991                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  991                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  991                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  991                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  992                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  992                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  992                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  993                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  993                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  994                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 1006                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 1018                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 1016                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 1016                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 1016                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 1015                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 1015                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 1014                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 1002                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  990                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         7809                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   221.156102                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   190.460556                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    75.149968                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          996     12.75%     12.75% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           36      0.46%     13.22% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           26      0.33%     13.55% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           12      0.15%     13.70% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           27      0.35%     14.05% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           40      0.51%     14.56% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          976     12.50%     27.06% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5696     72.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         7809                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          990                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    30.207071                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    12.880510                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1             9      0.91%      0.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            30      3.03%      3.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17          132     13.33%     17.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          310     31.31%     48.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          258     26.06%     74.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41          136     13.74%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           52      5.25%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           38      3.84%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65           14      1.41%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73            5      0.51%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-81            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-89            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::120-121            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          990                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          990                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.258586                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.224212                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.415572                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            958     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             32      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          990                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  866631530                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1374334880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 95849600                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28933.05                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45883.05                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       3.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       2.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    3.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  26177                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 19983                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 43039686.47                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 263979714784                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     826972893                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          7731158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          7708780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2               7744464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          7866633.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               5215464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               5200368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               5224440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               5306856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         24958502.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             24503232                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         24449318.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         24708403.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        16409640.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        16220528.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        16363192.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        16476410.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      13062204578.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      13066063542.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      13066424421.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      13068179948.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      144143987568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      144140602512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      144140285952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      144138746016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        201937798972.800018                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        201937591024.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        201937783848                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        201938576328                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.867014                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.866934                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.867008                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.867314                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        50688                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        34816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       103168                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       178432                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       115712                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       139008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       172288                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       160256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           972544                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       776448                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        776448                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          136                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          403                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          697                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          452                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          543                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data          673                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data          626                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3799                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         3033                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             3033                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         9700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       174596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst         9700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data       119924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       355364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data       614612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data       398572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         5291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data       478815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        15872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data       593449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        12345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data       552004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             3349943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         9700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst         9700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         5291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        15872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        12345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          62608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2674487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2674487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2674487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         9700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       174596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst         9700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data       119924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       355364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data       614612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data       398572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         5291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data       478815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        15872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data       593449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        12345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data       552004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            6024430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3799                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     3033                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   30392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  24264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               972032                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                776448                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                972544                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             776448                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs         1155                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3744                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3696                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3752                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3720                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3872                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            3888                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            3896                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3808                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            2976                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            3000                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            2944                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            2992                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            3056                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            3096                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            3120                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            3080                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                290490013000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               30392                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              24264                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3795                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3795                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3795                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3795                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3795                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3795                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3795                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3795                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                 1003                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                 1003                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                 1003                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                 1009                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                 1024                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                 1024                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                 1024                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                 1024                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                 1023                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                 1023                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                 1023                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                 1017                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                 1002                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         7894                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   221.494806                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   191.312878                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    74.615060                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          982     12.44%     12.44% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           35      0.44%     12.88% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           33      0.42%     13.30% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           28      0.35%     13.66% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           36      0.46%     14.11% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           37      0.47%     14.58% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          969     12.28%     26.86% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5774     73.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         7894                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples         1002                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    30.315369                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    28.040209                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    12.117488                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9            22      2.20%      2.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17          145     14.47%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          329     32.83%     49.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          244     24.35%     73.85% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          139     13.87%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           73      7.29%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           29      2.89%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           13      1.30%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            4      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-81            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-89            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-113            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total         1002                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples         1002                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.215569                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.186769                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.296055                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            975     97.31%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             27      2.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total         1002                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  875461304                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1390334504                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 97203200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   28820.82                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              45770.82                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       3.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    3.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  26550                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 20196                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 42519030.01                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 263983174941                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     823512736                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0               7635600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          7734182.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2               7865424                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3               7974288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               5151000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               5217504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               5306040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               5379480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         24529190.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         24833702.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         24868646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         25072819.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        16300154.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        16313425.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2            16505856                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        16678794.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      13061767366.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      13064228398.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      13066465296.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      13070654167.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      144144371088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      144142212288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      144140250096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      144136575648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        201937046459.520020                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        201937831560.960022                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        201938553419.519989                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        201939627257.279999                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.866724                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.867027                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.867305                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.867719                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        51712                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        34560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       104960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       168192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       113408                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       142080                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       167680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       160000                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           959232                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       771328                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        771328                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          202                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          135                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          410                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          657                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          443                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          555                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data          655                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data          625                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3747                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         3013                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             3013                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst        14109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       178123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst         8818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data       119042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       361536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data       579340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data       390636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         2645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data       489397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst         9700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data       577576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        10582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data       551122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             3304089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        14109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst         8818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         2645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst         9700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        10582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          49381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2656851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2656851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2656851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        14109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       178123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst         8818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data       119042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       361536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data       579340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data       390636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         2645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data       489397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst         9700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data       577576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        10582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data       551122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            5960940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3747                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     3013                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   29976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  24104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               958976                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                771584                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                959232                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             771328                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs       201015                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3736                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3720                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3656                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3744                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3760                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3800                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3696                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            3856                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            3008                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            2952                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2912                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            3009                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            2975                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            3112                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            3048                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            3096                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                290441860000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               29976                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              24104                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3745                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3745                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3745                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3746                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3746                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3746                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3746                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3746                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  993                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  994                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  999                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                 1018                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                 1020                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                 1019                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                 1019                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                 1019                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                 1019                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                 1019                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  995                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         7803                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   221.781366                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   191.637914                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    74.487100                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          971     12.44%     12.44% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           28      0.36%     12.80% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           33      0.42%     13.23% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           28      0.36%     13.58% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           29      0.37%     13.96% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           30      0.38%     14.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          955     12.24%     26.58% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5729     73.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         7803                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          994                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    30.156942                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    11.897494                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-1             3      0.30%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-9            22      2.21%      2.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-17          128     12.88%     15.39% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-25          343     34.51%     49.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-33          250     25.15%     75.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-41          136     13.68%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-49           59      5.94%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-57           34      3.42%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-65           10      1.01%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-73            5      0.50%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-81            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          994                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          994                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.257545                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.223306                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.412813                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            962     96.78%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             32      3.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          994                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  854608580                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1362566180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 95897600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28517.37                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45467.37                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       3.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    3.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.06                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  26192                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 20085                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 42964772.19                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 263984689303                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   25509353400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     821998374                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               7644672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          7634995.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          7763212.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          7881148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               5157120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          5150592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               5237088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               5316648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         24736857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         24537177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         24422361.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         24753331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        16270295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        16247485.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        16343285.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        16545669.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      44677292060.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      13062020336.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      13062445675.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      13068549745.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3       13069888416                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      144144149184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      144143776080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      144138421632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      144137247360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        201937270525.440002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        201937084065.600006                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        201938029386.240021                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        201938924633.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.866810                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.866738                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.867103                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.867448                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               52374                       # Transaction distribution
system.membus.trans_dist::ReadResp              52374                       # Transaction distribution
system.membus.trans_dist::WriteReq                315                       # Transaction distribution
system.membus.trans_dist::WriteResp               315                       # Transaction distribution
system.membus.trans_dist::Writeback             48421                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          4438367                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         489389                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         2210843                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          388                       # Transaction distribution
system.membus.trans_dist::ReadExReq            851468                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8569                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      8150967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8152823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8152823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     27840001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27843713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27843713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     26187000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    854654000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       315000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       157500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    798946500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   2258947140                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    251506978                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp   1105421500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq       211464                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    466790928                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    141388500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          361                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          185                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           31                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp           12                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1588                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         9641                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           14                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         4529                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           16                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            7                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       755494                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      1227494                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq         4000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        40995                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      5794379                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq     23112463                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq        95500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     33200000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        28500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp        54500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                         11652                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         4733                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                  4000                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            29790336                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           34522989                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          3560200                       # Total snoops (count)
system.membus.snoop_fanout::samples           5879793                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5879793    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5879793                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              621000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 928                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          1934533500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             2319594                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         2101621500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.succeeded            2272101                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              51760                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             51760                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            48421                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         2193596                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         17247                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        2210843                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             8569                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            8569                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        11859                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         3337                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         3314                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         3332                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         3488                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         3218                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         3251                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         3217                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        24942                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port       516503                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port       454983                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port       103086                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         3237                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         3238                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         3255                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         3387                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      1147648                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        11820                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         3252                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         3352                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         3361                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         3322                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         3243                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         3172                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         3366                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        24838                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port       517350                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port       453932                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port       103686                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         3304                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         3288                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         3284                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         3301                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      1147871                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        11680                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         3155                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         3206                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         3460                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         3280                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         3278                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         3234                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         3398                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        24970                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port       516800                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port       455084                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port       103037                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         3381                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         3231                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         3330                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         3164                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      1147689                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        11734                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         3197                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         3326                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         3335                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         3396                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         3246                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         3222                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         3285                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        24834                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port       516092                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port       456139                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port       102728                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         3286                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         3319                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         3167                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         3253                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      1147559                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               4590767                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       446976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       444928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       440576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       436224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       448768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       434432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       429824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       419840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       437760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       416768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       423680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       426240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       422656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       427776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       425472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       451328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      6933248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       444928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       439808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       444160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       426752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       420864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       430848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       432896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       432128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       430592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       433664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       424704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       437504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       430080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       441088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       430080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       441344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6941440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       444672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       431872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       422144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       453888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       422400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       432896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       432128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       443904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       424960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       443648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       436736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       426752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       449280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       433152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       453120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       430848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6982401                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       441344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       432384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       442880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       436736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       436480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       438016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       425728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       431872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       445440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       439552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       442112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       440064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       434944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       435456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       431360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       428544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6982912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               27840001                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     72454000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    510305958                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    455142600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   3070335200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     24145800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   3094017359                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     11994600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     84686541                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           25                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           37                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq         1748                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            5                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        35000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback        14800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq      1411200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp          798                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         3000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                         1815                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           2                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime            1464000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime               798                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           59891600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              25094                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           35445800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               7987                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           35721400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               8121                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           36028800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               8272                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           35575000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               8245                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           35320000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               8000                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           35106200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               7939                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           35420600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               8135                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           95912800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              51298                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         1472290000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.5                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            1034882                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        1300245000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.4                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            911573                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy         314985000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded            207775                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          35484400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              8112                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          35461200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              8050                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          35502400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              8034                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          35682000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              8076                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         920931562                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            567750                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         923412778                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            567972                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         922932459                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            567790                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         921734559                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            567661                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        51760                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        51760                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        48421                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      2193596                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        17247                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      2210843                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         8569                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         8569                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      1147648                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      1147871                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      1147689                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      1147559                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      4590767                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      6933248                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6941440                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6982401                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6982912                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     27840001                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     41408000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    207040000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    193684000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   1754876800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     13797600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   1768674400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      6855200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     34276000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          310                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         4213                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       275800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      4671100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp         1000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  4524                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      4947900                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    502795200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       579898                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    502085600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       579899                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    502664900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       579899                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    503076800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       579898                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   2009991200                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.7                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      2271173                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           14156190                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          13492479                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate       663711                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               315                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              315                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            69817                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         4453759                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        490407                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        4944166                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        51109                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        51109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1631778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1631778                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1848864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         9539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1748411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         6718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2251391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        12169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4279309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        13923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      3350441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        12906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         4732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      3087261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        12732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        20534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      3527963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           42                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        14268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        28492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      3011630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        13742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23294423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       819456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1987536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        17528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       832000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1328316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        12768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2100480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5001160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        21992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       577536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      9079256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        24852                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       706560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      5505748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        23224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       605696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      7168460                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        22940                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      2628352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     10134996                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           84                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        25264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      3646976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      9178081                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        24292                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               61473577                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   7399118670                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp   5125663263                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       315499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       163482                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2269687483                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   2387219437                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    252349791                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp   1113686367                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     26013064                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    893821722                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    431825403                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq      1199374                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         4958                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           99                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2940                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        86382                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq        16939                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp         1694                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        20572                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq        47700                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          147                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   2024763118                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     67197547                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      2726992                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     63881235                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    469898699                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     60790775                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      7311500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     21855413                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq    156698248                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      2010500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      1396571                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        6799                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         2800614480                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          76519547                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        18342510                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         20852446                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              20852446    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20852446                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13240593666                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           20853375                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         104088832                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3201                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       52343725241                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            18.0                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           1765755                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           5182397                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              5157                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         105691804                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              3250                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       51075169608                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            17.6                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           1702837                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           3548404                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              3526                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        266719319                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             8205                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      53556201728                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           18.4                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          2035137                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          6684448                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             6671                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         73353383                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2256                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      90287552200                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           31.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          3777413                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          7734402                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             7710                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         89749346                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2760                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      70042285582                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           24.1                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          2955108                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          7126398                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             7100                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         76924396                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2366                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      66040898486                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           22.7                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          2729355                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          7017425                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             6997                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy        333713376                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded            10267                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      70377591348                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           24.2                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded          3060727                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            21000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               21                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy          7982919                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded             7952                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy        463047820                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded            14246                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      62642782762                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           21.6                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded          2657866                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy          7683948                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded             7669                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        29030    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        29030                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        29030    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        29030                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        29030                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        29030    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        29030                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        29030                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        29030    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        29030                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        29030                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            29030    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        29030                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        29030                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           29030    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        29030                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     60769                       # number of replacements
system.l2.tags.tagsinuse                  8002.801834                       # Cycle average of tags in use
system.l2.tags.total_refs                      113237                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     60769                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.863401                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3410.970038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.980596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    73.725085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   242.532376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.891479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    54.775112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   212.829292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     3.576809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    13.708292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   353.775497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     5.694401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     9.073406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   887.736137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.925497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    14.114955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   549.402213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     3.559012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     5.760261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   818.040278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     3.837828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    35.787784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   593.638374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker    13.945584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   162.158713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   527.362814                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.416378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.009000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.029606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.006686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.025980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.043185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.108366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.067066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.099858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.004369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.072466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.001702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.019795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.064375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6194                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.005493                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979614                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20170476                       # Number of tag accesses
system.l2.tags.data_accesses                 20170476                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         4376                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2952                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         2701                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         3180                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         3039                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         1813                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         5490                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         8124                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         6392                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         6195                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2212                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         8705                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         5797                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2677                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         6085                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         5723                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2288                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data         8637                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker         6297                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           21                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst        10087                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        13668                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker         6035                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst        13964                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        11193                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  147657                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            69817                       # number of Writeback hits
system.l2.Writeback_hits::total                 69817                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          562                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          213                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          995                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data         3705                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data         3666                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data         1893                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data         2520                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data         2059                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15613                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data          120                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data          167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data          141                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data          148                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data          386                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1018                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          744                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          885                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data         1028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data         1212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4496                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         4376                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2952                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          2924                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         3180                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          3039                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          1898                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         5490                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          8124                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          7136                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         6195                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2212                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          8873                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         5797                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2677                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data          6236                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         5723                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2288                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          9522                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker         6297                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           21                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst         10087                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         14696                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker         6035                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst         13964                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         12405                       # number of demand (read+write) hits
system.l2.demand_hits::total                   152153                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         4376                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2952                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         2924                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         3180                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         3039                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         1898                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         5490                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         8124                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         7136                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         6195                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2212                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         8873                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         5797                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2677                       # number of overall hits
system.l2.overall_hits::system.cpu4.data         6236                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         5723                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2288                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         9522                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker         6297                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           21                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst        10087                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        14696                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker         6035                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst        13964                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        12405                       # number of overall hits
system.l2.overall_hits::total                  152153                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          249                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         2776                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          211                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         2270                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst           81                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         4425                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        11012                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst           83                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         7260                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst           78                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         8653                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          180                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data         7942                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           38                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          282                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data         6255                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 51923                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        74026                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        39935                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data       195155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       458762                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data       364066                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data       326094                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data       421605                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data       313732                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2193375                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          523                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data          126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          430                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         3680                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         5838                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         1656                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         3020                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         1974                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            17247                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         1987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data         2578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data         3832                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8790                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          249                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         3065                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          211                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         2321                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst           81                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         6412                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        11023                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst           83                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         7288                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst           78                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data         8667                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          180                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        10520                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           38                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          282                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        10087                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60713                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          249                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         3065                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          211                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         2321                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst           81                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         6412                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst           44                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        11023                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            9                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst           83                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         7288                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst           78                       # number of overall misses
system.l2.overall_misses::system.cpu5.data         8667                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          180                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        10520                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           38                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          282                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        10087                       # number of overall misses
system.l2.overall_misses::total                 60713                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker       901500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     30868500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    359363848                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1527500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     26455000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    293439397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1063000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst      9793500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    571892168                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      2325500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst      5353000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   1425598884                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      1117500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     10670000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    937958419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1490000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst      9519000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   1119661038                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      2435500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     23403500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   1025804394                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      4901000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     36489500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data    810424489                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6712456137                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      1305000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       979000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      1633499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      1760500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       459500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       717000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      2934000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      6671997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     16460496                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       391000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       336500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       391000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       455500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      2218000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4053000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     36261000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data      6348499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    250029500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data      1629499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data      3490500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      1748000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data    325133499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data    479013000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1103653497                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker       901500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     30868500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    395624848                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     26455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    299787896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1063000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst      9793500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    821921668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      2325500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst      5353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   1427228383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      1117500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     10670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    941448919                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1490000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst      9519000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   1121409038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      2435500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     23403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   1350937893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      4901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     36489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   1289437489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7816109634                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker       901500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     30868500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    395624848                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1527500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     26455000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    299787896                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1063000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst      9793500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    821921668                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      2325500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst      5353000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   1427228383                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      1117500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     10670000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    941448919                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1490000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst      9519000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   1121409038                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      2435500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     23403500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   1350937893                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      4901000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     36489500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   1289437489                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7816109634                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         4382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         5477                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         3192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         3250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         4083                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         5498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         8205                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        10817                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         6213                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        19717                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         5806                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2760                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        13345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         5735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        17290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker         6316                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst        10267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        21610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker         6073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst        14246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        17448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199580                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        69817                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             69817                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        74588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        40148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data       196150                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       462467                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data       367732                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data       327987                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data       424125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data       315791                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          2208988                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          643                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data          128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          456                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         3847                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         5979                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         1804                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         3406                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         2002                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18265                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         2731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data         3606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data         5044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13286                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         4382                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3201                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         5989                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         3192                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         3250                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         4219                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         5498                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         8205                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        13548                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         6213                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2256                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        19896                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         5806                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2760                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        13524                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         5735                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2366                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        18189                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker         6316                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst        10267                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        25216                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker         6073                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst        14246                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        22492                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               212866                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         4382                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3201                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         5989                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         3192                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         3250                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         4219                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         5498                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         8205                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        13548                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         6213                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2256                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        19896                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         5806                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2760                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        13524                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         5735                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2366                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        18189                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker         6316                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst        10267                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        25216                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker         6073                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst        14246                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        22492                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              212866                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.001369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.077788                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.506847                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.003759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.064923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.555964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.001455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.009872                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.409078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.002897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.019504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.558503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.001550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.030072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.544024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.002092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.032967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.500463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.003008                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.017532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.367515                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.006257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.019795                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.358494                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.260161                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.992465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.994695                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.994927                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.991989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.990031                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.994228                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.994058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.993480                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.992932                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.813375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.984375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.942982                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.956590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.976417                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.917960                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.886671                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.986014                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.944265                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.564453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.375000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.727572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.061453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.156425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.015573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.714920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.759715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.661599                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.001369                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.077788                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.511772                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.003759                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.064923                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.550130                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.001455                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.009872                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.473280                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.002897                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.019504                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.554031                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.001550                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.030072                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.538894                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.002092                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.032967                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.476497                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.003008                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.017532                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.417195                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.006257                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.019795                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.448471                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.285217                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.001369                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.077788                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.511772                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.003759                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.064923                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.550130                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.001455                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.009872                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.473280                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.002897                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.019504                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.554031                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.001550                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.030072                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.538894                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.002092                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.032967                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.476497                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.003008                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.017532                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.417195                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.006257                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.019795                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.448471                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.285217                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       150250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 123969.879518                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129453.835735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 127291.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 125379.146919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129268.456828                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       132875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 120907.407407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129241.167910                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 129194.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 121659.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129458.670904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 124166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 128554.216867                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129195.374518                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 124166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 122038.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129395.705305                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 128184.210526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 130019.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 129161.973558                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 128973.684211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129395.390071                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129564.266827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129277.124531                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data    17.628941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data    24.514837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data     8.370265                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data     3.837502                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data     1.262134                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data     2.198753                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data     6.959121                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data    21.266549                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     7.504643                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   747.609943                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  2670.634921                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   909.302326                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    35.597826                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data    11.133950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data    39.251208                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data   150.827815                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data  1123.606890                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   234.997391                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 125470.588235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 124480.372549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 125832.662305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 148136.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 124660.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 124857.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 126118.502327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 125003.392484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125557.849488                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       150250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 123969.879518                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129078.253834                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 127291.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 125379.146919                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129163.246876                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       132875                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 120907.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 128184.913911                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 129194.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 121659.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 129477.309535                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 124166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 128554.216867                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 129177.952662                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 124166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 122038.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129388.374063                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 128184.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 130019.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 128416.149525                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 128973.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129395.390071                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 127831.613859                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128738.649614                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       150250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 123969.879518                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129078.253834                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 127291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 125379.146919                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129163.246876                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       132875                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 120907.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 128184.913911                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 129194.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 121659.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 129477.309535                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 124166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 128554.216867                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 129177.952662                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 124166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 122038.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129388.374063                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 128184.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 130019.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 128416.149525                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 128973.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129395.390071                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 127831.613859                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128738.649614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                48421                       # number of writebacks
system.l2.writebacks::total                     48421                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst           38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                163                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 163                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                163                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         2774                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          171                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         2265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           61                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         4423                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        11011                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         7258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst           63                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         8651                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data         7942                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          279                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data         6252                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            51760                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        74026                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        39935                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data       195155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       458762                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data       364066                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data       326094                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data       421605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data       313732                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2193375                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          523                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data          126                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          430                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         3680                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         5838                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         1656                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         3020                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         1974                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        17247                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         1987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data         2578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data         3832                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8790                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         3063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         2316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         6410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        11022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         7286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         8665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        10520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        10084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             60550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         3063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         2316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         6410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        11022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         7286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         8665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        10520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        10084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            60550                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       835500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     24835500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    328657848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1395500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     20234500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    268048397                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       975000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst      7349500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    523063168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2127500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst      4350500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   1304397884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1018500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst      7626000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    857939919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1358000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst      7534000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   1024298538                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      2226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     21109000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data    938442394                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      4483000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     33226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data    741423489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6126956637                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   4028642798                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   2173395396                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data  10620561666                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data  24963430758                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data  19811766432                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data  17745737384                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data  22947723028                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data  17072390676                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 119363648138                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     28370464                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data      6832995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     23307935                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    199586877                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    316982871                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     89853910                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data    163948879                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data    107165922                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    936049853                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     33082000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data      5787499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    228172500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data      1508499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data      3182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      1594000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data    296775499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data    436861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1006963497                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     24835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    361739848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     20234500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    273835896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       975000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst      7349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    751235668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst      4350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   1305906383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst      7626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    861122419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst      7534000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   1025892538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      2226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     21109000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   1235217893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      4483000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     33226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   1178284489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7133920134                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     24835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    361739848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     20234500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    273835896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       975000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst      7349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    751235668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2127500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst      4350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   1305906383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst      7626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    861122419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst      7534000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   1025892538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      2226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     21109000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   1235217893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      4483000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     33226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   1178284489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7133920134                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1523999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1441000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1539499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1608997                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1563499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1525497                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data      1563500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data      1567999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     12333990                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       813000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       787000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       760500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       770500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       780500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       780000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       785000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       895999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      6372499                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      2336999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      2228000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      2299999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      2379497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      2343999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      2305497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data      2348500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data      2463998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     18706489                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.001369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.065917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.506482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.003759                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.052615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.554739                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.001455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.007434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.408893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.002897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.016844                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.558452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.001550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.022464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.543874                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.002092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.026627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.500347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.003008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.017240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.367515                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.006257                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.019584                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.358322                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.259345                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.992465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.994695                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.994927                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.991989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.990031                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.994228                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.994058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.993480                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.992932                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.813375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.984375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.942982                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.956590                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.976417                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.917960                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.886671                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.986014                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.944265                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.564453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.375000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.727572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.061453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.156425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.015573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.714920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.759715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.661599                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.001369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.065917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.511438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.003759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.052615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.548945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.001455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.007434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.473133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.002897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.016844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.553981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.001550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.022464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.538746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.002092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.026627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.476387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.003008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.017240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.417195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.006257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.019584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.448337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284451                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.001369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.065917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.511438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.003759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.052615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.548945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.001455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.007434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.473133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.002897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.016844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.553981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.001550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.022464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.538746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.002092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.026627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.476387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.003008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.017240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.417195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.006257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.019584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.448337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284451                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       139250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 117703.791469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118477.955299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 116291.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 118330.409357                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118343.663135                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       121875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 120483.606557                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118259.816414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 118194.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 114486.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118463.162656                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 113166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst       123000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118206.106228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 113166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 119587.301587                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118402.327823                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 117184.210526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 119259.887006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 118161.973558                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 117973.684211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 119091.397849                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118589.809501                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118372.423435                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54421.997649                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54423.322800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54421.160954                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54414.774454                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54418.062747                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54419.085859                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54429.437573                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54417.116125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54420.082356                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54245.629063                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54230.119048                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54204.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54235.564402                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54296.483556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54259.607488                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54287.708278                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54288.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54273.198411                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 114470.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 113480.372549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 114832.662305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 137136.272727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 113660.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 113857.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 115118.502327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 114003.392484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114557.849488                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       139250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 117703.791469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118099.852432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 116291.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 118330.409357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118236.569948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       121875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 120483.606557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 117197.452106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 118194.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 114486.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 118481.798494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 113166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst       123000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 118188.638348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 113166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 119587.301587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118394.984189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 117184.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 119259.887006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 117416.149525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 117973.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 119091.397849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 116846.934649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117818.664476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       139250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 117703.791469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118099.852432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 116291.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 118330.409357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118236.569948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       121875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 120483.606557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 117197.452106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 118194.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 114486.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 118481.798494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 113166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst       123000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 118188.638348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 113166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 119587.301587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118394.984189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 117184.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 119259.887006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 117416.149525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 117973.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 119091.397849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 116846.934649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117818.664476                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                      11652                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        14934                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        14934    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         14934                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        12149                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        12149    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        12149                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     13154502.239063                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    22798889.095427                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07        28396     97.82%     97.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          511      1.76%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08           79      0.27%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08           35      0.12%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08            4      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            3      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        13168739.792911      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3823104                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        29030                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    10689741.646573                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   20044169.117150                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        27229     93.80%     93.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07         1331      4.58%     98.38% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          217      0.75%     99.13% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          174      0.60%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           32      0.11%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           20      0.07%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           22      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          29030                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       10712938.244548      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                3110144                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           14934                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99215.347529                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98135.627761                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      17978.178888                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            1      0.01%      0.02% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        13647     91.38%     91.40% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          240      1.61%     93.01% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          233      1.56%     94.57% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          249      1.67%     96.24% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          237      1.59%     97.82% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          199      1.33%     99.16% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            0      0.00%     99.16% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            0      0.00%     99.16% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          125      0.84%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            1      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             14934                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               14934                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           19439995.044864                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          20727485.857808                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             14931     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             42000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         193720000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 14934                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             12149                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         23895855.955223                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        27150960.099024                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           12146     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       329247000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               12149                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 27083                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             10719509.950892                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            11276385.189812                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               27073     99.96%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               34000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           121340000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   27083                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        29030                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.005512                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.074036                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            28870     99.45%     99.45% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              160      0.55%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        29030                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        29030                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           29030    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        29030                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             29030                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.513848                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.889459                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 26599     91.63%     91.63% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  2065      7.11%     98.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   243      0.84%     99.58% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                    80      0.28%     99.85% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    31      0.11%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   6      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   1      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               29030                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            29030                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.417568                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.782975                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-1                27229     93.80%     93.80% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2-3                 1548      5.33%     99.13% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4-5                  174      0.60%     99.73% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6-7                   52      0.18%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-9                   22      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10-11                  2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12-13                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14-15                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-17                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              29030                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        15188                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        15188    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         15188                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        11927                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        11927    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        11927                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     13376727.523252                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    22728888.141857                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        26599     91.63%     91.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1768      6.09%     97.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          308      1.06%     98.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          229      0.79%     99.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08           63      0.22%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08           27      0.09%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           24      0.08%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            5      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            3      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        13392715.948489      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3888128                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        29030                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    10495735.446090                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   19842707.957346                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        27283     93.98%     93.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07         1290      4.44%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          235      0.81%     99.24% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          139      0.48%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           30      0.10%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           24      0.08%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           23      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          29030                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       10517179.557389      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                3053312                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           15188                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99236.759284                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98157.493224                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      17889.183230                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            3      0.02%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            0      0.00%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        13878     91.37%     91.39% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          244      1.61%     93.00% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          214      1.41%     94.41% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          244      1.61%     96.02% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          243      1.60%     97.62% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          245      1.61%     99.23% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            1      0.01%     99.24% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            2      0.01%     99.25% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          112      0.74%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            1      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            1      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             15188                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               15188                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           19125812.417698                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          20233891.193251                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             15186     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             68000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         209198000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 15188                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             11927                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         24341149.157374                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        27100407.817340                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           11926     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           36000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       303662000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               11927                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 27115                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             10706873.907431                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            11145627.880855                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               27106     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               36000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           125171000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   27115                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        29030                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.005787                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.075854                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            28862     99.42%     99.42% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              168      0.58%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        29030                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        29030                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           29030    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        29030                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             29030                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.522528                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.887653                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                 26608     91.66%     91.66% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  2071      7.13%     98.79% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   224      0.77%     99.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                    91      0.31%     99.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    23      0.08%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   6      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               29030                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            29030                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.409990                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.775106                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                27283     93.98%     93.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                 1525      5.25%     99.24% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                  139      0.48%     99.71% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                   54      0.19%     99.90% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                   23      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                  0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                  3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              29030                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        15167                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        15167    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         15167                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        12109                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.978941                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.882795                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     2.317320                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        12108     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        12109                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     13349390.285911                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    23047171.516842                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07        28338     97.62%     97.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          569      1.96%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08           86      0.30%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08           28      0.10%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08            5      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        13374198.234839      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   3882752                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        29030                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    10660640.716500                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   20059099.604412                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        27268     93.93%     93.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07         1315      4.53%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          210      0.72%     99.18% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          149      0.51%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           38      0.13%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           21      0.07%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           18      0.06%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            4      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          29030                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       10676788.057651      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                3099649                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           15167                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99508.703105                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98330.889806                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      18858.214089                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            2      0.01%      0.03% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        13833     91.20%     91.23% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          240      1.58%     92.81% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          238      1.57%     94.38% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          219      1.44%     95.83% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          231      1.52%     97.35% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          255      1.68%     99.03% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            1      0.01%     99.04% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            0      0.00%     99.04% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          144      0.95%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             15167                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               15167                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           19141325.179666                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          20658106.530508                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             15164     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             51000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         224947000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 15167                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             12109                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         23989385.828722                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        26223891.306765                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           12108     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           68000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       280490000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               12109                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 27276                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             10643671.689397                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            11369228.041543                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 3      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 2      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                3      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               27262     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               36000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           126344000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   27276                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        29030                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.005098                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.071220                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            28882     99.49%     99.49% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              148      0.51%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        29030                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        29030                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           29030    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        29030                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             29030                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.521461                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.899515                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                 26553     91.47%     91.47% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  2116      7.29%     98.76% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   239      0.82%     99.58% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                    87      0.30%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    25      0.09%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   4      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               29030                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            29030                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.416431                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.783559                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  19752     68.04%     68.04% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   7516     25.89%     93.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                   1315      4.53%     98.46% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    210      0.72%     99.18% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     85      0.29%     99.48% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     64      0.22%     99.70% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     38      0.13%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     21      0.07%     99.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     14      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      4      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     4      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              29030                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        15040                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        15040    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         15040                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        12237                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        12237    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        12237                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     13240041.336548                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    22495339.385061                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07        26616     91.68%     91.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1734      5.97%     97.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          314      1.08%     98.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          251      0.86%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08           51      0.18%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08           29      0.10%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08           25      0.09%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            3      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        13262210.157050      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3850240                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        29030                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    10774398.897692                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   20050649.714467                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        27174     93.61%     93.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07         1405      4.84%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          226      0.78%     99.22% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          141      0.49%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           35      0.12%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           23      0.08%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           18      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          29030                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       10790536.282701      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                3132672                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           15040                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99386.402926                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98253.527269                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      18390.184362                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            4      0.03%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            1      0.01%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        13724     91.25%     91.28% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          218      1.45%     92.73% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          234      1.56%     94.29% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          255      1.70%     95.98% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          241      1.60%     97.59% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          230      1.53%     99.12% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            0      0.00%     99.12% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            0      0.00%     99.12% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          131      0.87%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             15040                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               15040                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           19313824.069149                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          20731103.085810                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             15039     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             47000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         253676000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 15040                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             12237                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         23724478.058348                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        25784762.158861                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           12235     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           92000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       234669000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               12237                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 27277                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             10643268.614584                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            11217035.278590                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 3      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               27268     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               47000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           163200000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   27277                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        29030                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.005684                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.075178                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            28865     99.43%     99.43% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              165      0.57%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        29030                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        29030                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           29030    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        29030                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             29030                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.517189                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.879978                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                 26626     91.72%     91.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  2037      7.02%     98.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   249      0.86%     99.59% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                    83      0.29%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    24      0.08%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                   5      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   3      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               29030                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            29030                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.420875                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.783229                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  19687     67.82%     67.82% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   7487     25.79%     93.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                   1405      4.84%     98.45% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    226      0.78%     99.22% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     89      0.31%     99.53% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     52      0.18%     99.71% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     35      0.12%     99.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     23      0.08%     99.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     11      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      7      0.02%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     2      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              29030                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       903616                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       903616    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         903616                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        48422                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994734                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.970685                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.158828                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        48421    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         48422                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      53120661.384774                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     64839568.089031                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        28261     97.35%     97.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          240      0.83%     98.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          139      0.48%     98.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          348      1.20%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08           16      0.06%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            8      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08           10      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            4      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            29030                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         53197864.133289      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   15444224                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         29030                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     42620516.706855                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    54863322.362900                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        28346     97.64%     97.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          340      1.17%     98.82% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          219      0.75%     99.57% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08           94      0.32%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           12      0.04%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            9      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            3      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            2      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           29030                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        42697442.142289      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                12395777                       # Number of bytes written
system.Hmon.readLatencyHist::samples            60329                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108014.885047                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106954.279121                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       18352.726108                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151           11      0.02%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            4      0.01%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            0      0.00%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687        55480     91.96%     91.99% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071          953      1.58%     93.57% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455          946      1.57%     95.14% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839          987      1.64%     96.77% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223          916      1.52%     98.29% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607          509      0.84%     99.13% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991            3      0.00%     99.14% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            1      0.00%     99.14% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759          513      0.85%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            1      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            1      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              60329                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               903616                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            321283.221523                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           535744.081693                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                32      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 10934      1.21%      1.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             28585      3.16%      4.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            15260      1.69%      6.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            15846      1.75%      7.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            16186      1.79%      9.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            22483      2.49%     12.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            18107      2.00%     14.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            13176      1.46%     15.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            12239      1.35%     16.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             8415      0.93%     17.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000            10799      1.20%     19.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             9057      1.00%     20.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000            13281      1.47%     21.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             7285      0.81%     22.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000            10834      1.20%     23.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             9881      1.09%     24.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             8645      0.96%     25.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000            10066      1.11%     26.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             6259      0.69%     27.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            6772      0.75%     28.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             649474     71.88%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           45092000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 903616                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              48422                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          5995551.980505                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         6470509.022696                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000           1380      2.85%      2.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             31      0.06%      2.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             31      0.06%      2.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             44      0.09%      3.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             15      0.03%      3.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             52      0.11%      3.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             30      0.06%      3.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             20      0.04%      3.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             21      0.04%      3.35% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             24      0.05%      3.40% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             35      0.07%      3.48% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             24      0.05%      3.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             33      0.07%      3.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             16      0.03%      3.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             30      0.06%      3.69% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             31      0.06%      3.75% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            40      0.08%      3.84% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            46565     96.16%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         90589500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                48422                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 952038                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              304942.258607                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             517986.364836                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  53      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   11397      1.20%      1.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               29029      3.05%      4.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              15755      1.65%      5.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              17911      1.88%      7.79% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              17464      1.83%      9.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              23814      2.50%     12.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              19260      2.02%     14.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              17818      1.87%     16.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              14432      1.52%     17.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               9043      0.95%     18.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              11437      1.20%     19.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               9501      1.00%     20.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              13871      1.46%     22.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               7689      0.81%     22.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              11160      1.17%     24.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000              10305      1.08%     25.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               9212      0.97%     26.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000              10487      1.10%     27.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               7019      0.74%     28.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              9281      0.97%     28.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               676100     71.02%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             44978500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   952038                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        29030                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.023665                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.152459                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             28345     97.64%     97.64% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               683      2.35%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 2      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         29030                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        29030                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            29030    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        29030                       # Outstanding write transactions
system.Hmon.readTransHist::samples              29030                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             31.123252                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             8.214827                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                   1104      3.80%      3.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                    78      0.27%      4.07% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 1340      4.62%      8.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                11219     38.65%     47.33% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                12503     43.07%     90.40% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 2608      8.98%     99.39% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                  164      0.56%     99.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    6      0.02%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    2      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    4      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  2      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                29030                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             29030                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.664864                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.143099                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 26990     92.97%     92.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                  1539      5.30%     98.27% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  202      0.70%     98.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 174      0.60%     99.57% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  85      0.29%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  15      0.05%     99.91% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   9      0.03%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   6      0.02%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   3      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   2      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               29030                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    33840404                       # DTB read hits
system.cpu0.dtb.read_misses                      2201                       # DTB read misses
system.cpu0.dtb.write_hits                    2095177                       # DTB write hits
system.cpu0.dtb.write_misses                      556                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    21                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                33842605                       # DTB read accesses
system.cpu0.dtb.write_accesses                2095733                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         35935581                       # DTB hits
system.cpu0.dtb.misses                           2757                       # DTB misses
system.cpu0.dtb.accesses                     35938338                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   138977974                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               138977974                       # ITB inst accesses
system.cpu0.itb.hits                        138977974                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    138977974                       # DTB accesses
system.cpu0.numCycles                       580494892                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  133456219                       # Number of instructions committed
system.cpu0.committedOps                    134446359                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            102171764                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     335672                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     21437389                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   102171764                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads          126014947                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          68126730                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           504909640                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           92341980                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     35984111                       # number of memory refs
system.cpu0.num_load_insts                   33841225                       # Number of load instructions
system.cpu0.num_store_insts                   2142886                       # Number of store instructions
system.cpu0.num_idle_cycles              94192915.789775                       # Number of idle cycles
system.cpu0.num_busy_cycles              486301976.210225                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.837737                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.162263                       # Percentage of idle cycles
system.cpu0.Branches                         27066930                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 98510532     73.24%     73.24% # Class of executed instruction
system.cpu0.op_class::IntMult                     796      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.25% # Class of executed instruction
system.cpu0.op_class::MemRead                33841225     25.16%     98.41% # Class of executed instruction
system.cpu0.op_class::MemWrite                2142886      1.59%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 134495441                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      43                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3201                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          139317237                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3201                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         43523.035614                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        277959149                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       277959149                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    138974773                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      138974773                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    138974773                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       138974773                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    138974773                       # number of overall hits
system.cpu0.icache.overall_hits::total      138974773                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3201                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3201                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3201                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3201                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3201                       # number of overall misses
system.cpu0.icache.overall_misses::total         3201                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     92940832                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     92940832                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     92940832                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     92940832                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     92940832                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     92940832                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    138977974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    138977974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    138977974                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    138977974                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    138977974                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    138977974                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000023                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000023                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 29034.936582                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29034.936582                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 29034.936582                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29034.936582                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 29034.936582                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29034.936582                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3201                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3201                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3201                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3201                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3201                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3201                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     86426168                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     86426168                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     86426168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     86426168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     86426168                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     86426168                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 26999.740081                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26999.740081                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 26999.740081                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26999.740081                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 26999.740081                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26999.740081                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               845                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             5187                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          165.784631                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51998266                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5187                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         10024.728359                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   165.784631                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.647596                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.647596                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         73466713                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        73466713                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     32225038                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32225038                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1776913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1776913                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          256                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          256                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       130147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       130147                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        34862                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        34862                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     34001951                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34001951                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     34002207                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34002207                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      1459746                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1459746                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data       260799                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       260799                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           73                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           73                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data        25068                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        25068                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data        21042                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        21042                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      1720545                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1720545                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      1720618                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1720618                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  47428851036                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47428851036                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   8514276232                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8514276232                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    345578686                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    345578686                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    216095279                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    216095279                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     12831992                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     12831992                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  55943127268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  55943127268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  55943127268                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  55943127268                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     33684784                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33684784                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      2037712                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2037712                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          329                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          329                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       155215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       155215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        55904                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        55904                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     35722496                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     35722496                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     35722825                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     35722825                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.043335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043335                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.127986                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.127986                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.221884                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.221884                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.161505                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.161505                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.376395                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.376395                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.048164                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048164                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.048166                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.048166                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 32491.166981                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32491.166981                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 32646.889873                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32646.889873                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 13785.650471                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13785.650471                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 10269.711957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10269.711957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 32514.771347                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32514.771347                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 32513.391856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32513.391856                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1773                       # number of writebacks
system.cpu0.dcache.writebacks::total             1773                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           71                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           71                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      1459746                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1459746                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data       260799                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       260799                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           73                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           73                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data        24997                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        24997                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data        20024                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20024                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      1720545                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1720545                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      1720618                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1720618                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  43974015908                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43974015908                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   7936593726                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7936593726                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2471001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2471001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    288170313                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    288170313                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    177820721                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    177820721                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     10632008                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     10632008                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  51910609634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51910609634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  51913080635                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51913080635                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2995522                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      2995522                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1605003                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1605003                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      4600525                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      4600525                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.043335                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043335                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.127986                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.127986                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.221884                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.221884                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.161048                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.161048                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.358185                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.358185                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.048164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.048164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.048166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.048166                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 30124.429804                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30124.429804                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 30431.841096                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30431.841096                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 33849.328767                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 33849.328767                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 11528.195904                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11528.195904                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data  8880.379594                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8880.379594                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 30171.026991                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30171.026991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 30171.183049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30171.183049                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            181984                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    33900107                       # DTB read hits
system.cpu1.dtb.read_misses                      1835                       # DTB read misses
system.cpu1.dtb.write_hits                    1458167                       # DTB write hits
system.cpu1.dtb.write_misses                       53                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                33901942                       # DTB read accesses
system.cpu1.dtb.write_accesses                1458220                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         35358274                       # DTB hits
system.cpu1.dtb.misses                           1888                       # DTB misses
system.cpu1.dtb.accesses                     35360162                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   139460966                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               139460966                       # ITB inst accesses
system.cpu1.itb.hits                        139460966                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    139460966                       # DTB accesses
system.cpu1.numCycles                       580495006                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  134090212                       # Number of instructions committed
system.cpu1.committedOps                    134678323                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            101908866                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     243009                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     21742648                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   101908866                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads          123808648                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          67997706                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           505742287                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           93374521                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     35376643                       # number of memory refs
system.cpu1.num_load_insts                   33901191                       # Number of load instructions
system.cpu1.num_store_insts                   1475452                       # Number of store instructions
system.cpu1.num_idle_cycles              94010813.193241                       # Number of idle cycles
system.cpu1.num_busy_cycles              486484192.806759                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.838051                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.161949                       # Percentage of idle cycles
system.cpu1.Branches                         27409193                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 99319809     73.74%     73.74% # Class of executed instruction
system.cpu1.op_class::IntMult                     852      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                18      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::MemRead                33901191     25.17%     98.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                1475452      1.10%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 134697323                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             3250                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          139791025                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3250                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         43012.623077                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        278925182                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       278925182                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    139457716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      139457716                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    139457716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       139457716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    139457716                       # number of overall hits
system.cpu1.icache.overall_hits::total      139457716                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         3250                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3250                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         3250                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3250                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         3250                       # number of overall misses
system.cpu1.icache.overall_misses::total         3250                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     88934804                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     88934804                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     88934804                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     88934804                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     88934804                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     88934804                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    139460966                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    139460966                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    139460966                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    139460966                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    139460966                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    139460966                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000023                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000023                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 27364.555077                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27364.555077                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 27364.555077                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27364.555077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 27364.555077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27364.555077                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         3250                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3250                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         3250                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3250                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         3250                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3250                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     82301196                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     82301196                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     82301196                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     82301196                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     82301196                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     82301196                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 25323.444923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25323.444923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 25323.444923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25323.444923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 25323.444923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25323.444923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               855                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             3828                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          182.637764                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           62379782                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3828                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         16295.658830                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   182.637764                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.713429                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.713429                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         72273896                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        72273896                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     32353411                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32353411                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1267771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1267771                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          285                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          285                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        22925                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22925                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         9727                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9727                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     33621182                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33621182                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     33621467                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33621467                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      1430534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1430534                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       170317                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       170317                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           68                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data        92812                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        92812                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         9363                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         9363                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      1600851                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1600851                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      1600919                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1600919                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  51277108607                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  51277108607                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   4301129665                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4301129665                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   1252109484                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1252109484                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    130608340                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    130608340                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      3444486                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3444486                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  55578238272                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  55578238272                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  55578238272                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  55578238272                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     33783945                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33783945                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1438088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1438088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          353                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          353                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       115737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       115737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        19090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     35222033                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     35222033                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     35222386                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     35222386                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.042344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.042344                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.118433                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.118433                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.192635                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.192635                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.801922                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.801922                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.490466                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.490466                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.045450                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045450                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.045452                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045452                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 35844.732531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35844.732531                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 25253.672064                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25253.672064                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 13490.814593                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13490.814593                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 13949.411513                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13949.411513                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 34717.933319                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34717.933319                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 34716.458654                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34716.458654                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          968                       # number of writebacks
system.cpu1.dcache.writebacks::total              968                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      1430534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1430534                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       170317                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       170317                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           68                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           68                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data        92748                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        92748                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         9059                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         9059                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      1600851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1600851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      1600919                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1600919                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  47827851313                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47827851313                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   3937331323                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3937331323                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      1757006                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1757006                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   1035275510                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1035275510                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    112630660                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    112630660                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      3170514                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3170514                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  51765182636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51765182636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  51766939642                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51766939642                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2920511                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      2920511                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1714505                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1714505                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      4635016                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      4635016                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.042344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.118433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.192635                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.192635                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.801369                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.801369                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.474542                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.474542                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.045450                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045450                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.045452                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045452                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 33433.564888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33433.564888                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 23117.664843                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23117.664843                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 25838.323529                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 25838.323529                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 11162.240803                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11162.240803                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 12433.012474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12433.012474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 32336.040416                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32336.040416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 32335.764422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32335.764422                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            178207                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    33025681                       # DTB read hits
system.cpu2.dtb.read_misses                      2366                       # DTB read misses
system.cpu2.dtb.write_hits                    4249955                       # DTB write hits
system.cpu2.dtb.write_misses                     1144                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       5                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    36                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                33028047                       # DTB read accesses
system.cpu2.dtb.write_accesses                4251099                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         37275636                       # DTB hits
system.cpu2.dtb.misses                           3510                       # DTB misses
system.cpu2.dtb.accesses                     37279146                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   136254177                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               136254177                       # ITB inst accesses
system.cpu2.itb.hits                        136254177                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    136254177                       # DTB accesses
system.cpu2.numCycles                       580494894                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  130138002                       # Number of instructions committed
system.cpu2.committedOps                    132474092                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            102138007                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     622911                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     20212867                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   102138007                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads          132070495                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          67941227                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           496582695                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           88333744                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     37406484                       # number of memory refs
system.cpu2.num_load_insts                   33026902                       # Number of load instructions
system.cpu2.num_store_insts                   4379582                       # Number of store instructions
system.cpu2.num_idle_cycles              82634164.299347                       # Number of idle cycles
system.cpu2.num_busy_cycles              497860729.700653                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.857649                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.142351                       # Percentage of idle cycles
system.cpu2.Branches                         25685865                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 95199316     71.79%     71.79% # Class of executed instruction
system.cpu2.op_class::IntMult                     802      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     71.79% # Class of executed instruction
system.cpu2.op_class::MemRead                33026902     24.91%     96.70% # Class of executed instruction
system.cpu2.op_class::MemWrite                4379582      3.30%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 132606604                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             8205                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          136556145                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8205                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         16643.040219                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        272516559                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       272516559                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    136245972                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      136245972                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    136245972                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       136245972                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    136245972                       # number of overall hits
system.cpu2.icache.overall_hits::total      136245972                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         8205                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8205                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         8205                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8205                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         8205                       # number of overall misses
system.cpu2.icache.overall_misses::total         8205                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    152637319                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    152637319                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    152637319                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    152637319                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    152637319                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    152637319                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    136254177                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    136254177                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    136254177                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    136254177                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    136254177                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    136254177                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000060                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000060                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 18602.963924                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18602.963924                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 18602.963924                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18602.963924                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 18602.963924                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18602.963924                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         8205                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         8205                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         8205                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         8205                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         8205                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         8205                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    136113681                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    136113681                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    136113681                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    136113681                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    136113681                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    136113681                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 16589.114077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16589.114077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 16589.114077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16589.114077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 16589.114077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16589.114077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1275                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            11586                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          170.637017                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15562009                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            11586                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1343.173572                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   170.637017                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.666551                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.666551                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         76178535                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        76178535                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     31347439                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31347439                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      3557114                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3557114                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         1303                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1303                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       220089                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       220089                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       108874                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       108874                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     34904553                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        34904553                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     34905856                       # number of overall hits
system.cpu2.dcache.overall_hits::total       34905856                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      1408186                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1408186                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data       540313                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       540313                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          235                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          235                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data        48353                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        48353                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data        40692                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        40692                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      1948499                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1948499                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      1948734                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1948734                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  42938574894                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  42938574894                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data  20150592378                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  20150592378                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    653406587                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    653406587                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    280772385                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    280772385                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data     19630980                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     19630980                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  63089167272                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  63089167272                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  63089167272                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  63089167272                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     32755625                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     32755625                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      4097427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4097427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         1538                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         1538                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       268442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       268442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       149566                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       149566                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     36853052                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     36853052                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     36854590                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     36854590                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.042991                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.042991                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.131866                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.131866                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.152796                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.152796                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.180125                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.180125                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.272067                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.272067                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.052872                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.052872                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.052876                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.052876                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 30492.118864                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30492.118864                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 37294.294933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37294.294933                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 13513.258474                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13513.258474                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data  6899.940652                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6899.940652                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 32378.342135                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32378.342135                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 32374.437595                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32374.437595                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         5986                       # number of writebacks
system.cpu2.dcache.writebacks::total             5986                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          230                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          230                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      1408186                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1408186                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data       540313                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       540313                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          235                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          235                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data        48123                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        48123                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data        38166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        38166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      1948499                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1948499                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      1948734                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1948734                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  39658891080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  39658891080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data  18999605620                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  18999605620                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3774003                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3774003                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    545026910                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    545026910                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    208557615                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    208557615                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data     14323020                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     14323020                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  58658496700                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  58658496700                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  58662270703                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  58662270703                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2857499                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2857499                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1604000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1604000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      4461499                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      4461499                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.042991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.131866                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131866                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.152796                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.152796                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.179268                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.179268                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.255178                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.255178                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.052872                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.052872                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.052876                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.052876                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 28163.105641                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28163.105641                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 35164.072713                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 35164.072713                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 16059.587234                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 16059.587234                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 11325.705172                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11325.705172                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data  5464.487109                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5464.487109                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 30104.453069                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30104.453069                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 30102.759383                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30102.759383                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            160805                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    33871620                       # DTB read hits
system.cpu3.dtb.read_misses                      3093                       # DTB read misses
system.cpu3.dtb.write_hits                    7662436                       # DTB write hits
system.cpu3.dtb.write_misses                      912                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                33874713                       # DTB read accesses
system.cpu3.dtb.write_accesses                7663348                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         41534056                       # DTB hits
system.cpu3.dtb.misses                           4005                       # DTB misses
system.cpu3.dtb.accesses                     41538061                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   135794564                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               135794564                       # ITB inst accesses
system.cpu3.itb.hits                        135794564                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    135794564                       # DTB accesses
system.cpu3.numCycles                       580542670                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  128821873                       # Number of instructions committed
system.cpu3.committedOps                    133679449                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            105276952                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                    1292121                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     19104052                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   105276952                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads          147272746                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          69864508                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           503304349                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           82656650                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     41955580                       # number of memory refs
system.cpu3.num_load_insts                   33872373                       # Number of load instructions
system.cpu3.num_store_insts                   8083207                       # Number of store instructions
system.cpu3.num_idle_cycles              90552.881541                       # Number of idle cycles
system.cpu3.num_busy_cycles              580452117.118459                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999844                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000156                       # Percentage of idle cycles
system.cpu3.Branches                         24687738                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 92145050     68.71%     68.71% # Class of executed instruction
system.cpu3.op_class::IntMult                     782      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.71% # Class of executed instruction
system.cpu3.op_class::MemRead                33872373     25.26%     93.97% # Class of executed instruction
system.cpu3.op_class::MemWrite                8083207      6.03%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 134101414                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2256                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          136092961                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2256                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         60324.894060                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        271591384                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       271591384                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    135792308                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      135792308                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    135792308                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       135792308                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    135792308                       # number of overall hits
system.cpu3.icache.overall_hits::total      135792308                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2256                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2256                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2256                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2256                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2256                       # number of overall misses
system.cpu3.icache.overall_misses::total         2256                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     54430883                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54430883                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     54430883                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54430883                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     54430883                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54430883                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    135794564                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    135794564                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    135794564                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    135794564                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    135794564                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    135794564                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000017                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000017                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 24127.164450                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24127.164450                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 24127.164450                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24127.164450                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 24127.164450                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24127.164450                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2256                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2256                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2256                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2256                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2256                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2256                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     49852117                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     49852117                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     49852117                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     49852117                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     49852117                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     49852117                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 22097.569592                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22097.569592                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 22097.569592                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22097.569592                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 22097.569592                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22097.569592                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               710                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            22253                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          175.441468                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           35188644                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            22253                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1581.298881                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   175.441468                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.685318                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.685318                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         85804115                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        85804115                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     30935523                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       30935523                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      5939943                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       5939943                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          154                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          154                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       511591                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       511591                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       358006                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       358006                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     36875466                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        36875466                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     36875620                       # number of overall hits
system.cpu3.dcache.overall_hits::total       36875620                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      2332774                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2332774                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data      1241460                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1241460                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           49                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           49                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data        91449                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        91449                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       116379                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       116379                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      3574234                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3574234                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      3574283                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3574283                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  60188455795                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  60188455795                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data  44080764139                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  44080764139                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   1061849271                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1061849271                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   1545713990                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1545713990                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data     58820426                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     58820426                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 104269219934                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 104269219934                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 104269219934                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 104269219934                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     33268297                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     33268297                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      7181403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7181403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          203                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          203                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       603040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       603040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       474385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       474385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     40449700                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     40449700                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     40449903                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     40449903                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.070120                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070120                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.172872                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.172872                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.241379                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.241379                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.151647                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.151647                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.245326                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.245326                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.088362                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.088362                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.088363                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.088363                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 25801.237409                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25801.237409                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 35507.196478                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35507.196478                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 11611.381983                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11611.381983                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 13281.725999                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 13281.725999                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 29172.466026                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29172.466026                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 29172.066099                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29172.066099                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        15569                       # number of writebacks
system.cpu3.dcache.writebacks::total            15569                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           48                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      2332774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2332774                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data      1241460                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1241460                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           49                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           49                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data        91401                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        91401                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       111611                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       111611                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      3574234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3574234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      3574283                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3574283                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  54771307129                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  54771307129                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data  41534098775                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  41534098775                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      1290002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1290002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    863864727                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    863864727                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   1331366010                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1331366010                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data     46959574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     46959574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  96305405904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  96305405904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  96306695906                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  96306695906                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      3033496                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      3033496                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1587001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1587001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      4620497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      4620497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.070120                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070120                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.172872                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.172872                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.241379                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.241379                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.151567                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.151567                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.235275                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.235275                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.088362                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.088362                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.088363                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.088363                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 23479.045604                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23479.045604                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 33455.849383                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33455.849383                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 26326.571429                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 26326.571429                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  9451.370631                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9451.370631                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 11928.627196                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 11928.627196                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 26944.348329                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26944.348329                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 26944.339859                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26944.339859                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            188858                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    34166001                       # DTB read hits
system.cpu4.dtb.read_misses                      2638                       # DTB read misses
system.cpu4.dtb.write_hits                    5891120                       # DTB write hits
system.cpu4.dtb.write_misses                     1062                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                34168639                       # DTB read accesses
system.cpu4.dtb.write_accesses                5892182                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         40057121                       # DTB hits
system.cpu4.dtb.misses                           3700                       # DTB misses
system.cpu4.dtb.accesses                     40060821                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   138117935                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               138117935                       # ITB inst accesses
system.cpu4.itb.hits                        138117935                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                    138117935                       # DTB accesses
system.cpu4.numCycles                       580494680                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  131528515                       # Number of instructions committed
system.cpu4.committedOps                    135153673                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            105164981                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     984591                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     20069745                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   105164981                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads          141740846                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          69874006                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           508424585                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           86514388                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     40364577                       # number of memory refs
system.cpu4.num_load_insts                   34166838                       # Number of load instructions
system.cpu4.num_store_insts                   6197739                       # Number of store instructions
system.cpu4.num_idle_cycles              22482101.303278                       # Number of idle cycles
system.cpu4.num_busy_cycles              558012578.696722                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.961271                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.038729                       # Percentage of idle cycles
system.cpu4.Branches                         25720903                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 95096260     70.20%     70.20% # Class of executed instruction
system.cpu4.op_class::IntMult                     821      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                12      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     70.20% # Class of executed instruction
system.cpu4.op_class::MemRead                34166838     25.22%     95.42% # Class of executed instruction
system.cpu4.op_class::MemWrite                6197739      4.58%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 135461670                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      32                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2760                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          138393468                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2760                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         50142.560870                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        276238630                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       276238630                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    138115175                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      138115175                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    138115175                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       138115175                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    138115175                       # number of overall hits
system.cpu4.icache.overall_hits::total      138115175                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2760                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2760                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2760                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2760                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2760                       # number of overall misses
system.cpu4.icache.overall_misses::total         2760                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     65007346                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     65007346                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     65007346                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     65007346                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     65007346                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     65007346                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    138117935                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    138117935                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    138117935                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    138117935                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    138117935                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    138117935                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000020                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000020                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 23553.386232                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 23553.386232                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 23553.386232                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 23553.386232                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 23553.386232                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 23553.386232                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2760                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2760                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2760                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2760                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2760                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2760                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     59388654                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     59388654                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     59388654                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     59388654                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     59388654                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     59388654                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 21517.628261                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 21517.628261                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 21517.628261                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 21517.628261                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 21517.628261                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 21517.628261                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               732                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            13198                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          162.430850                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           15065364                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13198                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          1141.488407                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   162.430850                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.634496                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.634496                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         82232362                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        82232362                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     31890750                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       31890750                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      4571763                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       4571763                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          303                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          303                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       384766                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       384766                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data       240194                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       240194                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     36462513                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        36462513                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     36462816                       # number of overall hits
system.cpu4.dcache.overall_hits::total       36462816                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      1785029                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1785029                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data       959743                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       959743                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           93                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           93                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       104982                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       104982                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       111636                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       111636                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      2744772                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       2744772                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      2744865                       # number of overall misses
system.cpu4.dcache.overall_misses::total      2744865                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  49123238446                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  49123238446                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data  34636412979                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  34636412979                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   1191719311                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   1191719311                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   1721522355                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1721522355                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data     82863415                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     82863415                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  83759651425                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  83759651425                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  83759651425                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  83759651425                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     33675779                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     33675779                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      5531506                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      5531506                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          396                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          396                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       489748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       489748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       351830                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       351830                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     39207285                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     39207285                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     39207681                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     39207681                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.053006                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.053006                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.173505                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.173505                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.234848                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.234848                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.214359                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.214359                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.317301                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.317301                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.070007                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.070007                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.070008                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.070008                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 27519.574442                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 27519.574442                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 36089.258248                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 36089.258248                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 11351.653722                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 11351.653722                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 15420.853085                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 15420.853085                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 30516.068885                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 30516.068885                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 30515.034956                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 30515.034956                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7981                       # number of writebacks
system.cpu4.dcache.writebacks::total             7981                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           57                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            7                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      1785022                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      1785022                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data       959743                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       959743                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           74                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           74                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       104925                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       104925                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       105227                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       105227                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      2744765                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      2744765                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      2744839                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      2744839                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  45063586974                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  45063586974                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data  32658968941                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  32658968941                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3748001                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3748001                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    966072188                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    966072188                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   1530982645                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1530982645                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data     60439585                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     60439585                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  77722555915                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  77722555915                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  77726303916                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  77726303916                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      2787503                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      2787503                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1637501                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      1637501                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      4425004                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      4425004                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.053006                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.053006                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.173505                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.173505                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.186869                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.186869                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.214243                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.214243                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.299085                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.299085                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.070007                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.070007                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.070008                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.070008                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 25245.395840                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 25245.395840                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 34028.869125                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 34028.869125                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 50648.662162                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 50648.662162                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  9207.264122                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9207.264122                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 14549.332823                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 14549.332823                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 28316.652214                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 28316.652214                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 28317.254278                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 28317.254278                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry            184932                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    33743155                       # DTB read hits
system.cpu5.dtb.read_misses                      2563                       # DTB read misses
system.cpu5.dtb.write_hits                    5555093                       # DTB write hits
system.cpu5.dtb.write_misses                     1076                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                33745718                       # DTB read accesses
system.cpu5.dtb.write_accesses                5556169                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         39298248                       # DTB hits
system.cpu5.dtb.misses                           3639                       # DTB misses
system.cpu5.dtb.accesses                     39301887                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   136310813                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               136310813                       # ITB inst accesses
system.cpu5.itb.hits                        136310813                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                    136310813                       # DTB accesses
system.cpu5.numCycles                       580495130                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  130005474                       # Number of instructions committed
system.cpu5.committedOps                    133427332                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            103681540                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     944286                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     19879126                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   103681540                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads          138919078                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          68954713                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           502041978                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           85916766                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     39585110                       # number of memory refs
system.cpu5.num_load_insts                   33743969                       # Number of load instructions
system.cpu5.num_store_insts                   5841141                       # Number of store instructions
system.cpu5.num_idle_cycles              39038143.132090                       # Number of idle cycles
system.cpu5.num_busy_cycles              541456986.867911                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.932750                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.067250                       # Percentage of idle cycles
system.cpu5.Branches                         25457411                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 94128764     70.40%     70.40% # Class of executed instruction
system.cpu5.op_class::IntMult                     775      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 6      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     70.40% # Class of executed instruction
system.cpu5.op_class::MemRead                33743969     25.24%     95.63% # Class of executed instruction
system.cpu5.op_class::MemWrite                5841141      4.37%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 133714655                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2366                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          136530690                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2366                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         57705.278952                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        272623992                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       272623992                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    136308447                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      136308447                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    136308447                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       136308447                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    136308447                       # number of overall hits
system.cpu5.icache.overall_hits::total      136308447                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2366                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2366                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2366                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2366                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2366                       # number of overall misses
system.cpu5.icache.overall_misses::total         2366                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     60604896                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     60604896                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     60604896                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     60604896                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     60604896                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     60604896                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    136310813                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    136310813                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    136310813                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    136310813                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    136310813                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    136310813                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000017                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000017                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 25614.918005                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 25614.918005                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 25614.918005                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 25614.918005                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 25614.918005                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 25614.918005                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2366                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2366                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2366                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2366                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2366                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2366                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     55814104                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     55814104                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     55814104                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     55814104                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     55814104                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     55814104                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 23590.069315                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 23590.069315                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 23590.069315                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 23590.069315                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 23590.069315                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 23590.069315                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               742                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            16163                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          165.054745                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           37247070                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            16163                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          2304.465136                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   165.054745                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.644745                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.644745                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         80595126                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        80595126                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     31561252                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31561252                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      4356616                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       4356616                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          171                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          171                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       391485                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       391485                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       247973                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       247973                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     35917868                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        35917868                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     35918039                       # number of overall hits
system.cpu5.dcache.overall_hits::total       35918039                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      1720935                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      1720935                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data       866324                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       866324                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           52                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           52                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data        69184                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        69184                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data        77343                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        77343                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      2587259                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       2587259                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      2587311                       # number of overall misses
system.cpu5.dcache.overall_misses::total      2587311                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  48771427071                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  48771427071                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data  31143110672                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  31143110672                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    826105079                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    826105079                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    741545833                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    741545833                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data     79994783                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     79994783                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  79914537743                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  79914537743                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  79914537743                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  79914537743                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     33282187                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     33282187                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      5222940                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      5222940                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          223                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          223                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       460669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       460669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       325316                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       325316                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     38505127                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     38505127                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     38505350                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     38505350                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.051707                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.051707                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.165869                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.165869                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.233184                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.233184                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.150182                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.150182                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.237747                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.237747                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.067193                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.067193                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.067194                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.067194                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 28340.075059                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 28340.075059                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 35948.571980                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 35948.571980                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 11940.695522                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 11940.695522                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data  9587.756268                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  9587.756268                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 30887.722390                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 30887.722390                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 30887.101606                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 30887.101606                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9814                       # number of writebacks
system.cpu5.dcache.writebacks::total             9814                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           52                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           52                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      1720935                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      1720935                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data       866324                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       866324                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           52                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           52                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data        69132                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        69132                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data        72797                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        72797                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      2587259                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      2587259                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      2587311                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      2587311                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  44839309891                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  44839309891                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data  29359486260                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  29359486260                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1715502                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1715502                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data    674819419                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    674819419                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    613809167                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    613809167                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data     59494217                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     59494217                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  74198796151                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  74198796151                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  74200511653                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  74200511653                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      2861502                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      2861502                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1780003                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1780003                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      4641505                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      4641505                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.051707                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.051707                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.165869                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.165869                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.233184                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.233184                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.150069                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.150069                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.223773                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.223773                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.067193                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.067193                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.067194                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.067194                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 26055.202486                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 26055.202486                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 33889.729778                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 33889.729778                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 32990.423077                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 32990.423077                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  9761.317754                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9761.317754                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data  8431.792066                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  8431.792066                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 28678.534368                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 28678.534368                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 28678.621029                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 28678.621029                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            181140                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    34982539                       # DTB read hits
system.cpu6.dtb.read_misses                      2775                       # DTB read misses
system.cpu6.dtb.write_hits                    7891030                       # DTB write hits
system.cpu6.dtb.write_misses                     1398                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      10                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                    21                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                34985314                       # DTB read accesses
system.cpu6.dtb.write_accesses                7892428                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         42873569                       # DTB hits
system.cpu6.dtb.misses                           4173                       # DTB misses
system.cpu6.dtb.accesses                     42877742                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   143257251                       # ITB inst hits
system.cpu6.itb.inst_misses                        11                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               143257262                       # ITB inst accesses
system.cpu6.itb.hits                        143257251                       # DTB hits
system.cpu6.itb.misses                             11                       # DTB misses
system.cpu6.itb.accesses                    143257262                       # DTB accesses
system.cpu6.numCycles                       580495477                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  135796041                       # Number of instructions committed
system.cpu6.committedOps                    140624487                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            110668463                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                    1225709                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     20123274                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   110668463                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads          153124168                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          73426939                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           527285767                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           88600696                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     43223191                       # number of memory refs
system.cpu6.num_load_insts                   34984381                       # Number of load instructions
system.cpu6.num_store_insts                   8238810                       # Number of store instructions
system.cpu6.num_idle_cycles              391039.209394                       # Number of idle cycles
system.cpu6.num_busy_cycles              580104437.790606                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.999326                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.000674                       # Percentage of idle cycles
system.cpu6.Branches                         25915393                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 97751867     69.34%     69.34% # Class of executed instruction
system.cpu6.op_class::IntMult                    1121      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                16      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     69.34% # Class of executed instruction
system.cpu6.op_class::MemRead                34984381     24.82%     94.16% # Class of executed instruction
system.cpu6.op_class::MemWrite                8238810      5.84%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 140976195                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements            10267                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          143396084                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            10267                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         13966.697575                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        286524769                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       286524769                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst    143246984                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      143246984                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst    143246984                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       143246984                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst    143246984                       # number of overall hits
system.cpu6.icache.overall_hits::total      143246984                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst        10267                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        10267                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst        10267                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         10267                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst        10267                       # number of overall misses
system.cpu6.icache.overall_misses::total        10267                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    195165876                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    195165876                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    195165876                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    195165876                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    195165876                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    195165876                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst    143257251                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    143257251                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst    143257251                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    143257251                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst    143257251                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    143257251                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000072                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000072                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 19009.046070                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 19009.046070                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 19009.046070                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 19009.046070                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 19009.046070                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 19009.046070                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst        10267                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        10267                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst        10267                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        10267                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst        10267                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        10267                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    174560124                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    174560124                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    174560124                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    174560124                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    174560124                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    174560124                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 17002.057466                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 17002.057466                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 17002.057466                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 17002.057466                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 17002.057466                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 17002.057466                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry              1477                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements            23641                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          167.931322                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           16213619                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            23641                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           685.826276                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   167.931322                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.655982                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.655982                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         87875108                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        87875108                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     32683584                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       32683584                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      6360258                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6360258                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data         1647                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total         1647                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data       457912                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       457912                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data       295792                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       295792                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     39043842                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        39043842                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     39045489                       # number of overall hits
system.cpu6.dcache.overall_hits::total       39045489                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data      1755355                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      1755355                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data      1117755                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1117755                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          401                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          401                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data        83562                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        83562                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data       109706                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       109706                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data      2873110                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       2873110                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data      2873511                       # number of overall misses
system.cpu6.dcache.overall_misses::total      2873511                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  47054263582                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  47054263582                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data  40580640128                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  40580640128                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data    938575808                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    938575808                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data   1182971447                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   1182971447                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data     91736853                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     91736853                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  87634903710                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  87634903710                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  87634903710                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  87634903710                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     34438939                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     34438939                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      7478013                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7478013                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data         2048                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         2048                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data       541474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       541474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data       405498                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       405498                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     41916952                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     41916952                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     41919000                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     41919000                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.050970                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.050970                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.149472                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.149472                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.195801                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.195801                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.154323                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.154323                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.270546                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.270546                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.068543                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.068543                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.068549                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.068549                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 26806.123879                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 26806.123879                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 36305.487453                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 36305.487453                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 11232.088844                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 11232.088844                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 10783.106184                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 10783.106184                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 30501.757228                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 30501.757228                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 30497.500692                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 30497.500692                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        14372                       # number of writebacks
system.cpu6.dcache.writebacks::total            14372                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          398                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          398                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data      1755355                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      1755355                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data      1117755                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total      1117755                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          401                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          401                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data        83164                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        83164                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data       103935                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total       103935                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data      2873110                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      2873110                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data      2873511                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      2873511                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data  43086812362                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  43086812362                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data  38284510842                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  38284510842                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      6291501                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      6291501                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data    754866191                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    754866191                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    996139553                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    996139553                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data     67421147                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     67421147                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  81371323204                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  81371323204                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  81377614705                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  81377614705                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data      2973009                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      2973009                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      1576503                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      1576503                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      4549512                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      4549512                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.050970                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.050970                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.149472                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.149472                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.195801                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.195801                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.153588                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.153588                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.256314                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.256314                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.068543                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.068543                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.068549                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.068549                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 24545.925105                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 24545.925105                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 34251.254382                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 34251.254382                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 15689.528678                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 15689.528678                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data  9076.838428                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9076.838428                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data  9584.255092                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  9584.255092                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 28321.687372                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 28321.687372                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 28319.924547                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 28319.924547                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry            180736                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    37101866                       # DTB read hits
system.cpu7.dtb.read_misses                      2408                       # DTB read misses
system.cpu7.dtb.write_hits                    7709434                       # DTB write hits
system.cpu7.dtb.write_misses                     1539                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      17                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                37104274                       # DTB read accesses
system.cpu7.dtb.write_accesses                7710973                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         44811300                       # DTB hits
system.cpu7.dtb.misses                           3947                       # DTB misses
system.cpu7.dtb.accesses                     44815247                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                   153040067                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                 40                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses               153040070                       # ITB inst accesses
system.cpu7.itb.hits                        153040067                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                    153040070                       # DTB accesses
system.cpu7.numCycles                       580633370                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  145299134                       # Number of instructions committed
system.cpu7.committedOps                    149918159                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            117602004                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                    1151513                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     21673107                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   117602004                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads          160095542                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          78083932                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           561447406                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           96164090                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     45106738                       # number of memory refs
system.cpu7.num_load_insts                   37104016                       # Number of load instructions
system.cpu7.num_store_insts                   8002722                       # Number of store instructions
system.cpu7.num_idle_cycles              29525278.853815                       # Number of idle cycles
system.cpu7.num_busy_cycles              551108091.146185                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.949150                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.050850                       # Percentage of idle cycles
system.cpu7.Branches                         27784995                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    3      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                105109090     69.97%     69.97% # Class of executed instruction
system.cpu7.op_class::IntMult                     797      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                23      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     69.97% # Class of executed instruction
system.cpu7.op_class::MemRead                37104016     24.70%     94.67% # Class of executed instruction
system.cpu7.op_class::MemWrite                8002722      5.33%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 150216651                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      37                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            14246                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          153106676                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            14246                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         10747.344939                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        306094380                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       306094380                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst    153025821                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      153025821                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst    153025821                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       153025821                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst    153025821                       # number of overall hits
system.cpu7.icache.overall_hits::total      153025821                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst        14246                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        14246                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst        14246                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         14246                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst        14246                       # number of overall misses
system.cpu7.icache.overall_misses::total        14246                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    270735820                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    270735820                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    270735820                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    270735820                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    270735820                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    270735820                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst    153040067                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    153040067                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst    153040067                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    153040067                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst    153040067                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    153040067                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000093                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000093                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000093                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 19004.339464                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 19004.339464                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 19004.339464                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 19004.339464                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 19004.339464                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 19004.339464                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst        14246                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        14246                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst        14246                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        14246                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst        14246                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        14246                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    242138180                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    242138180                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    242138180                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    242138180                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    242138180                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    242138180                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000093                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000093                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000093                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000093                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 16996.924049                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 16996.924049                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 16996.924049                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 16996.924049                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 16996.924049                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 16996.924049                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry              1728                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            21396                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          172.252333                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           47337610                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            21396                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          2212.451393                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   172.252333                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.672861                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.672861                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         91519804                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        91519804                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     35047242                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       35047242                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      6435340                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6435340                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data         2746                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         2746                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data       403141                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       403141                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data       254654                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       254654                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     41482582                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        41482582                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     41485328                       # number of overall hits
system.cpu7.dcache.overall_hits::total       41485328                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data      1580032                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      1580032                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data       928826                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       928826                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          441                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          441                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data        68186                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        68186                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data        85021                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        85021                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data      2508858                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       2508858                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data      2509299                       # number of overall misses
system.cpu7.dcache.overall_misses::total      2509299                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  39570320383                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  39570320383                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data  31250782582                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  31250782582                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data    790032259                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    790032259                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    784365716                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    784365716                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data     61499821                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     61499821                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  70821102965                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  70821102965                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  70821102965                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  70821102965                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     36627274                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     36627274                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      7364166                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7364166                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data         3187                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         3187                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data       471327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       471327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data       339675                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       339675                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     43991440                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     43991440                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     43994627                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     43994627                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.043138                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.043138                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.126128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.126128                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.138375                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.138375                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.144668                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.144668                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.250301                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.250301                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.057031                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.057031                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.057036                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.057036                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 25043.999351                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 25043.999351                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 33645.464901                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 33645.464901                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 11586.429164                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 11586.429164                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data  9225.552699                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  9225.552699                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 28228.422240                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 28228.422240                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 28223.461200                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 28223.461200                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13358                       # number of writebacks
system.cpu7.dcache.writebacks::total            13358                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          437                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          437                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data      1580032                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      1580032                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data       928826                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       928826                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          441                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          441                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data        67749                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        67749                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data        80697                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        80697                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data      2508858                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      2508858                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data      2509299                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      2509299                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data  35986914577                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  35986914577                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data  29350276410                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  29350276410                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      7814501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      7814501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data    636675740                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    636675740                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    634859284                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    634859284                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data     45459179                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     45459179                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  65337190987                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  65337190987                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  65345005488                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  65345005488                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      2991018                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2991018                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data      1581502                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      1581502                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      4572520                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      4572520                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.043138                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.043138                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.126128                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.126128                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.138375                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.138375                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.143741                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.143741                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.237571                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.237571                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.057031                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.057031                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.057036                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.057036                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 22776.066926                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 22776.066926                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 31599.326903                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 31599.326903                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 17719.956916                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 17719.956916                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  9397.566606                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9397.566606                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data  7867.198087                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  7867.198087                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 26042.602247                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 26042.602247                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 26041.139572                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 26041.139572                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry            129342                       # Number of times sendTimingReq failed
sim_ticks.host 290316618000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -420600902.400000
system.mem_ctrls.total_actEnergy                       496667808.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -283738704.000000
system.mem_ctrls.total_preEnergy                       335053680.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1336554086.400000
system.mem_ctrls.total_readEnergy                       1577414092.800000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -887958650.880000
system.mem_ctrls.total_writeEnergy                       1048588001.280000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -2539255470120.958496
system.mem_ctrls.total_refreshEnergy                       2859346691850.240723
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -742320904812.479980
system.mem_ctrls.total_actBackEnergy                       836191748468.160278
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -8192559686928.000000
system.mem_ctrls.total_preBackEnergy                       9225030418896.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.290317
system.cpu.totalNumCycles                       4644146119.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       362365008.662481
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       848612577.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       337.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       209728428.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       274640895.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       44361539.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       1069135470.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       1123046470.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       564269761.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       273.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       6799812.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       848612577.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       337.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1121213761.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       14.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1121213747.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       46551.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       271516830.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       40351255.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       317171404.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       27619.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       13472591.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       6085537.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       27813473
system.mem_ctrls.total_reads                       60329.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       48421.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       125781.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       421682.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       322419.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       51760.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
