[1] D. Abts and D. Weisser. Age-Based Packet Arbitration in
Large-Radix k-ary n-cubes. In JCS, 2007.

[2] J. Ahn, S. Li, O. Seongil, and N. P. Jouppi. McSimA+: A
Manycore Simulator with Application-level+ Simulation and.
Detailed Microarchitecture Modeling. In ISPASS, 2013.

[3] J. Balfour and W. J. Dally. Design Tradeoffs for Tiled CMP
On-Chip Networks. In JCS, 2006.

[4] P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho,
R. Neugebauer, I. Pratt, and A. Warfield. Xen and the Art of
Virtualization. In SOSP, 2003.

[5] E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC:
QoS Architecture and Design Process for Network on Chip.
Journal of Systems Architecture, 2004.

[6] P. Conway and B. Hughes. The AMD Opteron Northbridge
Architecture. IEEE Micro, 2007.

[7] W. J. Dally and B. Towles. Route Packets, Not Wires: OnChip Iinterconnection Networks. In DAC, 2001.

[8] W. J. Dally and B. P. Towles. Principles and Practices of
Interconnection Networks. Morgan Kaufmann, 2004.

[9] R. Das, O. Mutlu, T. Moscibroda, and C. R. Das. ApplicationAware Prioritization Mechanisms for On-Chip Networks. In
MICRO, 2009.

[10] M. Dashti, A. Fedorova, J. Funston, F. Gaud, R. Lachaize,
B. Lepers, V. Quema, and M. Roth. Traffic Management: A
Holistic Approach to Memory Placement on NUMA Systems.
In ASPLOS, 2013.

[11] A. Demers, S. Keshav, and S$. Shenker. Analysis and Simulation of a Fair Queueing Algorithm. In SIGCOMM, 1989.

[12] B. Grot, S. W. Keckler, and O. Mutlu. Preemptive Virtual
Clock: A Flexible, Efficient, and Cost-effective QOS Scheme
for Networks-on-Chip. In MICRO, 2009.

[13] Intel. An = Introduction the Intel QuickPath Interconnect, 2009. URL http://www.
intel .com/content/dam/doc/white—paper/
quick-path-interconnect-introduction-paper.
pdf.

[14] N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally,
G. Michelogiannakis, and J. Kim. A Detailed and Flexible Cycle-Accurate Network-on-Chip Simulator. In ISPASS,
2013.

[15] R. E. Kessler and J. L. Schwarzmeier. CRAY T3D: A New
Dimension for Cray Research. In COMPCON, 1993.

[16] J. H. Kim and A. A. Chien. Rotating Combined Queueing (RCQ): Bandwidth and Latency Guarantees in Low-Cost,
High-Performance Networks. In JSCA, 1996.

[17] Y¥. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter.
Thread Cluster Memory Scheduling: Exploiting Differences
in Memory Access Behavior. In MICRO, 2010.

[18] P. Kumar, Y. Pan, J. Kim, G. Memik, and A. Choudhary. Exploring concentration and channel slicing in on-chip network
router. In NOCS, 2009.

[19] J. W. Lee, M. C. Ng, and K. Asanovic. Globally-Synchronized
Frames for Guaranteed Quality-of-Service in On-Chip Networks. In ZSCA, 2008.

[20] M. M. Lee, J. Kim, D. Abts, M. Marty, and J. W. Lee. Probabilistic Distance-based Arbitration: Providing Equality of Service for Many-core CMPs. In MICRO, 2010.

[21] M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed.
Bandwidth using Looped Containers in Temporally Disjoint
Networks within the Nostrum Network on Chip. In DATE,
2004.

[22] O. Mutlu and T. Moscibroda. Stall-Time Fair Memory Access
Scheduling for Chip Multiprocessors. In MICRO, 2007.

[23] O. Mutlu and T. Moscibroda. Parallelism-Aware Batch
Scheduling: Enhancing both Performance and Fairness of
Shared DRAM Systems. In JSCA, 2008.

[24] B. Mutnury, F. Paglia, J. Mobley, G. K. Singh, and R. Bellomio. QuickPath Interconnect (QPI) Design and Aanalysis
in High Speed Servers. In EPEPS, 2010.

[25] K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair
Queuing Memory Systems. In MICRO, 2006.

[26] J. Ouyang and Y. Xie. LOFT: A High Performance Networkon-Chip Providing Quality-of-Service Support. In MICRO,
2010.

[27] J. Rao, K. Wang, X. Zhou, and C.-Z. Xu. Optimizing Virtual
Machine Scheduling in NUMA Multicore Systems. In HPCA,
2013.

[28] P. Salihundam, S. Jain, T. Jacob, S. Kumar, V. Erraguntla,
Y. Hoskote, S. Vangal, G. Ruhl, and N. Borkar. A 2 Tb/s 6
x 4 Mesh Network for a Single-Chip Cloud Computer with
DVFS in 45 nm CMOS. IEEE Journal of Solid-State Circuits,
2011.

[29] G. Sartori. Hypertransport Technology. In Platform Conference, 2001.

[30] W. Song, H. J. Jung, J. Ahn, J. Lee, and J. Kim. Evaluation
of performance unfairness in numa system architecture. JEEE
Computer Architecture Letters, 2016.

[31] W. Song, J. Kim. D. Abts, and J. Lee. Security Vulnerability
in Processor-Interconnect Router Design. In CCS, 2014.

[32] W. Song, H. Choi, J. Kim, E. Kim, Y. Kim, and J. Kim. Plkit:
A New Kernel-Independent Processor-Interconnect Rootkit.
In USENIX Security, 2016.

[33] L. Tang, J. Mars, X. Zhang, R. Hagmann, R. Hundt, and
E. Tune. Optimizing Google’s Warehouse Scale Computers:
The NUMA Experience. In HPCA, 2013.

[34] G. L. Yuan, A. Bakhoda, and T. M. Aamodt. Complexity
effective memory access scheduling for many-core accelerator
architectures. In MICRO, 2009.

[35] H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha.
Memguard: Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Platforms. In RTAS,
2013.

[36] L. Zhang. Virtual Clock: A New Traffic Control Algorithm
for Packet Switching Networks. In SIGCOMM, 1990.