#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("input_0_address0", 6, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("input_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("input_0_q0", 16, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("input_0_address1", 6, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_0_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_0_q1", 16, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_1_address0", 6, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("input_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_q0", 16, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_address1", 6, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_1_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_1_q1", 16, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_2_address0", 6, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("input_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("input_2_q0", 16, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("input_2_address1", 6, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_2_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_2_q1", 16, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_3_address0", 6, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("input_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("input_3_q0", 16, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("input_3_address1", 6, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_3_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_3_q1", 16, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_4_address0", 6, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("input_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("input_4_q0", 16, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("input_4_address1", 6, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_4_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_4_q1", 16, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_5_address0", 6, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("input_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_q0", 16, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_address1", 6, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_5_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_5_q1", 16, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_6_address0", 6, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("input_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("input_6_q0", 16, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("input_6_address1", 6, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_6_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_6_q1", 16, hls_in, 6, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_7_address0", 6, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("input_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("input_7_q0", 16, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("input_7_address1", 6, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_7_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_7_q1", 16, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_8_address0", 6, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("input_8_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("input_8_q0", 16, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("input_8_address1", 6, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_8_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_8_q1", 16, hls_in, 8, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_9_address0", 6, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("input_9_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("input_9_q0", 16, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("input_9_address1", 6, hls_out, 9, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_9_ce1", 1, hls_out, 9, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_9_q1", 16, hls_in, 9, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_10_address0", 6, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("input_10_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("input_10_q0", 16, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("input_10_address1", 6, hls_out, 10, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_10_ce1", 1, hls_out, 10, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_10_q1", 16, hls_in, 10, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_11_address0", 6, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("input_11_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("input_11_q0", 16, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("input_11_address1", 6, hls_out, 11, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_11_ce1", 1, hls_out, 11, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_11_q1", 16, hls_in, 11, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_12_address0", 6, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("input_12_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("input_12_q0", 16, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("input_12_address1", 6, hls_out, 12, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_12_ce1", 1, hls_out, 12, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_12_q1", 16, hls_in, 12, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_13_address0", 6, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("input_13_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("input_13_q0", 16, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("input_13_address1", 6, hls_out, 13, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_13_ce1", 1, hls_out, 13, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_13_q1", 16, hls_in, 13, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_14_address0", 6, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("input_14_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("input_14_q0", 16, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("input_14_address1", 6, hls_out, 14, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_14_ce1", 1, hls_out, 14, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_14_q1", 16, hls_in, 14, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("input_15_address0", 6, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("input_15_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("input_15_q0", 16, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("input_15_address1", 6, hls_out, 15, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_15_ce1", 1, hls_out, 15, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_15_q1", 16, hls_in, 15, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("output_r_address0", 4, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("output_r_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("output_r_we0", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("output_r_d0", 16, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("output_r_address1", 4, hls_out, 16, "ap_memory", "MemPortADDR2", 1),
	Port_Property("output_r_ce1", 1, hls_out, 16, "ap_memory", "MemPortCE2", 1),
	Port_Property("output_r_we1", 1, hls_out, 16, "ap_memory", "MemPortWE2", 1),
	Port_Property("output_r_d1", 16, hls_out, 16, "ap_memory", "MemPortDIN2", 1),
};
const char* HLS_Design_Meta::dut_name = "mnist_inference";
