# ğŸ—ï¸ Task 1 â€“ Getting Started with Digital VLSI SoC Design and Planning

In this task, we explore the **fundamental flow of Digital VLSI SoC design**, beginning with chip modeling, moving through RTL design, and finally reaching SoC integration and physical design.  

The goal is to understand how an **application written in C** can be systematically mapped onto hardware, verified at different stages, and implemented into silicon.

---

## ğŸ”¹ 1. Chip Modelling

Chip modeling provides the foundation of SoC design by capturing the **functional specifications** in C language before moving into hardware.

1. **Application Testing in C**
   - Write the application in **C language**.
   - Compile using **GCC**.
   - Measure the application output â†’ `O0`.

2. **Processor Specification Modeling**
   - The processor we aim to build is modeled in **C (C-model)**.
   - The same application is tested against this C-model.
   - Measure the output â†’ `O1`.

âœ… Verification: Ensure that `O0 == O1`.  
This confirms the **C model** correctly represents the applicationâ€™s intended functionality.

---

## ğŸ”¹ 2. RTL Architecture

Once the specifications are validated at the C-model level, the design is described in **RTL (Register Transfer Level)** using a hardware description language (e.g., **Verilog**).

1. **Softcopy of Hardware**
   - Develop an RTL description of the processor and system architecture.

2. **Application Execution on RTL**
   - Run the same application on the RTL hardware description.
   - Measure the output â†’ `O2`.

âœ… Verification: Ensure that `O1 == O2`.  
This validates that the RTL description faithfully implements the processorâ€™s specifications.

---

## ğŸ”¹ 3. SoC Design Flow

With a verified RTL, the design moves into the **SoC implementation stage**:

- **Processor + Peripherals/IPs**
  - RTL integrates processor, peripherals, and external IPs.
- **Synthesis**
  - Generate **Gate-Level Netlist** from RTL.
- **Integration**
  - Combine macros, analog IPs, and synthesized RTL into a unified SoC.
- **Physical Design**
  - Floorplanning, placement, clock tree synthesis (CTS), and routing.
- **Verification**
  - DRC/LVS checks ensure design correctness.
- **Tapeout**
  - Final GDSII sent to fabrication for chip manufacturing.

---

## ğŸ–¼ï¸ Design Flow Diagram

Below is the overall **Digital VLSI SoC Design and Planning flow**:

<p align="center">
  <img src="./Images/soc_flow.png" alt="SoC Design Flow" width="600" height="350"/>
</p>

---

## ğŸ“Œ Key Verification Points
- **O0 vs O1** â†’ Ensures that the C model matches the intended application behavior.  
- **O1 vs O2** â†’ Ensures that RTL faithfully implements the specifications.  
- **RTL to GDSII flow** â†’ Ensures that the design is manufacturable and meets physical requirements.
- **O1=O2=O3=O4** â†’ Ensures that the design of chip perfect

---

## âœ… Outcome
By completing this task, we establish the **design methodology pipeline**:  
C-model â†’ RTL â†’ SoC Integration â†’ Physical Design â†’ GDSII.  

This structured flow provides confidence that what we design in **software** can be reliably transformed into **working silicon**.
