a.out: StackExample.v main.v; iverilog $^ && ./a.out
