Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 30 21:58:30 2017
| Host         : rongcuidHPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file board_top_methodology_drc_routed.rpt -rpx board_top_methodology_drc_routed.rpx
| Design       : board_top
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 55
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 54         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance CPU0/MMU0/RAM0/data_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTND relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTNL relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on BTNR relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on BTNU relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on DP relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin 
Related violations: <none>


