#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55824458e070 .scope module, "pipemips" "pipemips" 2 362;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "reg_writedata"
o0x7f9ea71700a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582445bf0b0_0 .net "clk", 0 0, o0x7f9ea71700a8;  0 drivers
v0x5582445bf170_0 .net "d_inst", 31 0, v0x5582445ba6a0_0;  1 drivers
v0x5582445bf230_0 .net "d_pc", 31 0, v0x5582445ba7b0_0;  1 drivers
v0x5582445bf2d0_0 .net "e_aluop", 1 0, v0x5582445b0410_0;  1 drivers
v0x5582445bf420_0 .net "e_alusrc", 0 0, v0x5582445b04f0_0;  1 drivers
v0x5582445bf4c0_0 .net "e_branch", 0 0, v0x5582445b06c0_0;  1 drivers
v0x5582445bf5f0_0 .net "e_inst1", 4 0, v0x5582445b0780_0;  1 drivers
v0x5582445bf6b0_0 .net "e_inst2", 4 0, v0x5582445b0860_0;  1 drivers
v0x5582445bf770_0 .net "e_memread", 0 0, v0x5582445b0940_0;  1 drivers
v0x5582445bf930_0 .net "e_memtoreg", 0 0, v0x5582445b0a00_0;  1 drivers
v0x5582445bfa60_0 .net "e_memwrite", 0 0, v0x5582445b0ac0_0;  1 drivers
v0x5582445bfb90_0 .net "e_pc", 31 0, v0x5582445b0b80_0;  1 drivers
v0x5582445bfce0_0 .net "e_rd1", 31 0, v0x5582445b0c60_0;  1 drivers
v0x5582445bfe30_0 .net "e_rd2", 31 0, v0x5582445b0d40_0;  1 drivers
v0x5582445bff80_0 .net "e_regdst", 0 0, v0x5582445b0e20_0;  1 drivers
v0x5582445c0020_0 .net "e_regwrite", 0 0, v0x5582445b0ee0_0;  1 drivers
v0x5582445c0150_0 .net "m_addRes", 31 0, v0x5582445b6da0_0;  1 drivers
v0x5582445c0320_0 .net "m_alures", 31 0, v0x5582445b6e80_0;  1 drivers
v0x5582445c03e0_0 .net "m_branch", 0 0, v0x5582445b6f60_0;  1 drivers
v0x5582445c0480_0 .net "m_memread", 0 0, v0x5582445b7020_0;  1 drivers
v0x5582445c0520_0 .net "m_memtoreg", 0 0, v0x5582445b70e0_0;  1 drivers
v0x5582445c0650_0 .net "m_memwrite", 0 0, v0x5582445b71a0_0;  1 drivers
v0x5582445c06f0_0 .net "m_muxRegDst", 4 0, v0x5582445b7260_0;  1 drivers
v0x5582445c0840_0 .net "m_regwrite", 0 0, v0x5582445b7420_0;  1 drivers
v0x5582445c0970_0 .net "m_zero", 0 0, v0x5582445b74e0_0;  1 drivers
v0x5582445c0a10_0 .net "pc_src", 0 0, L_0x5582445d30d0;  1 drivers
v0x5582445c0ab0_0 .net "reg_writedata", 31 0, L_0x5582445d3470;  1 drivers
o0x7f9ea71725f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582445c0b70_0 .net "rst", 0 0, o0x7f9ea71725f8;  0 drivers
v0x5582445c0c10_0 .net "sig_ext", 31 0, v0x5582445b0fa0_0;  1 drivers
v0x5582445c0d60_0 .net "w_alures", 31 0, v0x5582445bcc20_0;  1 drivers
v0x5582445c0e20_0 .net "w_memtoreg", 0 0, v0x5582445bcd00_0;  1 drivers
v0x5582445c0ec0_0 .net "w_muxRegDst", 4 0, v0x5582445bcdc0_0;  1 drivers
v0x5582445c1010_0 .net "w_readData", 31 0, v0x5582445bce80_0;  1 drivers
v0x5582445c12e0_0 .net "w_regwrite", 0 0, v0x5582445bcf60_0;  1 drivers
v0x5582445c1410_0 .net "write_data", 31 0, v0x5582445b7340_0;  1 drivers
S_0x558244563260 .scope module, "decode" "decode" 2 373, 2 49 0, S_0x55824458e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 32 "inst"
    .port_info 3 /INPUT 32 "pc"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 5 "muxRegDst"
    .port_info 6 /OUTPUT 32 "e_rd1"
    .port_info 7 /OUTPUT 32 "e_rd2"
    .port_info 8 /OUTPUT 32 "e_sigext"
    .port_info 9 /OUTPUT 32 "e_pc"
    .port_info 10 /OUTPUT 5 "e_inst1"
    .port_info 11 /OUTPUT 5 "e_inst2"
    .port_info 12 /OUTPUT 2 "e_aluop"
    .port_info 13 /OUTPUT 1 "e_alusrc"
    .port_info 14 /OUTPUT 1 "e_regdst"
    .port_info 15 /OUTPUT 1 "e_regwrite"
    .port_info 16 /OUTPUT 1 "e_memread"
    .port_info 17 /OUTPUT 1 "e_memtoreg"
    .port_info 18 /OUTPUT 1 "e_memwrite"
    .port_info 19 /OUTPUT 1 "e_branch"
L_0x7f9ea7127060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5582445b2ea0_0 .net/2u *"_s10", 15 0, L_0x7f9ea7127060;  1 drivers
v0x5582445b2fa0_0 .net *"_s13", 15 0, L_0x5582445d1c90;  1 drivers
v0x5582445b3080_0 .net *"_s14", 31 0, L_0x5582445d1d70;  1 drivers
L_0x7f9ea71270a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5582445b3170_0 .net/2u *"_s16", 15 0, L_0x7f9ea71270a8;  1 drivers
v0x5582445b3250_0 .net *"_s19", 15 0, L_0x5582445d1e10;  1 drivers
v0x5582445b3330_0 .net *"_s20", 31 0, L_0x5582445d1f00;  1 drivers
v0x5582445b3410_0 .net *"_s9", 0 0, L_0x5582445d1bf0;  1 drivers
v0x5582445b34f0_0 .net "aluop", 1 0, v0x5582445b26b0_0;  1 drivers
v0x5582445b3600_0 .net "alusrc", 0 0, v0x5582445b27c0_0;  1 drivers
v0x5582445b36a0_0 .net "branch", 0 0, v0x5582445b2890_0;  1 drivers
v0x5582445b3790_0 .net "d_clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445b3880_0 .net "data1", 31 0, L_0x5582445d2280;  1 drivers
v0x5582445b3990_0 .net "data2", 31 0, L_0x5582445d2520;  1 drivers
v0x5582445b3aa0_0 .net "e_aluop", 1 0, v0x5582445b0410_0;  alias, 1 drivers
v0x5582445b3b60_0 .net "e_alusrc", 0 0, v0x5582445b04f0_0;  alias, 1 drivers
v0x5582445b3c00_0 .net "e_branch", 0 0, v0x5582445b06c0_0;  alias, 1 drivers
v0x5582445b3ca0_0 .net "e_inst1", 4 0, v0x5582445b0780_0;  alias, 1 drivers
v0x5582445b3e50_0 .net "e_inst2", 4 0, v0x5582445b0860_0;  alias, 1 drivers
v0x5582445b3ef0_0 .net "e_memread", 0 0, v0x5582445b0940_0;  alias, 1 drivers
v0x5582445b3f90_0 .net "e_memtoreg", 0 0, v0x5582445b0a00_0;  alias, 1 drivers
v0x5582445b4030_0 .net "e_memwrite", 0 0, v0x5582445b0ac0_0;  alias, 1 drivers
v0x5582445b4100_0 .net "e_pc", 31 0, v0x5582445b0b80_0;  alias, 1 drivers
v0x5582445b41d0_0 .net "e_rd1", 31 0, v0x5582445b0c60_0;  alias, 1 drivers
v0x5582445b42a0_0 .net "e_rd2", 31 0, v0x5582445b0d40_0;  alias, 1 drivers
v0x5582445b4370_0 .net "e_regdst", 0 0, v0x5582445b0e20_0;  alias, 1 drivers
v0x5582445b4440_0 .net "e_regwrite", 0 0, v0x5582445b0ee0_0;  alias, 1 drivers
v0x5582445b4510_0 .net "e_sigext", 31 0, v0x5582445b0fa0_0;  alias, 1 drivers
v0x5582445b45e0_0 .net "inst", 31 0, v0x5582445ba6a0_0;  alias, 1 drivers
v0x5582445b4680_0 .net "memread", 0 0, v0x5582445b2990_0;  1 drivers
v0x5582445b4770_0 .net "memtoreg", 0 0, v0x5582445b2a60_0;  1 drivers
v0x5582445b4860_0 .net "memwrite", 0 0, v0x5582445b2b50_0;  1 drivers
v0x5582445b4950_0 .net "muxRegDst", 4 0, v0x5582445bcdc0_0;  alias, 1 drivers
v0x5582445b49f0_0 .net "opcode", 5 0, L_0x5582445d18e0;  1 drivers
v0x5582445b4a90_0 .net "pc", 31 0, v0x5582445ba7b0_0;  alias, 1 drivers
v0x5582445b4b30_0 .net "rd", 4 0, L_0x5582445d1b50;  1 drivers
v0x5582445b4c00_0 .net "regdst", 0 0, v0x5582445b2cc0_0;  1 drivers
v0x5582445b4cf0_0 .net "regwrite", 0 0, v0x5582445bcf60_0;  alias, 1 drivers
v0x5582445b4d90_0 .net "regwrite_out", 0 0, v0x5582445b2d90_0;  1 drivers
v0x5582445b4e80_0 .net "rs", 4 0, L_0x5582445d1a10;  1 drivers
v0x5582445b4f20_0 .net "rt", 4 0, L_0x5582445d1ab0;  1 drivers
v0x5582445b5010_0 .net "sig_ext", 31 0, L_0x5582445d1fa0;  1 drivers
v0x5582445b50b0_0 .net "writedata", 31 0, L_0x5582445d3470;  alias, 1 drivers
L_0x5582445d18e0 .part v0x5582445ba6a0_0, 26, 6;
L_0x5582445d1a10 .part v0x5582445ba6a0_0, 21, 5;
L_0x5582445d1ab0 .part v0x5582445ba6a0_0, 16, 5;
L_0x5582445d1b50 .part v0x5582445ba6a0_0, 11, 5;
L_0x5582445d1bf0 .part v0x5582445ba6a0_0, 15, 1;
L_0x5582445d1c90 .part v0x5582445ba6a0_0, 0, 16;
L_0x5582445d1d70 .concat [ 16 16 0 0], L_0x5582445d1c90, L_0x7f9ea7127060;
L_0x5582445d1e10 .part v0x5582445ba6a0_0, 0, 16;
L_0x5582445d1f00 .concat [ 16 16 0 0], L_0x5582445d1e10, L_0x7f9ea71270a8;
L_0x5582445d1fa0 .functor MUXZ 32, L_0x5582445d1f00, L_0x5582445d1d70, L_0x5582445d1bf0, C4<>;
S_0x558244533f50 .scope module, "IDEX" "IDEX" 2 69, 2 74 0, S_0x558244563260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk"
    .port_info 1 /INPUT 1 "d_regwrite"
    .port_info 2 /INPUT 1 "d_memtoreg"
    .port_info 3 /INPUT 1 "d_branch"
    .port_info 4 /INPUT 1 "d_memwrite"
    .port_info 5 /INPUT 1 "d_memread"
    .port_info 6 /INPUT 1 "d_regdst"
    .port_info 7 /INPUT 1 "d_alusrc"
    .port_info 8 /INPUT 2 "d_aluop"
    .port_info 9 /INPUT 32 "d_pc"
    .port_info 10 /INPUT 32 "d_rd1"
    .port_info 11 /INPUT 32 "d_rd2"
    .port_info 12 /INPUT 32 "d_sigext"
    .port_info 13 /INPUT 5 "d_inst1"
    .port_info 14 /INPUT 5 "d_inst2"
    .port_info 15 /OUTPUT 1 "e_regwrite"
    .port_info 16 /OUTPUT 1 "e_memtoreg"
    .port_info 17 /OUTPUT 1 "e_branch"
    .port_info 18 /OUTPUT 1 "e_memwrite"
    .port_info 19 /OUTPUT 1 "e_memread"
    .port_info 20 /OUTPUT 1 "e_regdst"
    .port_info 21 /OUTPUT 1 "e_alusrc"
    .port_info 22 /OUTPUT 2 "e_aluop"
    .port_info 23 /OUTPUT 32 "e_pc"
    .port_info 24 /OUTPUT 32 "e_rd1"
    .port_info 25 /OUTPUT 32 "e_rd2"
    .port_info 26 /OUTPUT 32 "e_sigext"
    .port_info 27 /OUTPUT 5 "e_inst1"
    .port_info 28 /OUTPUT 5 "e_inst2"
v0x558244596910_0 .net "d_aluop", 1 0, v0x5582445b26b0_0;  alias, 1 drivers
v0x5582445956b0_0 .net "d_alusrc", 0 0, v0x5582445b27c0_0;  alias, 1 drivers
v0x55824457fc90_0 .net "d_branch", 0 0, v0x5582445b2890_0;  alias, 1 drivers
v0x5582445925d0_0 .net "d_clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x55824458a780_0 .net "d_inst1", 4 0, L_0x5582445d1ab0;  alias, 1 drivers
v0x5582445afbf0_0 .net "d_inst2", 4 0, L_0x5582445d1b50;  alias, 1 drivers
v0x5582445afcd0_0 .net "d_memread", 0 0, v0x5582445b2990_0;  alias, 1 drivers
v0x5582445afd90_0 .net "d_memtoreg", 0 0, v0x5582445b2a60_0;  alias, 1 drivers
v0x5582445afe50_0 .net "d_memwrite", 0 0, v0x5582445b2b50_0;  alias, 1 drivers
v0x5582445aff10_0 .net "d_pc", 31 0, v0x5582445ba7b0_0;  alias, 1 drivers
v0x5582445afff0_0 .net "d_rd1", 31 0, L_0x5582445d2280;  alias, 1 drivers
v0x5582445b00d0_0 .net "d_rd2", 31 0, L_0x5582445d2520;  alias, 1 drivers
v0x5582445b01b0_0 .net "d_regdst", 0 0, v0x5582445b2cc0_0;  alias, 1 drivers
v0x5582445b0270_0 .net "d_regwrite", 0 0, v0x5582445b2d90_0;  alias, 1 drivers
v0x5582445b0330_0 .net "d_sigext", 31 0, L_0x5582445d1fa0;  alias, 1 drivers
v0x5582445b0410_0 .var "e_aluop", 1 0;
v0x5582445b04f0_0 .var "e_alusrc", 0 0;
v0x5582445b06c0_0 .var "e_branch", 0 0;
v0x5582445b0780_0 .var "e_inst1", 4 0;
v0x5582445b0860_0 .var "e_inst2", 4 0;
v0x5582445b0940_0 .var "e_memread", 0 0;
v0x5582445b0a00_0 .var "e_memtoreg", 0 0;
v0x5582445b0ac0_0 .var "e_memwrite", 0 0;
v0x5582445b0b80_0 .var "e_pc", 31 0;
v0x5582445b0c60_0 .var "e_rd1", 31 0;
v0x5582445b0d40_0 .var "e_rd2", 31 0;
v0x5582445b0e20_0 .var "e_regdst", 0 0;
v0x5582445b0ee0_0 .var "e_regwrite", 0 0;
v0x5582445b0fa0_0 .var "e_sigext", 31 0;
E_0x558244543f70 .event posedge, v0x5582445925d0_0;
S_0x5582445b1420 .scope module, "Registers" "Register_Bank" 2 66, 2 162 0, S_0x558244563260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writereg"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0x5582445d2280 .functor BUFZ 32, L_0x5582445d20a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5582445d2520 .functor BUFZ 32, L_0x5582445d2340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5582445b1610_0 .net *"_s0", 31 0, L_0x5582445d20a0;  1 drivers
v0x5582445b16f0_0 .net *"_s10", 6 0, L_0x5582445d23e0;  1 drivers
L_0x7f9ea7127138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5582445b17d0_0 .net *"_s13", 1 0, L_0x7f9ea7127138;  1 drivers
v0x5582445b1890_0 .net *"_s2", 6 0, L_0x5582445d2140;  1 drivers
L_0x7f9ea71270f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5582445b1970_0 .net *"_s5", 1 0, L_0x7f9ea71270f0;  1 drivers
v0x5582445b1aa0_0 .net *"_s8", 31 0, L_0x5582445d2340;  1 drivers
v0x5582445b1b80_0 .net "clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445b1c20_0 .net "data1", 31 0, L_0x5582445d2280;  alias, 1 drivers
v0x5582445b1cc0_0 .net "data2", 31 0, L_0x5582445d2520;  alias, 1 drivers
v0x5582445b1d60_0 .var/i "i", 31 0;
v0x5582445b1e20 .array "memory", 31 0, 31 0;
v0x5582445b1ee0_0 .net "read1", 4 0, L_0x5582445d1a10;  alias, 1 drivers
v0x5582445b1fc0_0 .net "read2", 4 0, L_0x5582445d1ab0;  alias, 1 drivers
v0x5582445b2080_0 .net "regwrite", 0 0, v0x5582445bcf60_0;  alias, 1 drivers
v0x5582445b2120_0 .net "writedata", 31 0, L_0x5582445d3470;  alias, 1 drivers
v0x5582445b2200_0 .net "writereg", 4 0, v0x5582445bcdc0_0;  alias, 1 drivers
L_0x5582445d20a0 .array/port v0x5582445b1e20, L_0x5582445d2140;
L_0x5582445d2140 .concat [ 5 2 0 0], L_0x5582445d1a10, L_0x7f9ea71270f0;
L_0x5582445d2340 .array/port v0x5582445b1e20, L_0x5582445d23e0;
L_0x5582445d23e0 .concat [ 5 2 0 0], L_0x5582445d1ab0, L_0x7f9ea7127138;
S_0x5582445b23e0 .scope module, "control" "ControlUnit" 2 64, 2 93 0, S_0x558244563260;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "regdst"
    .port_info 2 /OUTPUT 1 "alusrc"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "regwrite_out"
    .port_info 5 /OUTPUT 1 "memread"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 2 "aluop"
v0x5582445b26b0_0 .var "aluop", 1 0;
v0x5582445b27c0_0 .var "alusrc", 0 0;
v0x5582445b2890_0 .var "branch", 0 0;
v0x5582445b2990_0 .var "memread", 0 0;
v0x5582445b2a60_0 .var "memtoreg", 0 0;
v0x5582445b2b50_0 .var "memwrite", 0 0;
v0x5582445b2c20_0 .net "opcode", 5 0, L_0x5582445d18e0;  alias, 1 drivers
v0x5582445b2cc0_0 .var "regdst", 0 0;
v0x5582445b2d90_0 .var "regwrite_out", 0 0;
E_0x5582445438f0 .event edge, v0x5582445b2c20_0;
S_0x5582445b5340 .scope module, "execute" "execute" 2 376, 2 184 0, S_0x55824458e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e_clk"
    .port_info 1 /INPUT 1 "e_alusrc"
    .port_info 2 /INPUT 1 "e_regdst"
    .port_info 3 /INPUT 1 "e_regwrite"
    .port_info 4 /INPUT 1 "e_memread"
    .port_info 5 /INPUT 1 "e_memtoreg"
    .port_info 6 /INPUT 1 "e_memwrite"
    .port_info 7 /INPUT 1 "e_branch"
    .port_info 8 /INPUT 32 "e_in1"
    .port_info 9 /INPUT 32 "e_in2"
    .port_info 10 /INPUT 32 "e_sigext"
    .port_info 11 /INPUT 32 "e_pc"
    .port_info 12 /INPUT 5 "e_inst20_16"
    .port_info 13 /INPUT 5 "e_inst15_11"
    .port_info 14 /INPUT 2 "e_aluop"
    .port_info 15 /OUTPUT 32 "m_alures"
    .port_info 16 /OUTPUT 32 "m_rd2"
    .port_info 17 /OUTPUT 32 "m_addres"
    .port_info 18 /OUTPUT 5 "m_muxRegDst"
    .port_info 19 /OUTPUT 1 "m_branch"
    .port_info 20 /OUTPUT 1 "m_zero"
    .port_info 21 /OUTPUT 1 "m_regwrite"
    .port_info 22 /OUTPUT 1 "m_memtoreg"
    .port_info 23 /OUTPUT 1 "m_memread"
    .port_info 24 /OUTPUT 1 "m_memwrite"
v0x5582445b8600_0 .net "alu_B", 31 0, L_0x5582445d2920;  1 drivers
v0x5582445b86c0_0 .net "aluctrl", 3 0, v0x5582445b82f0_0;  1 drivers
v0x5582445b87b0_0 .net "e_addres", 31 0, L_0x5582445d27c0;  1 drivers
v0x5582445b88a0_0 .net "e_aluop", 1 0, v0x5582445b0410_0;  alias, 1 drivers
v0x5582445b8960_0 .net "e_aluout", 31 0, v0x5582445b7e60_0;  1 drivers
v0x5582445b8ac0_0 .net "e_alusrc", 0 0, v0x5582445b04f0_0;  alias, 1 drivers
v0x5582445b8bb0_0 .net "e_branch", 0 0, v0x5582445b06c0_0;  alias, 1 drivers
v0x5582445b8c50_0 .net "e_clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445b8cf0_0 .net "e_in1", 31 0, v0x5582445b0c60_0;  alias, 1 drivers
v0x5582445b8e40_0 .net "e_in2", 31 0, v0x5582445b0d40_0;  alias, 1 drivers
v0x5582445b8f00_0 .net "e_inst15_11", 4 0, v0x5582445b0860_0;  alias, 1 drivers
v0x5582445b8fc0_0 .net "e_inst20_16", 4 0, v0x5582445b0780_0;  alias, 1 drivers
v0x5582445b9080_0 .net "e_memread", 0 0, v0x5582445b0940_0;  alias, 1 drivers
v0x5582445b9120_0 .net "e_memtoreg", 0 0, v0x5582445b0a00_0;  alias, 1 drivers
v0x5582445b91c0_0 .net "e_memwrite", 0 0, v0x5582445b0ac0_0;  alias, 1 drivers
v0x5582445b9260_0 .net "e_muxRegDst", 4 0, L_0x5582445d2be0;  1 drivers
v0x5582445b9320_0 .net "e_pc", 31 0, v0x5582445b0b80_0;  alias, 1 drivers
v0x5582445b94d0_0 .net "e_regdst", 0 0, v0x5582445b0e20_0;  alias, 1 drivers
v0x5582445b95c0_0 .net "e_regwrite", 0 0, v0x5582445b0ee0_0;  alias, 1 drivers
v0x5582445b9660_0 .net "e_sigext", 31 0, v0x5582445b0fa0_0;  alias, 1 drivers
v0x5582445b9720_0 .net "e_zero", 0 0, L_0x5582445d2aa0;  1 drivers
v0x5582445b9810_0 .net "m_addres", 31 0, v0x5582445b6da0_0;  alias, 1 drivers
v0x5582445b98d0_0 .net "m_alures", 31 0, v0x5582445b6e80_0;  alias, 1 drivers
v0x5582445b9970_0 .net "m_branch", 0 0, v0x5582445b6f60_0;  alias, 1 drivers
v0x5582445b9a10_0 .net "m_memread", 0 0, v0x5582445b7020_0;  alias, 1 drivers
v0x5582445b9ab0_0 .net "m_memtoreg", 0 0, v0x5582445b70e0_0;  alias, 1 drivers
v0x5582445b9b50_0 .net "m_memwrite", 0 0, v0x5582445b71a0_0;  alias, 1 drivers
v0x5582445b9bf0_0 .net "m_muxRegDst", 4 0, v0x5582445b7260_0;  alias, 1 drivers
v0x5582445b9c90_0 .net "m_rd2", 31 0, v0x5582445b7340_0;  alias, 1 drivers
v0x5582445b9d30_0 .net "m_regwrite", 0 0, v0x5582445b7420_0;  alias, 1 drivers
v0x5582445b9dd0_0 .net "m_zero", 0 0, v0x5582445b74e0_0;  alias, 1 drivers
L_0x5582445d2920 .functor MUXZ 32, v0x5582445b0d40_0, v0x5582445b0fa0_0, v0x5582445b04f0_0, C4<>;
L_0x5582445d2b40 .part v0x5582445b0fa0_0, 0, 6;
L_0x5582445d2be0 .functor MUXZ 5, v0x5582445b0780_0, v0x5582445b0860_0, v0x5582445b0e20_0, C4<>;
S_0x5582445b5790 .scope module, "Add" "Add" 2 194, 2 232 0, S_0x5582445b5340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "shiftleft2"
    .port_info 2 /OUTPUT 32 "add_result"
v0x5582445b59d0_0 .net *"_s0", 31 0, L_0x5582445d2680;  1 drivers
v0x5582445b5ad0_0 .net *"_s2", 29 0, L_0x5582445d25e0;  1 drivers
L_0x7f9ea7127180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5582445b5bb0_0 .net *"_s4", 1 0, L_0x7f9ea7127180;  1 drivers
v0x5582445b5ca0_0 .net "add_result", 31 0, L_0x5582445d27c0;  alias, 1 drivers
v0x5582445b5d80_0 .net "pc", 31 0, v0x5582445b0b80_0;  alias, 1 drivers
v0x5582445b5ee0_0 .net "shiftleft2", 31 0, v0x5582445b0fa0_0;  alias, 1 drivers
L_0x5582445d25e0 .part v0x5582445b0fa0_0, 0, 30;
L_0x5582445d2680 .concat [ 2 30 0 0], L_0x7f9ea7127180, L_0x5582445d25e0;
L_0x5582445d27c0 .arith/sum 32, v0x5582445b0b80_0, L_0x5582445d2680;
S_0x5582445b6070 .scope module, "EXMEM" "EXMEM" 2 206, 2 281 0, S_0x5582445b5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e_clk"
    .port_info 1 /INPUT 1 "e_regwrite"
    .port_info 2 /INPUT 1 "e_memtoreg"
    .port_info 3 /INPUT 1 "e_branch"
    .port_info 4 /INPUT 32 "e_addRes"
    .port_info 5 /INPUT 1 "e_zero"
    .port_info 6 /INPUT 32 "e_alures"
    .port_info 7 /INPUT 32 "e_rd2"
    .port_info 8 /INPUT 5 "e_muxRegDst"
    .port_info 9 /INPUT 1 "e_memread"
    .port_info 10 /INPUT 1 "e_memwrite"
    .port_info 11 /OUTPUT 1 "m_regwrite"
    .port_info 12 /OUTPUT 1 "m_memtoreg"
    .port_info 13 /OUTPUT 32 "m_addRes"
    .port_info 14 /OUTPUT 1 "m_zero"
    .port_info 15 /OUTPUT 32 "m_alures"
    .port_info 16 /OUTPUT 32 "m_rd2"
    .port_info 17 /OUTPUT 5 "m_muxRegDst"
    .port_info 18 /OUTPUT 1 "m_memread"
    .port_info 19 /OUTPUT 1 "m_memwrite"
    .port_info 20 /OUTPUT 1 "m_branch"
v0x5582445b6440_0 .net "e_addRes", 31 0, L_0x5582445d27c0;  alias, 1 drivers
v0x5582445b6500_0 .net "e_alures", 31 0, v0x5582445b7e60_0;  alias, 1 drivers
v0x5582445b65c0_0 .net "e_branch", 0 0, v0x5582445b06c0_0;  alias, 1 drivers
v0x5582445b66b0_0 .net "e_clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445b6750_0 .net "e_memread", 0 0, v0x5582445b0940_0;  alias, 1 drivers
v0x5582445b6890_0 .net "e_memtoreg", 0 0, v0x5582445b0a00_0;  alias, 1 drivers
v0x5582445b6980_0 .net "e_memwrite", 0 0, v0x5582445b0ac0_0;  alias, 1 drivers
v0x5582445b6a70_0 .net "e_muxRegDst", 4 0, L_0x5582445d2be0;  alias, 1 drivers
v0x5582445b6b30_0 .net "e_rd2", 31 0, v0x5582445b0d40_0;  alias, 1 drivers
v0x5582445b6bf0_0 .net "e_regwrite", 0 0, v0x5582445b0ee0_0;  alias, 1 drivers
v0x5582445b6ce0_0 .net "e_zero", 0 0, L_0x5582445d2aa0;  alias, 1 drivers
v0x5582445b6da0_0 .var "m_addRes", 31 0;
v0x5582445b6e80_0 .var "m_alures", 31 0;
v0x5582445b6f60_0 .var "m_branch", 0 0;
v0x5582445b7020_0 .var "m_memread", 0 0;
v0x5582445b70e0_0 .var "m_memtoreg", 0 0;
v0x5582445b71a0_0 .var "m_memwrite", 0 0;
v0x5582445b7260_0 .var "m_muxRegDst", 4 0;
v0x5582445b7340_0 .var "m_rd2", 31 0;
v0x5582445b7420_0 .var "m_regwrite", 0 0;
v0x5582445b74e0_0 .var "m_zero", 0 0;
S_0x5582445b7840 .scope module, "alu" "ALU" 2 199, 2 259 0, S_0x5582445b5340;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alucontrol"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "aluout"
    .port_info 4 /OUTPUT 1 "zero"
v0x5582445b7ab0_0 .net "A", 31 0, v0x5582445b0c60_0;  alias, 1 drivers
v0x5582445b7be0_0 .net "B", 31 0, L_0x5582445d2920;  alias, 1 drivers
L_0x7f9ea71271c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5582445b7cc0_0 .net/2u *"_s0", 31 0, L_0x7f9ea71271c8;  1 drivers
v0x5582445b7d80_0 .net "alucontrol", 3 0, v0x5582445b82f0_0;  alias, 1 drivers
v0x5582445b7e60_0 .var "aluout", 31 0;
v0x5582445b7f70_0 .net "zero", 0 0, L_0x5582445d2aa0;  alias, 1 drivers
E_0x558244544330 .event edge, v0x5582445b7be0_0, v0x5582445b0c60_0, v0x5582445b7d80_0;
L_0x5582445d2aa0 .cmp/eq 32, v0x5582445b7e60_0, L_0x7f9ea71271c8;
S_0x5582445b8070 .scope module, "alucontrol" "alucontrol" 2 201, 2 236 0, S_0x5582445b5340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x5582445b82f0_0 .var "alucontrol", 3 0;
v0x5582445b83d0_0 .net "aluop", 1 0, v0x5582445b0410_0;  alias, 1 drivers
v0x5582445b84c0_0 .net "funct", 5 0, L_0x5582445d2b40;  1 drivers
E_0x558244544530 .event edge, v0x5582445b84c0_0, v0x5582445b0410_0;
S_0x5582445ba180 .scope module, "fetch" "fetch" 2 370, 2 2 0, S_0x55824458e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "pc_src"
    .port_info 3 /INPUT 32 "add_res"
    .port_info 4 /OUTPUT 32 "d_inst"
    .port_info 5 /OUTPUT 32 "d_pc"
L_0x5582445d1600 .functor BUFZ 32, L_0x5582445d17a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9ea7127018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5582445bb250_0 .net/2u *"_s0", 31 0, L_0x7f9ea7127018;  1 drivers
v0x5582445bb350_0 .net *"_s6", 31 0, L_0x5582445d17a0;  1 drivers
v0x5582445bb430_0 .net *"_s9", 29 0, L_0x5582445d1840;  1 drivers
v0x5582445bb4f0_0 .net "add_res", 31 0, v0x5582445b6da0_0;  alias, 1 drivers
v0x5582445bb600_0 .net "clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445bb6f0_0 .net "d_inst", 31 0, v0x5582445ba6a0_0;  alias, 1 drivers
v0x5582445bb800_0 .net "d_pc", 31 0, v0x5582445ba7b0_0;  alias, 1 drivers
v0x5582445bb8c0_0 .net "inst", 31 0, L_0x5582445d1600;  1 drivers
v0x5582445bb980 .array "inst_mem", 31 0, 31 0;
v0x5582445bba20_0 .net "new_pc", 31 0, L_0x5582445d1670;  1 drivers
v0x5582445bbae0_0 .net "pc", 31 0, v0x5582445baff0_0;  1 drivers
v0x5582445bbb80_0 .net "pc_4", 31 0, L_0x5582445d1560;  1 drivers
v0x5582445bbc50_0 .net "pc_src", 0 0, L_0x5582445d30d0;  alias, 1 drivers
v0x5582445bbcf0_0 .net "rst", 0 0, o0x7f9ea71725f8;  alias, 0 drivers
L_0x5582445d1560 .arith/sum 32, L_0x7f9ea7127018, v0x5582445baff0_0;
L_0x5582445d1670 .functor MUXZ 32, L_0x5582445d1560, v0x5582445b6da0_0, L_0x5582445d30d0, C4<>;
L_0x5582445d17a0 .array/port v0x5582445bb980, L_0x5582445d1840;
L_0x5582445d1840 .part v0x5582445baff0_0, 2, 30;
S_0x5582445ba420 .scope module, "IFID" "IFID" 2 26, 2 39 0, S_0x5582445ba180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk"
    .port_info 1 /INPUT 32 "f_pc"
    .port_info 2 /INPUT 32 "f_inst"
    .port_info 3 /OUTPUT 32 "d_pc"
    .port_info 4 /OUTPUT 32 "d_inst"
v0x5582445ba6a0_0 .var "d_inst", 31 0;
v0x5582445ba7b0_0 .var "d_pc", 31 0;
v0x5582445ba8a0_0 .net "f_clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445ba940_0 .net "f_inst", 31 0, L_0x5582445d1600;  alias, 1 drivers
v0x5582445baa00_0 .net "f_pc", 31 0, L_0x5582445d1560;  alias, 1 drivers
S_0x5582445babd0 .scope module, "program_counter" "PC" 2 10, 2 30 0, S_0x5582445ba180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x5582445bae50_0 .net "clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445baf10_0 .net "pc_in", 31 0, L_0x5582445d1670;  alias, 1 drivers
v0x5582445baff0_0 .var "pc_out", 31 0;
v0x5582445bb0e0_0 .net "rst", 0 0, o0x7f9ea71725f8;  alias, 0 drivers
E_0x558244596f40 .event posedge, v0x5582445bb0e0_0, v0x5582445925d0_0;
S_0x5582445bbea0 .scope module, "memory" "memory" 2 379, 2 319 0, S_0x55824458e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_clk"
    .port_info 1 /INPUT 1 "m_branch"
    .port_info 2 /INPUT 1 "m_zero"
    .port_info 3 /INPUT 1 "m_regwrite"
    .port_info 4 /INPUT 1 "m_memtoreg"
    .port_info 5 /INPUT 1 "m_memread"
    .port_info 6 /INPUT 1 "m_memwrite"
    .port_info 7 /INPUT 32 "m_alures"
    .port_info 8 /INPUT 32 "writedata"
    .port_info 9 /INPUT 5 "m_muxRegDst"
    .port_info 10 /OUTPUT 32 "w_readdata"
    .port_info 11 /OUTPUT 32 "w_alures"
    .port_info 12 /OUTPUT 1 "w_memtoreg"
    .port_info 13 /OUTPUT 1 "w_regwrite"
    .port_info 14 /OUTPUT 1 "pc_src"
    .port_info 15 /OUTPUT 5 "w_muxRegDst"
L_0x5582445d2860 .functor AND 1, v0x5582445b74e0_0, v0x5582445b6f60_0, C4<1>, C4<1>;
v0x5582445bd1b0_0 .net *"_s0", 0 0, L_0x5582445d2860;  1 drivers
v0x5582445bd2b0_0 .net *"_s10", 31 0, L_0x5582445d3200;  1 drivers
v0x5582445bd390_0 .net *"_s13", 29 0, L_0x5582445d32a0;  1 drivers
L_0x7f9ea71272a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5582445bd450_0 .net/2u *"_s14", 31 0, L_0x7f9ea71272a0;  1 drivers
L_0x7f9ea7127210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5582445bd530_0 .net/2s *"_s2", 1 0, L_0x7f9ea7127210;  1 drivers
L_0x7f9ea7127258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5582445bd660_0 .net/2s *"_s4", 1 0, L_0x7f9ea7127258;  1 drivers
v0x5582445bd740_0 .net *"_s6", 1 0, L_0x5582445d3030;  1 drivers
v0x5582445bd820_0 .var/i "i", 31 0;
v0x5582445bd900_0 .net "m_alures", 31 0, v0x5582445b6e80_0;  alias, 1 drivers
v0x5582445bda50_0 .net "m_branch", 0 0, v0x5582445b6f60_0;  alias, 1 drivers
v0x5582445bdaf0_0 .net "m_clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445bdb90_0 .net "m_memread", 0 0, v0x5582445b7020_0;  alias, 1 drivers
v0x5582445bdc80_0 .net "m_memtoreg", 0 0, v0x5582445b70e0_0;  alias, 1 drivers
v0x5582445bdd20_0 .net "m_memwrite", 0 0, v0x5582445b71a0_0;  alias, 1 drivers
v0x5582445bde10_0 .net "m_muxRegDst", 4 0, v0x5582445b7260_0;  alias, 1 drivers
v0x5582445bded0_0 .net "m_readdata", 31 0, L_0x5582445d3340;  1 drivers
v0x5582445bdf90_0 .net "m_regwrite", 0 0, v0x5582445b7420_0;  alias, 1 drivers
v0x5582445be140_0 .net "m_zero", 0 0, v0x5582445b74e0_0;  alias, 1 drivers
v0x5582445be230 .array "memory", 127 0, 31 0;
v0x5582445be2d0_0 .net "pc_src", 0 0, L_0x5582445d30d0;  alias, 1 drivers
v0x5582445be370_0 .net "w_alures", 31 0, v0x5582445bcc20_0;  alias, 1 drivers
v0x5582445be410_0 .net "w_memtoreg", 0 0, v0x5582445bcd00_0;  alias, 1 drivers
v0x5582445be4b0_0 .net "w_muxRegDst", 4 0, v0x5582445bcdc0_0;  alias, 1 drivers
v0x5582445be550_0 .net "w_readdata", 31 0, v0x5582445bce80_0;  alias, 1 drivers
v0x5582445be5f0_0 .net "w_regwrite", 0 0, v0x5582445bcf60_0;  alias, 1 drivers
v0x5582445be690_0 .net "writedata", 31 0, v0x5582445b7340_0;  alias, 1 drivers
L_0x5582445d3030 .functor MUXZ 2, L_0x7f9ea7127258, L_0x7f9ea7127210, L_0x5582445d2860, C4<>;
L_0x5582445d30d0 .part L_0x5582445d3030, 0, 1;
L_0x5582445d3200 .array/port v0x5582445be230, L_0x5582445d32a0;
L_0x5582445d32a0 .part v0x5582445b6e80_0, 2, 30;
L_0x5582445d3340 .functor MUXZ 32, L_0x7f9ea71272a0, L_0x5582445d3200, v0x5582445b7020_0, C4<>;
S_0x5582445bc240 .scope module, "MEMWB" "MEMWB" 2 341, 2 346 0, S_0x5582445bbea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_clk"
    .port_info 1 /INPUT 1 "m_regwrite"
    .port_info 2 /INPUT 1 "m_memtoreg"
    .port_info 3 /INPUT 32 "m_readData"
    .port_info 4 /INPUT 32 "m_alures"
    .port_info 5 /INPUT 5 "m_muxRegDst"
    .port_info 6 /OUTPUT 32 "w_readData"
    .port_info 7 /OUTPUT 32 "w_alures"
    .port_info 8 /OUTPUT 5 "w_muxRegDst"
    .port_info 9 /OUTPUT 1 "w_regwrite"
    .port_info 10 /OUTPUT 1 "w_memtoreg"
v0x5582445bc540_0 .net "m_alures", 31 0, v0x5582445b6e80_0;  alias, 1 drivers
v0x5582445bc670_0 .net "m_clk", 0 0, o0x7f9ea71700a8;  alias, 0 drivers
v0x5582445bc840_0 .net "m_memtoreg", 0 0, v0x5582445b70e0_0;  alias, 1 drivers
v0x5582445bc930_0 .net "m_muxRegDst", 4 0, v0x5582445b7260_0;  alias, 1 drivers
v0x5582445bca20_0 .net "m_readData", 31 0, L_0x5582445d3340;  alias, 1 drivers
v0x5582445bcb30_0 .net "m_regwrite", 0 0, v0x5582445b7420_0;  alias, 1 drivers
v0x5582445bcc20_0 .var "w_alures", 31 0;
v0x5582445bcd00_0 .var "w_memtoreg", 0 0;
v0x5582445bcdc0_0 .var "w_muxRegDst", 4 0;
v0x5582445bce80_0 .var "w_readData", 31 0;
v0x5582445bcf60_0 .var "w_regwrite", 0 0;
S_0x5582445be980 .scope module, "writeback" "writeback" 2 382, 2 357 0, S_0x55824458e070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readdata"
    .port_info 1 /INPUT 32 "aluout"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 32 "write_data"
v0x5582445bec10_0 .net "aluout", 31 0, v0x5582445bcc20_0;  alias, 1 drivers
v0x5582445bed40_0 .net "memtoreg", 0 0, v0x5582445bcd00_0;  alias, 1 drivers
v0x5582445bee50_0 .net "readdata", 31 0, v0x5582445bce80_0;  alias, 1 drivers
v0x5582445bef40_0 .net "write_data", 31 0, L_0x5582445d3470;  alias, 1 drivers
L_0x5582445d3470 .functor MUXZ 32, v0x5582445bcc20_0, v0x5582445bce80_0, v0x5582445bcd00_0, C4<>;
    .scope S_0x5582445babd0;
T_0 ;
    %wait E_0x558244596f40;
    %load/vec4 v0x5582445baf10_0;
    %assign/vec4 v0x5582445baff0_0, 0;
    %load/vec4 v0x5582445bb0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5582445baff0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5582445ba420;
T_1 ;
    %wait E_0x558244543f70;
    %load/vec4 v0x5582445ba940_0;
    %assign/vec4 v0x5582445ba6a0_0, 0;
    %load/vec4 v0x5582445baa00_0;
    %assign/vec4 v0x5582445ba7b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5582445ba180;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5582445bb980, 0, 4;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5582445bb980, 0, 4;
    %pushi/vec4 2348941316, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5582445bb980, 0, 4;
    %pushi/vec4 2230304, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5582445bb980, 0, 4;
    %pushi/vec4 2885746696, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5582445bb980, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x5582445b23e0;
T_3 ;
    %wait E_0x5582445438f0;
    %load/vec4 v0x5582445b2c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b27c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5582445b26b0_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b2cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b27c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2890_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5582445b26b0_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b27c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b2890_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5582445b26b0_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b27c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5582445b26b0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b2a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b2d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5582445b26b0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b27c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582445b2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582445b2890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5582445b26b0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5582445b1420;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582445b1d60_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5582445b1d60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x5582445b1d60_0;
    %ix/getv/s 4, v0x5582445b1d60_0;
    %store/vec4a v0x5582445b1e20, 4, 0;
    %load/vec4 v0x5582445b1d60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5582445b1d60_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5582445b1420;
T_5 ;
    %wait E_0x558244543f70;
    %load/vec4 v0x5582445b2080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5582445b2120_0;
    %load/vec4 v0x5582445b2200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5582445b1e20, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558244533f50;
T_6 ;
    %wait E_0x558244543f70;
    %load/vec4 v0x5582445b0270_0;
    %assign/vec4 v0x5582445b0ee0_0, 0;
    %load/vec4 v0x5582445afd90_0;
    %assign/vec4 v0x5582445b0a00_0, 0;
    %load/vec4 v0x55824457fc90_0;
    %assign/vec4 v0x5582445b06c0_0, 0;
    %load/vec4 v0x5582445afe50_0;
    %assign/vec4 v0x5582445b0ac0_0, 0;
    %load/vec4 v0x5582445afcd0_0;
    %assign/vec4 v0x5582445b0940_0, 0;
    %load/vec4 v0x5582445b01b0_0;
    %assign/vec4 v0x5582445b0e20_0, 0;
    %load/vec4 v0x558244596910_0;
    %assign/vec4 v0x5582445b0410_0, 0;
    %load/vec4 v0x5582445956b0_0;
    %assign/vec4 v0x5582445b04f0_0, 0;
    %load/vec4 v0x5582445aff10_0;
    %assign/vec4 v0x5582445b0b80_0, 0;
    %load/vec4 v0x5582445afff0_0;
    %assign/vec4 v0x5582445b0c60_0, 0;
    %load/vec4 v0x5582445b00d0_0;
    %assign/vec4 v0x5582445b0d40_0, 0;
    %load/vec4 v0x5582445b0330_0;
    %assign/vec4 v0x5582445b0fa0_0, 0;
    %load/vec4 v0x55824458a780_0;
    %assign/vec4 v0x5582445b0780_0, 0;
    %load/vec4 v0x5582445afbf0_0;
    %assign/vec4 v0x5582445b0860_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5582445b7840;
T_7 ;
    %wait E_0x558244544330;
    %load/vec4 v0x5582445b7d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5582445b7e60_0, 0;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x5582445b7ab0_0;
    %load/vec4 v0x5582445b7be0_0;
    %and;
    %assign/vec4 v0x5582445b7e60_0, 0;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x5582445b7ab0_0;
    %load/vec4 v0x5582445b7be0_0;
    %or;
    %assign/vec4 v0x5582445b7e60_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x5582445b7ab0_0;
    %load/vec4 v0x5582445b7be0_0;
    %add;
    %assign/vec4 v0x5582445b7e60_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x5582445b7ab0_0;
    %load/vec4 v0x5582445b7be0_0;
    %sub;
    %assign/vec4 v0x5582445b7e60_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x5582445b7ab0_0;
    %load/vec4 v0x5582445b7be0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %assign/vec4 v0x5582445b7e60_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5582445b7ab0_0;
    %load/vec4 v0x5582445b7be0_0;
    %or;
    %inv;
    %assign/vec4 v0x5582445b7e60_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5582445b8070;
T_8 ;
    %wait E_0x558244544530;
    %load/vec4 v0x5582445b83d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v0x5582445b84c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5582445b82f0_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5582445b6070;
T_9 ;
    %wait E_0x558244543f70;
    %load/vec4 v0x5582445b6bf0_0;
    %assign/vec4 v0x5582445b7420_0, 0;
    %load/vec4 v0x5582445b6890_0;
    %assign/vec4 v0x5582445b70e0_0, 0;
    %load/vec4 v0x5582445b6440_0;
    %assign/vec4 v0x5582445b6da0_0, 0;
    %load/vec4 v0x5582445b6ce0_0;
    %assign/vec4 v0x5582445b74e0_0, 0;
    %load/vec4 v0x5582445b6500_0;
    %assign/vec4 v0x5582445b6e80_0, 0;
    %load/vec4 v0x5582445b6b30_0;
    %assign/vec4 v0x5582445b7340_0, 0;
    %load/vec4 v0x5582445b6a70_0;
    %assign/vec4 v0x5582445b7260_0, 0;
    %load/vec4 v0x5582445b6750_0;
    %assign/vec4 v0x5582445b7020_0, 0;
    %load/vec4 v0x5582445b6980_0;
    %assign/vec4 v0x5582445b71a0_0, 0;
    %load/vec4 v0x5582445b65c0_0;
    %assign/vec4 v0x5582445b6f60_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5582445bc240;
T_10 ;
    %wait E_0x558244543f70;
    %load/vec4 v0x5582445bca20_0;
    %assign/vec4 v0x5582445bce80_0, 0;
    %load/vec4 v0x5582445bc540_0;
    %assign/vec4 v0x5582445bcc20_0, 0;
    %load/vec4 v0x5582445bcb30_0;
    %assign/vec4 v0x5582445bcf60_0, 0;
    %load/vec4 v0x5582445bc840_0;
    %assign/vec4 v0x5582445bcd00_0, 0;
    %load/vec4 v0x5582445bc930_0;
    %assign/vec4 v0x5582445bcdc0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5582445bbea0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582445bd820_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5582445bd820_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x5582445bd820_0;
    %ix/getv/s 4, v0x5582445bd820_0;
    %store/vec4a v0x5582445be230, 4, 0;
    %load/vec4 v0x5582445bd820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5582445bd820_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x5582445bbea0;
T_12 ;
    %wait E_0x558244543f70;
    %load/vec4 v0x5582445bdd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5582445be690_0;
    %load/vec4 v0x5582445bd900_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5582445be230, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips-pipeline.v";
