TimeQuest Timing Analyzer report for g08_lab3
Sun Nov 26 16:39:21 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Recovery: 'CLK'
 15. Slow Model Removal: 'CLK'
 16. Slow Model Minimum Pulse Width: 'CLK'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLK'
 30. Fast Model Hold: 'CLK'
 31. Fast Model Recovery: 'CLK'
 32. Fast Model Removal: 'CLK'
 33. Fast Model Minimum Pulse Width: 'CLK'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; g08_lab3                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C20F484C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g08_lab3.sdc  ; OK     ; Sun Nov 26 16:39:19 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLK                 ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 130.33 MHz ; 130.33 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -6.673 ; -2694.624     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -6.059 ; -1890.408     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 4.071 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK                 ; -2.064 ; -985.393      ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.673 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.711      ;
; -6.673 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.711      ;
; -6.673 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.711      ;
; -6.673 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.711      ;
; -6.673 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.711      ;
; -6.673 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.711      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.670 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.623      ;
; -6.664 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.693      ;
; -6.664 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.693      ;
; -6.658 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.696      ;
; -6.658 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.696      ;
; -6.658 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.696      ;
; -6.658 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.696      ;
; -6.658 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.696      ;
; -6.658 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.696      ;
; -6.649 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.687      ;
; -6.649 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.687      ;
; -6.649 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.687      ;
; -6.649 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.687      ;
; -6.649 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.687      ;
; -6.649 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.687      ;
; -6.649 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.678      ;
; -6.649 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.678      ;
; -6.640 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.669      ;
; -6.640 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.669      ;
; -6.611 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.648      ;
; -6.611 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.648      ;
; -6.611 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[5]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.648      ;
; -6.611 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[2]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.648      ;
; -6.611 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.648      ;
; -6.611 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[1]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.648      ;
; -6.596 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.633      ;
; -6.596 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.633      ;
; -6.596 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[5]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.633      ;
; -6.596 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[2]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.633      ;
; -6.596 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.633      ;
; -6.596 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[1]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.633      ;
; -6.587 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.624      ;
; -6.587 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.624      ;
; -6.587 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[5]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.624      ;
; -6.587 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[2]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.624      ;
; -6.587 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.624      ;
; -6.587 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[6]                                              ; g08_stack52:inst2|lpm_ff:inst35|dffs[1]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.624      ;
; -6.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.610      ;
; -6.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.610      ;
; -6.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[5]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.610      ;
; -6.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[2]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.610      ;
; -6.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.610      ;
; -6.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[1]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.610      ;
; -6.570 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.016     ; 7.592      ;
; -6.570 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.016     ; 7.592      ;
; -6.570 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst65|dffs[5]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.016     ; 7.592      ;
; -6.570 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst65|dffs[2]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.016     ; 7.592      ;
; -6.570 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst65|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.016     ; 7.592      ;
; -6.570 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[5]                                              ; g08_stack52:inst2|lpm_ff:inst65|dffs[1]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.016     ; 7.592      ;
; -6.569 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.595      ;
; -6.569 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.595      ;
; -6.569 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[5]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.595      ;
; -6.569 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[2]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.595      ;
; -6.569 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[0]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.595      ;
; -6.569 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2]                                              ; g08_stack52:inst2|lpm_ff:inst49|dffs[1]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.595      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[1]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
; -6.563 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.520      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.915      ;
; 0.634 ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.920      ;
; 0.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.936      ;
; 0.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.999      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.000      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.006      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.058      ;
; 0.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.082      ;
; 0.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.086      ;
; 0.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.087      ;
; 0.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.089      ;
; 0.841 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.126      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.127      ;
; 0.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.131      ;
; 0.845 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.130      ;
; 0.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.135      ;
; 0.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.141      ;
; 0.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.140      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; -0.004     ; 1.139      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.144      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.144      ;
; 0.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.146      ;
; 0.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.144      ;
; 0.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.144      ;
; 0.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.153      ;
; 0.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.153      ;
; 0.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.155      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLK'                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.093      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst17|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst18|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.013     ; 7.084      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.087      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.013     ; 7.084      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.094      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 7.089      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 7.089      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.013     ; 7.084      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.013     ; 7.084      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.087      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.087      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.017     ; 7.080      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.085      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.085      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst75|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.091      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst85|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.091      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst87|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.097      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.097      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.093      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.094      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.093      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.094      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.094      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.093      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.094      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.093      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.097      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.097      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst85|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.091      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst83|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst80|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.091      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.096      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.085      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.085      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.017     ; 7.080      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst62|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.087      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst61|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 7.092      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.087      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.013     ; 7.084      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.013     ; 7.084      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst50|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 7.089      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst47|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 7.089      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst38|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.094      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 7.090      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.013     ; 7.084      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.087      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.013     ; 7.084      ;
; -6.059 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.095      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLK'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.355      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst17|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst18|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 4.346      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.008     ; 4.349      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 4.346      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 4.356      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 4.351      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 4.351      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 4.346      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 4.346      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.008     ; 4.349      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.008     ; 4.349      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.015     ; 4.342      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.010     ; 4.347      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.010     ; 4.347      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst75|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 4.353      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst85|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 4.353      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst87|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.359      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.359      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.355      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 4.356      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.355      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 4.356      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 4.356      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.355      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 4.356      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.355      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.359      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.359      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst85|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 4.353      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst83|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst80|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 4.353      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.358      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.010     ; 4.347      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.010     ; 4.347      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.015     ; 4.342      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst62|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.008     ; 4.349      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst61|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 4.354      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.008     ; 4.349      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 4.346      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 4.346      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst50|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 4.351      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst47|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 4.351      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst38|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 4.356      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.352      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 4.346      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.008     ; 4.349      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 4.346      ;
; 4.071 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.357      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a5~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 7.976 ; 7.976 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 6.560 ; 6.560 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 7.976 ; 7.976 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 5.564 ; 5.564 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 4.039 ; 4.039 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 4.461 ; 4.461 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 4.094 ; 4.094 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 8.672 ; 8.672 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 4.295 ; 4.295 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 4.295 ; 4.295 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 3.216 ; 3.216 ; Rise       ; CLK             ;
; RESET     ; CLK        ; 7.546 ; 7.546 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.627  ; 0.627  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.146  ; 0.146  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; -0.394 ; -0.394 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.011  ; 0.011  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; -0.362 ; -0.362 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.115  ; 0.115  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.627  ; 0.627  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -8.079 ; -8.079 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.129  ; 0.129  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; -0.207 ; -0.207 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.129  ; 0.129  ; Rise       ; CLK             ;
; RESET     ; CLK        ; -6.742 ; -6.742 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 10.429 ; 10.429 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 10.505 ; 10.505 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 10.192 ; 10.192 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 9.209  ; 9.209  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 9.289  ; 9.289  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.814  ; 8.814  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.483  ; 8.483  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 10.192 ; 10.192 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 8.621  ; 8.621  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 18.328 ; 18.328 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 17.889 ; 17.889 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 18.163 ; 18.163 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 18.209 ; 18.209 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 17.871 ; 17.871 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 18.310 ; 18.310 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 18.248 ; 18.248 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 18.328 ; 18.328 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 22.548 ; 22.548 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 21.606 ; 21.606 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 22.207 ; 22.207 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 22.091 ; 22.091 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 22.548 ; 22.548 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 22.000 ; 22.000 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 22.126 ; 22.126 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 22.134 ; 22.134 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 14.525 ; 14.525 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 13.811 ; 13.811 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 13.540 ; 13.540 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 13.492 ; 13.492 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 13.164 ; 13.164 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 14.525 ; 14.525 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 13.441 ; 13.441 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 9.573  ; 9.573  ; Rise       ; CLK             ;
; FULL      ; CLK        ; 9.694  ; 9.694  ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 8.483  ; 8.483  ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 9.209  ; 9.209  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 9.289  ; 9.289  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.814  ; 8.814  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.483  ; 8.483  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 10.192 ; 10.192 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 8.621  ; 8.621  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 13.435 ; 13.435 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 13.452 ; 13.452 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 13.737 ; 13.737 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 13.773 ; 13.773 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 13.435 ; 13.435 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 13.881 ; 13.881 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 13.812 ; 13.812 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 13.818 ; 13.818 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 12.546 ; 12.546 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 13.344 ; 13.344 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 12.546 ; 12.546 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 12.901 ; 12.901 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 12.874 ; 12.874 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 13.921 ; 13.921 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 13.360 ; 13.360 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 13.524 ; 13.524 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 10.460 ; 10.460 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 10.460 ; 10.460 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 11.648 ; 11.648 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 10.624 ; 10.624 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 10.697 ; 10.697 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 12.524 ; 12.524 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 11.257 ; 11.257 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 5.387  ;        ;        ; 5.387  ;
; ADDR[0]    ; SEG_1[0]    ; 17.480 ; 17.480 ; 17.480 ; 17.480 ;
; ADDR[0]    ; SEG_1[1]    ; 17.754 ; 17.754 ; 17.754 ; 17.754 ;
; ADDR[0]    ; SEG_1[2]    ; 17.800 ; 17.800 ; 17.800 ; 17.800 ;
; ADDR[0]    ; SEG_1[3]    ; 17.462 ; 17.462 ; 17.462 ; 17.462 ;
; ADDR[0]    ; SEG_1[4]    ; 17.901 ; 17.901 ; 17.901 ; 17.901 ;
; ADDR[0]    ; SEG_1[5]    ; 17.839 ; 17.839 ; 17.839 ; 17.839 ;
; ADDR[0]    ; SEG_1[6]    ; 17.919 ; 17.919 ; 17.919 ; 17.919 ;
; ADDR[0]    ; SEG_2[0]    ; 21.197 ; 21.197 ; 21.197 ; 21.197 ;
; ADDR[0]    ; SEG_2[1]    ; 21.798 ; 21.798 ; 21.798 ; 21.798 ;
; ADDR[0]    ; SEG_2[2]    ; 21.682 ; 21.682 ; 21.682 ; 21.682 ;
; ADDR[0]    ; SEG_2[3]    ; 22.139 ; 22.139 ; 22.139 ; 22.139 ;
; ADDR[0]    ; SEG_2[4]    ; 21.591 ; 21.591 ; 21.591 ; 21.591 ;
; ADDR[0]    ; SEG_2[5]    ; 21.717 ; 21.717 ; 21.717 ; 21.717 ;
; ADDR[0]    ; SEG_2[6]    ; 21.725 ; 21.725 ; 21.725 ; 21.725 ;
; ADDR[0]    ; VALUE[0]    ; 12.811 ; 12.963 ; 12.963 ; 12.811 ;
; ADDR[0]    ; VALUE[1]    ; 12.726 ; 12.726 ; 12.726 ; 12.726 ;
; ADDR[0]    ; VALUE[2]    ; 13.291 ; 13.291 ; 13.291 ; 13.291 ;
; ADDR[0]    ; VALUE[3]    ; 13.117 ; 13.117 ; 13.117 ; 13.117 ;
; ADDR[0]    ; VALUE[4]    ; 14.030 ; 14.030 ; 14.030 ; 14.030 ;
; ADDR[0]    ; VALUE[5]    ; 12.963 ; 12.963 ; 12.963 ; 12.963 ;
; ADDR[1]    ; ADDR_L1     ; 5.703  ;        ;        ; 5.703  ;
; ADDR[1]    ; SEG_1[0]    ; 19.052 ; 19.052 ; 19.052 ; 19.052 ;
; ADDR[1]    ; SEG_1[1]    ; 19.326 ; 19.326 ; 19.326 ; 19.326 ;
; ADDR[1]    ; SEG_1[2]    ; 19.372 ; 19.372 ; 19.372 ; 19.372 ;
; ADDR[1]    ; SEG_1[3]    ; 19.034 ; 19.034 ; 19.034 ; 19.034 ;
; ADDR[1]    ; SEG_1[4]    ; 19.473 ; 19.473 ; 19.473 ; 19.473 ;
; ADDR[1]    ; SEG_1[5]    ; 19.411 ; 19.411 ; 19.411 ; 19.411 ;
; ADDR[1]    ; SEG_1[6]    ; 19.491 ; 19.491 ; 19.491 ; 19.491 ;
; ADDR[1]    ; SEG_2[0]    ; 22.769 ; 22.769 ; 22.769 ; 22.769 ;
; ADDR[1]    ; SEG_2[1]    ; 23.370 ; 23.370 ; 23.370 ; 23.370 ;
; ADDR[1]    ; SEG_2[2]    ; 23.254 ; 23.254 ; 23.254 ; 23.254 ;
; ADDR[1]    ; SEG_2[3]    ; 23.711 ; 23.711 ; 23.711 ; 23.711 ;
; ADDR[1]    ; SEG_2[4]    ; 23.163 ; 23.163 ; 23.163 ; 23.163 ;
; ADDR[1]    ; SEG_2[5]    ; 23.289 ; 23.289 ; 23.289 ; 23.289 ;
; ADDR[1]    ; SEG_2[6]    ; 23.297 ; 23.297 ; 23.297 ; 23.297 ;
; ADDR[1]    ; VALUE[0]    ; 15.064 ; 15.064 ; 15.064 ; 15.064 ;
; ADDR[1]    ; VALUE[1]    ; 14.015 ; 14.015 ; 14.015 ; 14.015 ;
; ADDR[1]    ; VALUE[2]    ; 14.342 ; 14.342 ; 14.342 ; 14.342 ;
; ADDR[1]    ; VALUE[3]    ; 12.957 ; 12.957 ; 12.957 ; 12.957 ;
; ADDR[1]    ; VALUE[4]    ; 15.145 ; 15.145 ; 15.145 ; 15.145 ;
; ADDR[1]    ; VALUE[5]    ; 13.789 ; 13.857 ; 13.857 ; 13.789 ;
; ADDR[2]    ; ADDR_L2     ; 5.885  ;        ;        ; 5.885  ;
; ADDR[2]    ; SEG_1[0]    ; 16.679 ; 16.679 ; 16.679 ; 16.679 ;
; ADDR[2]    ; SEG_1[1]    ; 16.953 ; 16.953 ; 16.953 ; 16.953 ;
; ADDR[2]    ; SEG_1[2]    ; 16.999 ; 16.999 ; 16.999 ; 16.999 ;
; ADDR[2]    ; SEG_1[3]    ; 16.661 ; 16.661 ; 16.661 ; 16.661 ;
; ADDR[2]    ; SEG_1[4]    ; 17.100 ; 17.100 ; 17.100 ; 17.100 ;
; ADDR[2]    ; SEG_1[5]    ; 17.038 ; 17.038 ; 17.038 ; 17.038 ;
; ADDR[2]    ; SEG_1[6]    ; 17.118 ; 17.118 ; 17.118 ; 17.118 ;
; ADDR[2]    ; SEG_2[0]    ; 20.396 ; 20.396 ; 20.396 ; 20.396 ;
; ADDR[2]    ; SEG_2[1]    ; 20.997 ; 20.997 ; 20.997 ; 20.997 ;
; ADDR[2]    ; SEG_2[2]    ; 20.881 ; 20.881 ; 20.881 ; 20.881 ;
; ADDR[2]    ; SEG_2[3]    ; 21.338 ; 21.338 ; 21.338 ; 21.338 ;
; ADDR[2]    ; SEG_2[4]    ; 20.790 ; 20.790 ; 20.790 ; 20.790 ;
; ADDR[2]    ; SEG_2[5]    ; 20.916 ; 20.916 ; 20.916 ; 20.916 ;
; ADDR[2]    ; SEG_2[6]    ; 20.924 ; 20.924 ; 20.924 ; 20.924 ;
; ADDR[2]    ; VALUE[0]    ; 12.652 ; 11.607 ; 11.607 ; 12.652 ;
; ADDR[2]    ; VALUE[1]    ; 12.330 ; 12.330 ; 12.330 ; 12.330 ;
; ADDR[2]    ; VALUE[2]    ; 12.034 ; 11.785 ; 11.785 ; 12.034 ;
; ADDR[2]    ; VALUE[3]    ; 11.694 ; 11.818 ; 11.818 ; 11.694 ;
; ADDR[2]    ; VALUE[4]    ; 13.372 ; 13.372 ; 13.372 ; 13.372 ;
; ADDR[2]    ; VALUE[5]    ; 11.573 ; 11.573 ; 11.573 ; 11.573 ;
; ADDR[3]    ; ADDR_L3     ; 5.207  ;        ;        ; 5.207  ;
; ADDR[3]    ; SEG_1[0]    ; 14.996 ; 14.996 ; 14.996 ; 14.996 ;
; ADDR[3]    ; SEG_1[1]    ; 15.206 ; 15.270 ; 15.270 ; 15.206 ;
; ADDR[3]    ; SEG_1[2]    ; 15.316 ; 15.316 ; 15.316 ; 15.316 ;
; ADDR[3]    ; SEG_1[3]    ; 14.978 ; 14.978 ; 14.978 ; 14.978 ;
; ADDR[3]    ; SEG_1[4]    ; 15.417 ; 15.417 ; 15.417 ; 15.417 ;
; ADDR[3]    ; SEG_1[5]    ; 15.355 ; 15.355 ; 15.355 ; 15.355 ;
; ADDR[3]    ; SEG_1[6]    ; 15.435 ; 15.371 ; 15.371 ; 15.435 ;
; ADDR[3]    ; SEG_2[0]    ; 18.713 ; 18.713 ; 18.713 ; 18.713 ;
; ADDR[3]    ; SEG_2[1]    ; 19.314 ; 19.314 ; 19.314 ; 19.314 ;
; ADDR[3]    ; SEG_2[2]    ; 19.198 ; 19.198 ; 19.198 ; 19.198 ;
; ADDR[3]    ; SEG_2[3]    ; 19.655 ; 19.655 ; 19.655 ; 19.655 ;
; ADDR[3]    ; SEG_2[4]    ; 19.107 ; 19.107 ; 19.107 ; 19.107 ;
; ADDR[3]    ; SEG_2[5]    ; 19.233 ; 19.233 ; 19.233 ; 19.233 ;
; ADDR[3]    ; SEG_2[6]    ; 19.241 ; 19.241 ; 19.241 ; 19.241 ;
; ADDR[3]    ; VALUE[0]    ; 10.299 ; 10.299 ; 10.299 ; 10.299 ;
; ADDR[3]    ; VALUE[1]    ; 10.486 ; 10.647 ; 10.647 ; 10.486 ;
; ADDR[3]    ; VALUE[2]    ; 10.477 ; 10.477 ; 10.477 ; 10.477 ;
; ADDR[3]    ; VALUE[3]    ; 10.092 ; 10.092 ; 10.092 ; 10.092 ;
; ADDR[3]    ; VALUE[4]    ; 12.064 ; 12.064 ; 12.064 ; 12.064 ;
; ADDR[3]    ; VALUE[5]    ; 10.527 ; 10.971 ; 10.971 ; 10.527 ;
; ADDR[4]    ; ADDR_L4     ; 5.523  ;        ;        ; 5.523  ;
; ADDR[4]    ; SEG_1[0]    ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; ADDR[4]    ; SEG_1[1]    ; 14.620 ; 16.151 ; 16.151 ; 14.620 ;
; ADDR[4]    ; SEG_1[2]    ; 16.197 ; 16.197 ; 16.197 ; 16.197 ;
; ADDR[4]    ; SEG_1[3]    ; 15.859 ; 15.859 ; 15.859 ; 15.859 ;
; ADDR[4]    ; SEG_1[4]    ; 16.298 ; 16.298 ; 16.298 ; 16.298 ;
; ADDR[4]    ; SEG_1[5]    ; 16.236 ; 16.236 ; 16.236 ; 16.236 ;
; ADDR[4]    ; SEG_1[6]    ; 16.316 ; 14.785 ; 14.785 ; 16.316 ;
; ADDR[4]    ; SEG_2[0]    ; 19.594 ; 19.594 ; 19.594 ; 19.594 ;
; ADDR[4]    ; SEG_2[1]    ; 20.195 ; 20.195 ; 20.195 ; 20.195 ;
; ADDR[4]    ; SEG_2[2]    ; 20.079 ; 20.079 ; 20.079 ; 20.079 ;
; ADDR[4]    ; SEG_2[3]    ; 20.536 ; 20.536 ; 20.536 ; 20.536 ;
; ADDR[4]    ; SEG_2[4]    ; 19.988 ; 19.988 ; 19.988 ; 19.988 ;
; ADDR[4]    ; SEG_2[5]    ; 20.114 ; 20.114 ; 20.114 ; 20.114 ;
; ADDR[4]    ; SEG_2[6]    ; 20.122 ; 20.122 ; 20.122 ; 20.122 ;
; ADDR[4]    ; VALUE[0]    ; 9.714  ; 11.549 ; 11.549 ; 9.714  ;
; ADDR[4]    ; VALUE[1]    ; 9.688  ; 11.528 ; 11.528 ; 9.688  ;
; ADDR[4]    ; VALUE[2]    ; 9.892  ; 10.949 ; 10.949 ; 9.892  ;
; ADDR[4]    ; VALUE[3]    ; 9.327  ; 9.654  ; 9.654  ; 9.327  ;
; ADDR[4]    ; VALUE[4]    ; 11.478 ; 11.478 ; 11.478 ; 11.478 ;
; ADDR[4]    ; VALUE[5]    ; 9.155  ; 10.594 ; 10.594 ; 9.155  ;
; ADDR[5]    ; ADDR_L5     ; 6.712  ;        ;        ; 6.712  ;
; ADDR[5]    ; SEG_1[0]    ; 15.311 ; 15.311 ; 15.311 ; 15.311 ;
; ADDR[5]    ; SEG_1[1]    ; 15.585 ; 15.585 ; 15.585 ; 15.585 ;
; ADDR[5]    ; SEG_1[2]    ; 15.631 ; 15.631 ; 15.631 ; 15.631 ;
; ADDR[5]    ; SEG_1[3]    ; 15.293 ; 15.293 ; 15.293 ; 15.293 ;
; ADDR[5]    ; SEG_1[4]    ; 15.732 ; 15.732 ; 15.732 ; 15.732 ;
; ADDR[5]    ; SEG_1[5]    ; 15.670 ; 15.670 ; 15.670 ; 15.670 ;
; ADDR[5]    ; SEG_1[6]    ; 15.750 ; 15.750 ; 15.750 ; 15.750 ;
; ADDR[5]    ; SEG_2[0]    ; 19.028 ; 19.028 ; 19.028 ; 19.028 ;
; ADDR[5]    ; SEG_2[1]    ; 19.629 ; 19.629 ; 19.629 ; 19.629 ;
; ADDR[5]    ; SEG_2[2]    ; 19.513 ; 19.513 ; 19.513 ; 19.513 ;
; ADDR[5]    ; SEG_2[3]    ; 19.970 ; 19.970 ; 19.970 ; 19.970 ;
; ADDR[5]    ; SEG_2[4]    ; 19.422 ; 19.422 ; 19.422 ; 19.422 ;
; ADDR[5]    ; SEG_2[5]    ; 19.548 ; 19.548 ; 19.548 ; 19.548 ;
; ADDR[5]    ; SEG_2[6]    ; 19.556 ; 19.556 ; 19.556 ; 19.556 ;
; ADDR[5]    ; VALUE[0]    ; 10.756 ; 10.756 ; 10.756 ; 10.756 ;
; ADDR[5]    ; VALUE[1]    ; 10.962 ; 10.962 ; 10.962 ; 10.962 ;
; ADDR[5]    ; VALUE[2]    ; 10.825 ; 10.825 ; 10.825 ; 10.825 ;
; ADDR[5]    ; VALUE[3]    ; 9.988  ; 9.988  ; 9.988  ; 9.988  ;
; ADDR[5]    ; VALUE[4]    ; 11.772 ; 11.772 ; 11.772 ; 11.772 ;
; ADDR[5]    ; VALUE[5]    ; 9.559  ; 9.593  ; 9.593  ; 9.559  ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
; NUMMODE    ; NUMMODE_L   ; 6.353  ;        ;        ; 6.353  ;
; NUMMODE    ; SEG_1[0]    ; 7.491  ; 7.491  ; 7.491  ; 7.491  ;
; NUMMODE    ; SEG_1[1]    ; 7.801  ;        ;        ; 7.801  ;
; NUMMODE    ; SEG_1[2]    ; 7.812  ; 7.812  ; 7.812  ; 7.812  ;
; NUMMODE    ; SEG_1[3]    ; 7.474  ; 7.474  ; 7.474  ; 7.474  ;
; NUMMODE    ; SEG_1[4]    ; 7.914  ; 7.914  ; 7.914  ; 7.914  ;
; NUMMODE    ; SEG_1[5]    ;        ; 7.850  ; 7.850  ;        ;
; NUMMODE    ; SEG_1[6]    ;        ; 7.939  ; 7.939  ;        ;
; NUMMODE    ; SEG_2[0]    ; 7.847  ; 7.847  ; 7.847  ; 7.847  ;
; NUMMODE    ; SEG_2[1]    ; 7.713  ; 7.713  ; 7.713  ; 7.713  ;
; NUMMODE    ; SEG_2[2]    ; 7.879  ; 7.879  ; 7.879  ; 7.879  ;
; NUMMODE    ; SEG_2[3]    ; 8.042  ; 8.042  ; 8.042  ; 8.042  ;
; NUMMODE    ; SEG_2[4]    ; 8.313  ; 8.313  ; 8.313  ; 8.313  ;
; NUMMODE    ; SEG_2[5]    ; 7.719  ; 7.719  ; 7.719  ; 7.719  ;
; NUMMODE    ; SEG_2[6]    ; 8.079  ; 8.079  ; 8.079  ; 8.079  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 5.387  ;        ;        ; 5.387  ;
; ADDR[0]    ; SEG_1[0]    ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; ADDR[0]    ; SEG_1[1]    ; 13.263 ; 13.136 ; 13.136 ; 13.263 ;
; ADDR[0]    ; SEG_1[2]    ; 13.182 ; 13.182 ; 13.182 ; 13.182 ;
; ADDR[0]    ; SEG_1[3]    ; 12.844 ; 12.844 ; 12.844 ; 12.844 ;
; ADDR[0]    ; SEG_1[4]    ; 13.283 ; 13.283 ; 13.283 ; 13.283 ;
; ADDR[0]    ; SEG_1[5]    ; 13.221 ; 13.221 ; 13.221 ; 13.221 ;
; ADDR[0]    ; SEG_1[6]    ; 13.301 ; 13.344 ; 13.344 ; 13.301 ;
; ADDR[0]    ; SEG_2[0]    ; 12.795 ; 12.795 ; 12.795 ; 12.795 ;
; ADDR[0]    ; SEG_2[1]    ; 12.315 ; 12.315 ; 12.315 ; 12.315 ;
; ADDR[0]    ; SEG_2[2]    ; 12.670 ; 12.670 ; 12.670 ; 12.670 ;
; ADDR[0]    ; SEG_2[3]    ; 12.643 ; 12.643 ; 12.643 ; 12.643 ;
; ADDR[0]    ; SEG_2[4]    ; 13.172 ; 13.172 ; 13.172 ; 13.172 ;
; ADDR[0]    ; SEG_2[5]    ; 13.129 ; 13.129 ; 13.129 ; 13.129 ;
; ADDR[0]    ; SEG_2[6]    ; 13.293 ; 13.293 ; 13.293 ; 13.293 ;
; ADDR[0]    ; VALUE[0]    ; 10.494 ; 10.494 ; 10.494 ; 10.494 ;
; ADDR[0]    ; VALUE[1]    ; 11.165 ; 11.165 ; 11.165 ; 11.165 ;
; ADDR[0]    ; VALUE[2]    ; 10.393 ; 10.393 ; 10.393 ; 10.393 ;
; ADDR[0]    ; VALUE[3]    ; 10.631 ; 9.850  ; 9.850  ; 10.631 ;
; ADDR[0]    ; VALUE[4]    ; 11.193 ; 11.973 ; 11.973 ; 11.193 ;
; ADDR[0]    ; VALUE[5]    ; 10.783 ; 10.783 ; 10.783 ; 10.783 ;
; ADDR[1]    ; ADDR_L1     ; 5.703  ;        ;        ; 5.703  ;
; ADDR[1]    ; SEG_1[0]    ; 13.406 ; 13.406 ; 13.406 ; 13.406 ;
; ADDR[1]    ; SEG_1[1]    ; 13.680 ; 13.680 ; 13.680 ; 13.680 ;
; ADDR[1]    ; SEG_1[2]    ; 13.726 ; 13.726 ; 13.726 ; 13.726 ;
; ADDR[1]    ; SEG_1[3]    ; 13.388 ; 13.388 ; 13.388 ; 13.388 ;
; ADDR[1]    ; SEG_1[4]    ; 13.827 ; 13.827 ; 13.827 ; 13.827 ;
; ADDR[1]    ; SEG_1[5]    ; 13.765 ; 13.765 ; 13.765 ; 13.765 ;
; ADDR[1]    ; SEG_1[6]    ; 13.845 ; 13.845 ; 13.845 ; 13.845 ;
; ADDR[1]    ; SEG_2[0]    ; 13.109 ; 13.109 ; 13.109 ; 13.109 ;
; ADDR[1]    ; SEG_2[1]    ; 12.336 ; 12.336 ; 12.336 ; 12.336 ;
; ADDR[1]    ; SEG_2[2]    ; 12.691 ; 12.691 ; 12.691 ; 12.691 ;
; ADDR[1]    ; SEG_2[3]    ; 12.664 ; 12.664 ; 12.664 ; 12.664 ;
; ADDR[1]    ; SEG_2[4]    ; 13.486 ; 13.486 ; 13.486 ; 13.486 ;
; ADDR[1]    ; SEG_2[5]    ; 13.150 ; 13.150 ; 13.150 ; 13.150 ;
; ADDR[1]    ; SEG_2[6]    ; 13.314 ; 13.314 ; 13.314 ; 13.314 ;
; ADDR[1]    ; VALUE[0]    ; 10.755 ; 10.755 ; 10.755 ; 10.755 ;
; ADDR[1]    ; VALUE[1]    ; 11.005 ; 11.005 ; 11.005 ; 11.005 ;
; ADDR[1]    ; VALUE[2]    ; 10.414 ; 10.414 ; 10.414 ; 10.414 ;
; ADDR[1]    ; VALUE[3]    ; 10.164 ; 10.164 ; 10.164 ; 10.164 ;
; ADDR[1]    ; VALUE[4]    ; 12.170 ; 12.170 ; 12.170 ; 12.170 ;
; ADDR[1]    ; VALUE[5]    ; 11.286 ; 11.286 ; 11.286 ; 11.286 ;
; ADDR[2]    ; ADDR_L2     ; 5.885  ;        ;        ; 5.885  ;
; ADDR[2]    ; SEG_1[0]    ; 10.922 ; 10.922 ; 10.922 ; 10.922 ;
; ADDR[2]    ; SEG_1[1]    ; 11.502 ; 11.207 ; 11.207 ; 11.502 ;
; ADDR[2]    ; SEG_1[2]    ; 11.243 ; 11.243 ; 11.243 ; 11.243 ;
; ADDR[2]    ; SEG_1[3]    ; 10.905 ; 10.905 ; 10.905 ; 10.905 ;
; ADDR[2]    ; SEG_1[4]    ; 11.646 ; 11.351 ; 11.351 ; 11.646 ;
; ADDR[2]    ; SEG_1[5]    ; 11.282 ; 11.282 ; 11.282 ; 11.282 ;
; ADDR[2]    ; SEG_1[6]    ; 11.288 ; 11.583 ; 11.583 ; 11.288 ;
; ADDR[2]    ; SEG_2[0]    ; 11.809 ; 11.809 ; 11.809 ; 11.809 ;
; ADDR[2]    ; SEG_2[1]    ; 11.011 ; 11.011 ; 11.011 ; 11.011 ;
; ADDR[2]    ; SEG_2[2]    ; 11.366 ; 11.366 ; 11.366 ; 11.366 ;
; ADDR[2]    ; SEG_2[3]    ; 11.339 ; 11.339 ; 11.339 ; 11.339 ;
; ADDR[2]    ; SEG_2[4]    ; 12.386 ; 12.386 ; 12.386 ; 12.386 ;
; ADDR[2]    ; SEG_2[5]    ; 11.825 ; 11.825 ; 11.825 ; 11.825 ;
; ADDR[2]    ; SEG_2[6]    ; 11.989 ; 11.989 ; 11.989 ; 11.989 ;
; ADDR[2]    ; VALUE[0]    ; 9.792  ; 9.199  ; 9.199  ; 9.792  ;
; ADDR[2]    ; VALUE[1]    ; 10.391 ; 9.801  ; 9.801  ; 10.391 ;
; ADDR[2]    ; VALUE[2]    ; 9.570  ; 9.089  ; 9.089  ; 9.570  ;
; ADDR[2]    ; VALUE[3]    ; 9.769  ; 9.187  ; 9.187  ; 9.769  ;
; ADDR[2]    ; VALUE[4]    ; 10.882 ; 10.414 ; 10.414 ; 10.882 ;
; ADDR[2]    ; VALUE[5]    ; 9.022  ; 8.727  ; 8.727  ; 9.022  ;
; ADDR[3]    ; ADDR_L3     ; 5.207  ;        ;        ; 5.207  ;
; ADDR[3]    ; SEG_1[0]    ; 11.359 ; 11.359 ; 11.359 ; 11.359 ;
; ADDR[3]    ; SEG_1[1]    ; 11.644 ; 11.682 ; 11.682 ; 11.644 ;
; ADDR[3]    ; SEG_1[2]    ; 11.680 ; 11.680 ; 11.680 ; 11.680 ;
; ADDR[3]    ; SEG_1[3]    ; 11.342 ; 11.342 ; 11.342 ; 11.342 ;
; ADDR[3]    ; SEG_1[4]    ; 11.788 ; 11.826 ; 11.826 ; 11.788 ;
; ADDR[3]    ; SEG_1[5]    ; 11.719 ; 11.719 ; 11.719 ; 11.719 ;
; ADDR[3]    ; SEG_1[6]    ; 11.763 ; 11.725 ; 11.725 ; 11.763 ;
; ADDR[3]    ; SEG_2[0]    ; 11.459 ; 11.459 ; 11.459 ; 11.459 ;
; ADDR[3]    ; SEG_2[1]    ; 10.661 ; 10.661 ; 10.661 ; 10.661 ;
; ADDR[3]    ; SEG_2[2]    ; 11.016 ; 11.016 ; 11.016 ; 11.016 ;
; ADDR[3]    ; SEG_2[3]    ; 10.989 ; 10.989 ; 10.989 ; 10.989 ;
; ADDR[3]    ; SEG_2[4]    ; 12.036 ; 12.036 ; 12.036 ; 12.036 ;
; ADDR[3]    ; SEG_2[5]    ; 11.475 ; 11.475 ; 11.475 ; 11.475 ;
; ADDR[3]    ; SEG_2[6]    ; 11.639 ; 11.639 ; 11.639 ; 11.639 ;
; ADDR[3]    ; VALUE[0]    ; 9.595  ; 9.381  ; 9.381  ; 9.595  ;
; ADDR[3]    ; VALUE[1]    ; 9.649  ; 9.679  ; 9.679  ; 9.649  ;
; ADDR[3]    ; VALUE[2]    ; 8.739  ; 9.148  ; 9.148  ; 8.739  ;
; ADDR[3]    ; VALUE[3]    ; 9.148  ; 9.316  ; 9.316  ; 9.148  ;
; ADDR[3]    ; VALUE[4]    ; 10.872 ; 10.429 ; 10.429 ; 10.872 ;
; ADDR[3]    ; VALUE[5]    ; 9.164  ; 9.202  ; 9.202  ; 9.164  ;
; ADDR[4]    ; ADDR_L4     ; 5.523  ;        ;        ; 5.523  ;
; ADDR[4]    ; SEG_1[0]    ; 10.757 ; 10.757 ; 10.757 ; 10.757 ;
; ADDR[4]    ; SEG_1[1]    ; 11.132 ; 11.042 ; 11.042 ; 11.132 ;
; ADDR[4]    ; SEG_1[2]    ; 11.078 ; 11.078 ; 11.078 ; 11.078 ;
; ADDR[4]    ; SEG_1[3]    ; 10.740 ; 10.740 ; 10.740 ; 10.740 ;
; ADDR[4]    ; SEG_1[4]    ; 11.237 ; 11.186 ; 11.186 ; 11.237 ;
; ADDR[4]    ; SEG_1[5]    ; 11.117 ; 11.117 ; 11.117 ; 11.117 ;
; ADDR[4]    ; SEG_1[6]    ; 11.123 ; 11.213 ; 11.213 ; 11.123 ;
; ADDR[4]    ; SEG_2[0]    ; 10.846 ; 10.846 ; 10.846 ; 10.846 ;
; ADDR[4]    ; SEG_2[1]    ; 10.048 ; 10.048 ; 10.048 ; 10.048 ;
; ADDR[4]    ; SEG_2[2]    ; 10.403 ; 10.403 ; 10.403 ; 10.403 ;
; ADDR[4]    ; SEG_2[3]    ; 10.376 ; 10.376 ; 10.376 ; 10.376 ;
; ADDR[4]    ; SEG_2[4]    ; 11.423 ; 11.423 ; 11.423 ; 11.423 ;
; ADDR[4]    ; SEG_2[5]    ; 10.862 ; 10.862 ; 10.862 ; 10.862 ;
; ADDR[4]    ; SEG_2[6]    ; 11.026 ; 11.026 ; 11.026 ; 11.026 ;
; ADDR[4]    ; VALUE[0]    ; 9.284  ; 8.883  ; 8.883  ; 9.284  ;
; ADDR[4]    ; VALUE[1]    ; 9.680  ; 9.688  ; 9.688  ; 9.680  ;
; ADDR[4]    ; VALUE[2]    ; 8.126  ; 8.536  ; 8.536  ; 8.126  ;
; ADDR[4]    ; VALUE[3]    ; 8.637  ; 8.872  ; 8.872  ; 8.637  ;
; ADDR[4]    ; VALUE[4]    ; 8.869  ; 8.567  ; 8.567  ; 8.869  ;
; ADDR[4]    ; VALUE[5]    ; 8.652  ; 8.562  ; 8.562  ; 8.652  ;
; ADDR[5]    ; ADDR_L5     ; 6.712  ;        ;        ; 6.712  ;
; ADDR[5]    ; SEG_1[0]    ; 11.199 ; 11.199 ; 11.199 ; 11.199 ;
; ADDR[5]    ; SEG_1[1]    ; 12.039 ; 11.528 ; 11.528 ; 12.039 ;
; ADDR[5]    ; SEG_1[2]    ; 11.524 ; 11.524 ; 11.524 ; 11.524 ;
; ADDR[5]    ; SEG_1[3]    ; 11.189 ; 11.189 ; 11.189 ; 11.189 ;
; ADDR[5]    ; SEG_1[4]    ; 11.639 ; 11.639 ; 11.639 ; 11.639 ;
; ADDR[5]    ; SEG_1[5]    ; 11.561 ; 11.561 ; 11.561 ; 11.561 ;
; ADDR[5]    ; SEG_1[6]    ; 11.665 ; 12.120 ; 12.120 ; 11.665 ;
; ADDR[5]    ; SEG_2[0]    ; 11.598 ; 11.598 ; 11.598 ; 11.598 ;
; ADDR[5]    ; SEG_2[1]    ; 11.232 ; 11.232 ; 11.232 ; 11.232 ;
; ADDR[5]    ; SEG_2[2]    ; 12.083 ; 12.083 ; 12.083 ; 12.083 ;
; ADDR[5]    ; SEG_2[3]    ; 12.198 ; 12.198 ; 12.198 ; 12.198 ;
; ADDR[5]    ; SEG_2[4]    ; 11.975 ; 11.975 ; 11.975 ; 11.975 ;
; ADDR[5]    ; SEG_2[5]    ; 12.118 ; 12.118 ; 12.118 ; 12.118 ;
; ADDR[5]    ; SEG_2[6]    ; 12.126 ; 12.126 ; 12.126 ; 12.126 ;
; ADDR[5]    ; VALUE[0]    ; 9.909  ; 9.909  ; 9.909  ; 9.909  ;
; ADDR[5]    ; VALUE[1]    ; 9.993  ; 9.993  ; 9.993  ; 9.993  ;
; ADDR[5]    ; VALUE[2]    ; 10.085 ; 9.948  ; 9.948  ; 10.085 ;
; ADDR[5]    ; VALUE[3]    ; 9.632  ; 8.653  ; 8.653  ; 9.632  ;
; ADDR[5]    ; VALUE[4]    ; 10.700 ; 8.969  ; 8.969  ; 10.700 ;
; ADDR[5]    ; VALUE[5]    ; 9.559  ; 9.559  ; 9.559  ; 9.559  ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
; NUMMODE    ; NUMMODE_L   ; 6.353  ;        ;        ; 6.353  ;
; NUMMODE    ; SEG_1[0]    ; 7.491  ; 7.491  ; 7.491  ; 7.491  ;
; NUMMODE    ; SEG_1[1]    ; 7.801  ;        ;        ; 7.801  ;
; NUMMODE    ; SEG_1[2]    ; 7.812  ; 7.812  ; 7.812  ; 7.812  ;
; NUMMODE    ; SEG_1[3]    ; 7.474  ; 7.474  ; 7.474  ; 7.474  ;
; NUMMODE    ; SEG_1[4]    ; 7.914  ; 7.914  ; 7.914  ; 7.914  ;
; NUMMODE    ; SEG_1[5]    ;        ; 7.850  ; 7.850  ;        ;
; NUMMODE    ; SEG_1[6]    ;        ; 7.939  ; 7.939  ;        ;
; NUMMODE    ; SEG_2[0]    ; 7.689  ; 7.847  ; 7.847  ; 7.689  ;
; NUMMODE    ; SEG_2[1]    ; 7.713  ; 7.713  ; 7.713  ; 7.713  ;
; NUMMODE    ; SEG_2[2]    ; 7.879  ; 7.879  ; 7.879  ; 7.879  ;
; NUMMODE    ; SEG_2[3]    ; 7.837  ; 7.837  ; 7.837  ; 7.837  ;
; NUMMODE    ; SEG_2[4]    ; 8.279  ; 8.279  ; 8.279  ; 8.279  ;
; NUMMODE    ; SEG_2[5]    ; 7.440  ; 7.719  ; 7.719  ; 7.440  ;
; NUMMODE    ; SEG_2[6]    ; 7.883  ; 7.883  ; 7.883  ; 7.883  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.655 ; -932.219      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.211 ; -689.832      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 2.117 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK                 ; -1.880 ; -825.572      ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst54|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.655 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.614      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst|dffs[1]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[4]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[3]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[5]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[2]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[0]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst|dffs[1]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst|dffs[1]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst|dffs[1]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst|dffs[1]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.604 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst|dffs[1]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.568      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst97|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst97|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst97|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst97|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst97|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst97|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst97|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst97|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst97|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst97|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst97|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst97|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst97|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst97|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst97|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst97|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst97|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst97|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst97|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst97|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst97|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst97|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst97|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst97|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst97|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst97|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst97|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst97|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst97|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst97|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst97|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst97|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst97|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst97|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst97|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.596 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst97|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.562      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst21|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst21|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst21|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst21|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
; -2.564 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.524      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.442      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.466      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.465      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.469      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.472      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.471      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.476      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.476      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.478      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; -0.003     ; 0.476      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.481      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.482      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.484      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLK'                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.242      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.242      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.242      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.242      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.242      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.242      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.242      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.242      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst17|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst18|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 3.231      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 3.233      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 3.231      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 3.235      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 3.235      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.236      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.236      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 3.231      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 3.231      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 3.233      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 3.239      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 3.239      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 3.239      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 3.233      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.016     ; 3.227      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.011     ; 3.232      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.011     ; 3.232      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 3.235      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst75|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst85|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst87|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.243      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.243      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.243      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.243      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst85|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst83|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst80|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.237      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 3.235      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.011     ; 3.232      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.011     ; 3.232      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.016     ; 3.227      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst62|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 3.233      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst61|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 3.239      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 3.239      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 3.239      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 3.233      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 3.231      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 3.231      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst50|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.236      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst47|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.236      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst38|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.240      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 3.235      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 3.235      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 3.231      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.010     ; 3.233      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.012     ; 3.231      ;
; -2.211 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[0] ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.241      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLK'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.269      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.269      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.269      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.269      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.269      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.269      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.269      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.269      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst17|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst18|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 2.258      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.009     ; 2.260      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 2.258      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.007     ; 2.262      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.007     ; 2.262      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.263      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.263      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 2.258      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 2.258      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.009     ; 2.260      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.266      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.266      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.266      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.009     ; 2.260      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.015     ; 2.254      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.010     ; 2.259      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.010     ; 2.259      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.007     ; 2.262      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst75|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst85|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst87|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.270      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.270      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.270      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.270      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst85|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst83|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst80|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.264      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.007     ; 2.262      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.010     ; 2.259      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.010     ; 2.259      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.015     ; 2.254      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst62|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.009     ; 2.260      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst61|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.266      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.266      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.266      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.009     ; 2.260      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 2.258      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 2.258      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst50|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.263      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst47|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.263      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst38|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.267      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.007     ; 2.262      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.007     ; 2.262      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 2.258      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.009     ; 2.260      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.011     ; 2.258      ;
; 2.117 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[25] ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.268      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a5~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 2.574 ; 2.574 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 2.018 ; 2.018 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 2.574 ; 2.574 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 1.605 ; 1.605 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 1.003 ; 1.003 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 1.173 ; 1.173 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 1.016 ; 1.016 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 3.683 ; 3.683 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 1.240 ; 1.240 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 1.240 ; 1.240 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.771 ; 0.771 ; Rise       ; CLK             ;
; RESET     ; CLK        ; 3.305 ; 3.305 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.813  ; 0.813  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.583  ; 0.583  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.349  ; 0.349  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.492  ; 0.492  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.373  ; 0.373  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.568  ; 0.568  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.813  ; 0.813  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -3.430 ; -3.430 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.552  ; 0.552  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 0.364  ; 0.364  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.552  ; 0.552  ; Rise       ; CLK             ;
; RESET     ; CLK        ; -2.981 ; -2.981 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 5.189 ; 5.189 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 5.243 ; 5.243 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 5.317 ; 5.317 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.668 ; 4.668 ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.674 ; 4.674 ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.549 ; 4.549 ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.510 ; 4.510 ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 5.317 ; 5.317 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.504 ; 4.504 ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 7.996 ; 7.996 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 7.830 ; 7.830 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 7.901 ; 7.901 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 7.907 ; 7.907 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 7.811 ; 7.811 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 7.970 ; 7.970 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 7.947 ; 7.947 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 7.996 ; 7.996 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 9.518 ; 9.518 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 9.155 ; 9.155 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 9.389 ; 9.389 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 9.372 ; 9.372 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 9.518 ; 9.518 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 9.344 ; 9.344 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 9.374 ; 9.374 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 9.375 ; 9.375 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 6.607 ; 6.607 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 6.366 ; 6.366 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 6.317 ; 6.317 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 6.162 ; 6.162 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 6.097 ; 6.097 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 6.607 ; 6.607 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 6.277 ; 6.277 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 4.870 ; 4.870 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 4.925 ; 4.925 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 4.504 ; 4.504 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.668 ; 4.668 ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.674 ; 4.674 ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.549 ; 4.549 ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.510 ; 4.510 ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 5.317 ; 5.317 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.504 ; 4.504 ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 6.191 ; 6.191 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 6.210 ; 6.210 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 6.293 ; 6.293 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 6.286 ; 6.286 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 6.191 ; 6.191 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 6.355 ; 6.355 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 6.326 ; 6.326 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 6.384 ; 6.384 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 5.822 ; 5.822 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 6.083 ; 6.083 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 5.822 ; 5.822 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 5.957 ; 5.957 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 5.945 ; 5.945 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 6.309 ; 6.309 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 6.126 ; 6.126 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 6.181 ; 6.181 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 5.101 ; 5.101 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 5.101 ; 5.101 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 5.545 ; 5.545 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 5.143 ; 5.143 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 5.194 ; 5.194 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 5.902 ; 5.902 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 5.445 ; 5.445 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.611 ;       ;       ; 2.611 ;
; ADDR[0]    ; SEG_1[0]    ; 7.196 ; 7.196 ; 7.196 ; 7.196 ;
; ADDR[0]    ; SEG_1[1]    ; 7.267 ; 7.267 ; 7.267 ; 7.267 ;
; ADDR[0]    ; SEG_1[2]    ; 7.273 ; 7.273 ; 7.273 ; 7.273 ;
; ADDR[0]    ; SEG_1[3]    ; 7.177 ; 7.177 ; 7.177 ; 7.177 ;
; ADDR[0]    ; SEG_1[4]    ; 7.336 ; 7.336 ; 7.336 ; 7.336 ;
; ADDR[0]    ; SEG_1[5]    ; 7.313 ; 7.313 ; 7.313 ; 7.313 ;
; ADDR[0]    ; SEG_1[6]    ; 7.362 ; 7.362 ; 7.362 ; 7.362 ;
; ADDR[0]    ; SEG_2[0]    ; 8.521 ; 8.521 ; 8.521 ; 8.521 ;
; ADDR[0]    ; SEG_2[1]    ; 8.755 ; 8.755 ; 8.755 ; 8.755 ;
; ADDR[0]    ; SEG_2[2]    ; 8.738 ; 8.738 ; 8.738 ; 8.738 ;
; ADDR[0]    ; SEG_2[3]    ; 8.884 ; 8.884 ; 8.884 ; 8.884 ;
; ADDR[0]    ; SEG_2[4]    ; 8.710 ; 8.710 ; 8.710 ; 8.710 ;
; ADDR[0]    ; SEG_2[5]    ; 8.740 ; 8.740 ; 8.740 ; 8.740 ;
; ADDR[0]    ; SEG_2[6]    ; 8.741 ; 8.741 ; 8.741 ; 8.741 ;
; ADDR[0]    ; VALUE[0]    ; 5.527 ; 5.541 ; 5.541 ; 5.527 ;
; ADDR[0]    ; VALUE[1]    ; 5.471 ; 5.471 ; 5.471 ; 5.471 ;
; ADDR[0]    ; VALUE[2]    ; 5.713 ; 5.713 ; 5.713 ; 5.713 ;
; ADDR[0]    ; VALUE[3]    ; 5.596 ; 5.596 ; 5.596 ; 5.596 ;
; ADDR[0]    ; VALUE[4]    ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; ADDR[0]    ; VALUE[5]    ; 5.594 ; 5.594 ; 5.594 ; 5.594 ;
; ADDR[1]    ; ADDR_L1     ; 2.790 ;       ;       ; 2.790 ;
; ADDR[1]    ; SEG_1[0]    ; 7.836 ; 7.836 ; 7.836 ; 7.836 ;
; ADDR[1]    ; SEG_1[1]    ; 7.907 ; 7.907 ; 7.907 ; 7.907 ;
; ADDR[1]    ; SEG_1[2]    ; 7.913 ; 7.913 ; 7.913 ; 7.913 ;
; ADDR[1]    ; SEG_1[3]    ; 7.817 ; 7.817 ; 7.817 ; 7.817 ;
; ADDR[1]    ; SEG_1[4]    ; 7.976 ; 7.976 ; 7.976 ; 7.976 ;
; ADDR[1]    ; SEG_1[5]    ; 7.953 ; 7.953 ; 7.953 ; 7.953 ;
; ADDR[1]    ; SEG_1[6]    ; 8.002 ; 8.002 ; 8.002 ; 8.002 ;
; ADDR[1]    ; SEG_2[0]    ; 9.161 ; 9.161 ; 9.161 ; 9.161 ;
; ADDR[1]    ; SEG_2[1]    ; 9.395 ; 9.395 ; 9.395 ; 9.395 ;
; ADDR[1]    ; SEG_2[2]    ; 9.378 ; 9.378 ; 9.378 ; 9.378 ;
; ADDR[1]    ; SEG_2[3]    ; 9.524 ; 9.524 ; 9.524 ; 9.524 ;
; ADDR[1]    ; SEG_2[4]    ; 9.350 ; 9.350 ; 9.350 ; 9.350 ;
; ADDR[1]    ; SEG_2[5]    ; 9.380 ; 9.380 ; 9.380 ; 9.380 ;
; ADDR[1]    ; SEG_2[6]    ; 9.381 ; 9.381 ; 9.381 ; 9.381 ;
; ADDR[1]    ; VALUE[0]    ; 6.434 ; 6.434 ; 6.434 ; 6.434 ;
; ADDR[1]    ; VALUE[1]    ; 6.065 ; 6.065 ; 6.065 ; 6.065 ;
; ADDR[1]    ; VALUE[2]    ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; ADDR[1]    ; VALUE[3]    ; 5.613 ; 5.613 ; 5.613 ; 5.613 ;
; ADDR[1]    ; VALUE[4]    ; 6.445 ; 6.445 ; 6.445 ; 6.445 ;
; ADDR[1]    ; VALUE[5]    ; 6.031 ; 6.031 ; 6.031 ; 6.031 ;
; ADDR[2]    ; ADDR_L2     ; 2.839 ;       ;       ; 2.839 ;
; ADDR[2]    ; SEG_1[0]    ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; ADDR[2]    ; SEG_1[1]    ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; ADDR[2]    ; SEG_1[2]    ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; ADDR[2]    ; SEG_1[3]    ; 6.907 ; 6.907 ; 6.907 ; 6.907 ;
; ADDR[2]    ; SEG_1[4]    ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; ADDR[2]    ; SEG_1[5]    ; 7.043 ; 7.043 ; 7.043 ; 7.043 ;
; ADDR[2]    ; SEG_1[6]    ; 7.092 ; 7.092 ; 7.092 ; 7.092 ;
; ADDR[2]    ; SEG_2[0]    ; 8.251 ; 8.251 ; 8.251 ; 8.251 ;
; ADDR[2]    ; SEG_2[1]    ; 8.485 ; 8.485 ; 8.485 ; 8.485 ;
; ADDR[2]    ; SEG_2[2]    ; 8.468 ; 8.468 ; 8.468 ; 8.468 ;
; ADDR[2]    ; SEG_2[3]    ; 8.614 ; 8.614 ; 8.614 ; 8.614 ;
; ADDR[2]    ; SEG_2[4]    ; 8.440 ; 8.440 ; 8.440 ; 8.440 ;
; ADDR[2]    ; SEG_2[5]    ; 8.470 ; 8.470 ; 8.470 ; 8.470 ;
; ADDR[2]    ; SEG_2[6]    ; 8.471 ; 8.471 ; 8.471 ; 8.471 ;
; ADDR[2]    ; VALUE[0]    ; 5.465 ; 5.103 ; 5.103 ; 5.465 ;
; ADDR[2]    ; VALUE[1]    ; 5.413 ; 5.413 ; 5.413 ; 5.413 ;
; ADDR[2]    ; VALUE[2]    ; 5.300 ; 5.156 ; 5.156 ; 5.300 ;
; ADDR[2]    ; VALUE[3]    ; 5.123 ; 5.191 ; 5.191 ; 5.123 ;
; ADDR[2]    ; VALUE[4]    ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; ADDR[2]    ; VALUE[5]    ; 5.142 ; 5.142 ; 5.142 ; 5.142 ;
; ADDR[3]    ; ADDR_L3     ; 2.545 ;       ;       ; 2.545 ;
; ADDR[3]    ; SEG_1[0]    ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; ADDR[3]    ; SEG_1[1]    ; 6.301 ; 6.301 ; 6.301 ; 6.301 ;
; ADDR[3]    ; SEG_1[2]    ; 6.307 ; 6.307 ; 6.307 ; 6.307 ;
; ADDR[3]    ; SEG_1[3]    ; 6.211 ; 6.211 ; 6.211 ; 6.211 ;
; ADDR[3]    ; SEG_1[4]    ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; ADDR[3]    ; SEG_1[5]    ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; ADDR[3]    ; SEG_1[6]    ; 6.396 ; 6.396 ; 6.396 ; 6.396 ;
; ADDR[3]    ; SEG_2[0]    ; 7.555 ; 7.555 ; 7.555 ; 7.555 ;
; ADDR[3]    ; SEG_2[1]    ; 7.789 ; 7.789 ; 7.789 ; 7.789 ;
; ADDR[3]    ; SEG_2[2]    ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; ADDR[3]    ; SEG_2[3]    ; 7.918 ; 7.918 ; 7.918 ; 7.918 ;
; ADDR[3]    ; SEG_2[4]    ; 7.744 ; 7.744 ; 7.744 ; 7.744 ;
; ADDR[3]    ; SEG_2[5]    ; 7.774 ; 7.774 ; 7.774 ; 7.774 ;
; ADDR[3]    ; SEG_2[6]    ; 7.775 ; 7.775 ; 7.775 ; 7.775 ;
; ADDR[3]    ; VALUE[0]    ; 4.542 ; 4.542 ; 4.542 ; 4.542 ;
; ADDR[3]    ; VALUE[1]    ; 4.602 ; 4.684 ; 4.684 ; 4.602 ;
; ADDR[3]    ; VALUE[2]    ; 4.592 ; 4.592 ; 4.592 ; 4.592 ;
; ADDR[3]    ; VALUE[3]    ; 4.456 ; 4.456 ; 4.456 ; 4.456 ;
; ADDR[3]    ; VALUE[4]    ; 5.231 ; 5.231 ; 5.231 ; 5.231 ;
; ADDR[3]    ; VALUE[5]    ; 4.686 ; 4.867 ; 4.867 ; 4.686 ;
; ADDR[4]    ; ADDR_L4     ; 2.660 ;       ;       ; 2.660 ;
; ADDR[4]    ; SEG_1[0]    ; 6.575 ; 6.575 ; 6.575 ; 6.575 ;
; ADDR[4]    ; SEG_1[1]    ; 6.048 ; 6.646 ; 6.646 ; 6.048 ;
; ADDR[4]    ; SEG_1[2]    ; 6.652 ; 6.652 ; 6.652 ; 6.652 ;
; ADDR[4]    ; SEG_1[3]    ; 6.556 ; 6.556 ; 6.556 ; 6.556 ;
; ADDR[4]    ; SEG_1[4]    ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; ADDR[4]    ; SEG_1[5]    ; 6.692 ; 6.692 ; 6.692 ; 6.692 ;
; ADDR[4]    ; SEG_1[6]    ; 6.741 ; 6.143 ; 6.143 ; 6.741 ;
; ADDR[4]    ; SEG_2[0]    ; 7.900 ; 7.900 ; 7.900 ; 7.900 ;
; ADDR[4]    ; SEG_2[1]    ; 8.134 ; 8.134 ; 8.134 ; 8.134 ;
; ADDR[4]    ; SEG_2[2]    ; 8.117 ; 8.117 ; 8.117 ; 8.117 ;
; ADDR[4]    ; SEG_2[3]    ; 8.263 ; 8.263 ; 8.263 ; 8.263 ;
; ADDR[4]    ; SEG_2[4]    ; 8.089 ; 8.089 ; 8.089 ; 8.089 ;
; ADDR[4]    ; SEG_2[5]    ; 8.119 ; 8.119 ; 8.119 ; 8.119 ;
; ADDR[4]    ; SEG_2[6]    ; 8.120 ; 8.120 ; 8.120 ; 8.120 ;
; ADDR[4]    ; VALUE[0]    ; 4.290 ; 5.033 ; 5.033 ; 4.290 ;
; ADDR[4]    ; VALUE[1]    ; 4.345 ; 5.062 ; 5.062 ; 4.345 ;
; ADDR[4]    ; VALUE[2]    ; 4.341 ; 4.847 ; 4.847 ; 4.341 ;
; ADDR[4]    ; VALUE[3]    ; 4.155 ; 4.299 ; 4.299 ; 4.155 ;
; ADDR[4]    ; VALUE[4]    ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; ADDR[4]    ; VALUE[5]    ; 4.139 ; 4.763 ; 4.763 ; 4.139 ;
; ADDR[5]    ; ADDR_L5     ; 3.256 ;       ;       ; 3.256 ;
; ADDR[5]    ; SEG_1[0]    ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; ADDR[5]    ; SEG_1[1]    ; 6.360 ; 6.360 ; 6.360 ; 6.360 ;
; ADDR[5]    ; SEG_1[2]    ; 6.366 ; 6.366 ; 6.366 ; 6.366 ;
; ADDR[5]    ; SEG_1[3]    ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; ADDR[5]    ; SEG_1[4]    ; 6.429 ; 6.429 ; 6.429 ; 6.429 ;
; ADDR[5]    ; SEG_1[5]    ; 6.406 ; 6.406 ; 6.406 ; 6.406 ;
; ADDR[5]    ; SEG_1[6]    ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; ADDR[5]    ; SEG_2[0]    ; 7.614 ; 7.614 ; 7.614 ; 7.614 ;
; ADDR[5]    ; SEG_2[1]    ; 7.848 ; 7.848 ; 7.848 ; 7.848 ;
; ADDR[5]    ; SEG_2[2]    ; 7.831 ; 7.831 ; 7.831 ; 7.831 ;
; ADDR[5]    ; SEG_2[3]    ; 7.977 ; 7.977 ; 7.977 ; 7.977 ;
; ADDR[5]    ; SEG_2[4]    ; 7.803 ; 7.803 ; 7.803 ; 7.803 ;
; ADDR[5]    ; SEG_2[5]    ; 7.833 ; 7.833 ; 7.833 ; 7.833 ;
; ADDR[5]    ; SEG_2[6]    ; 7.834 ; 7.834 ; 7.834 ; 7.834 ;
; ADDR[5]    ; VALUE[0]    ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; ADDR[5]    ; VALUE[1]    ; 4.776 ; 4.776 ; 4.776 ; 4.776 ;
; ADDR[5]    ; VALUE[2]    ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; ADDR[5]    ; VALUE[3]    ; 4.429 ; 4.429 ; 4.429 ; 4.429 ;
; ADDR[5]    ; VALUE[4]    ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; ADDR[5]    ; VALUE[5]    ; 4.305 ; 4.345 ; 4.345 ; 4.305 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
; NUMMODE    ; NUMMODE_L   ; 3.023 ;       ;       ; 3.023 ;
; NUMMODE    ; SEG_1[0]    ; 3.442 ; 3.442 ; 3.442 ; 3.442 ;
; NUMMODE    ; SEG_1[1]    ; 3.537 ;       ;       ; 3.537 ;
; NUMMODE    ; SEG_1[2]    ; 3.517 ; 3.517 ; 3.517 ; 3.517 ;
; NUMMODE    ; SEG_1[3]    ; 3.422 ; 3.422 ; 3.422 ; 3.422 ;
; NUMMODE    ; SEG_1[4]    ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; NUMMODE    ; SEG_1[5]    ;       ; 3.558 ; 3.558 ;       ;
; NUMMODE    ; SEG_1[6]    ;       ; 3.610 ; 3.610 ;       ;
; NUMMODE    ; SEG_2[0]    ; 3.484 ; 3.484 ; 3.484 ; 3.484 ;
; NUMMODE    ; SEG_2[1]    ; 3.453 ; 3.453 ; 3.453 ; 3.453 ;
; NUMMODE    ; SEG_2[2]    ; 3.522 ; 3.522 ; 3.522 ; 3.522 ;
; NUMMODE    ; SEG_2[3]    ; 3.575 ; 3.575 ; 3.575 ; 3.575 ;
; NUMMODE    ; SEG_2[4]    ; 3.673 ; 3.673 ; 3.673 ; 3.673 ;
; NUMMODE    ; SEG_2[5]    ; 3.475 ; 3.475 ; 3.475 ; 3.475 ;
; NUMMODE    ; SEG_2[6]    ; 3.597 ; 3.597 ; 3.597 ; 3.597 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.611 ;       ;       ; 2.611 ;
; ADDR[0]    ; SEG_1[0]    ; 5.467 ; 5.467 ; 5.467 ; 5.467 ;
; ADDR[0]    ; SEG_1[1]    ; 5.640 ; 5.538 ; 5.538 ; 5.640 ;
; ADDR[0]    ; SEG_1[2]    ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; ADDR[0]    ; SEG_1[3]    ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; ADDR[0]    ; SEG_1[4]    ; 5.607 ; 5.607 ; 5.607 ; 5.607 ;
; ADDR[0]    ; SEG_1[5]    ; 5.584 ; 5.584 ; 5.584 ; 5.584 ;
; ADDR[0]    ; SEG_1[6]    ; 5.633 ; 5.731 ; 5.731 ; 5.633 ;
; ADDR[0]    ; SEG_2[0]    ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; ADDR[0]    ; SEG_2[1]    ; 5.206 ; 5.206 ; 5.206 ; 5.206 ;
; ADDR[0]    ; SEG_2[2]    ; 5.341 ; 5.341 ; 5.341 ; 5.341 ;
; ADDR[0]    ; SEG_2[3]    ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; ADDR[0]    ; SEG_2[4]    ; 5.528 ; 5.528 ; 5.528 ; 5.528 ;
; ADDR[0]    ; SEG_2[5]    ; 5.510 ; 5.510 ; 5.510 ; 5.510 ;
; ADDR[0]    ; SEG_2[6]    ; 5.565 ; 5.565 ; 5.565 ; 5.565 ;
; ADDR[0]    ; VALUE[0]    ; 4.587 ; 4.587 ; 4.587 ; 4.587 ;
; ADDR[0]    ; VALUE[1]    ; 4.905 ; 4.905 ; 4.905 ; 4.905 ;
; ADDR[0]    ; VALUE[2]    ; 4.527 ; 4.527 ; 4.527 ; 4.527 ;
; ADDR[0]    ; VALUE[3]    ; 4.661 ; 4.402 ; 4.402 ; 4.661 ;
; ADDR[0]    ; VALUE[4]    ; 4.909 ; 5.174 ; 5.174 ; 4.909 ;
; ADDR[0]    ; VALUE[5]    ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
; ADDR[1]    ; ADDR_L1     ; 2.790 ;       ;       ; 2.790 ;
; ADDR[1]    ; SEG_1[0]    ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; ADDR[1]    ; SEG_1[1]    ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; ADDR[1]    ; SEG_1[2]    ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; ADDR[1]    ; SEG_1[3]    ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; ADDR[1]    ; SEG_1[4]    ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; ADDR[1]    ; SEG_1[5]    ; 5.736 ; 5.736 ; 5.736 ; 5.736 ;
; ADDR[1]    ; SEG_1[6]    ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; ADDR[1]    ; SEG_2[0]    ; 5.438 ; 5.438 ; 5.438 ; 5.438 ;
; ADDR[1]    ; SEG_2[1]    ; 5.313 ; 5.313 ; 5.313 ; 5.313 ;
; ADDR[1]    ; SEG_2[2]    ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; ADDR[1]    ; SEG_2[3]    ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; ADDR[1]    ; SEG_2[4]    ; 5.607 ; 5.607 ; 5.607 ; 5.607 ;
; ADDR[1]    ; SEG_2[5]    ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; ADDR[1]    ; SEG_2[6]    ; 5.658 ; 5.658 ; 5.658 ; 5.658 ;
; ADDR[1]    ; VALUE[0]    ; 4.809 ; 4.809 ; 4.809 ; 4.809 ;
; ADDR[1]    ; VALUE[1]    ; 4.799 ; 4.799 ; 4.799 ; 4.799 ;
; ADDR[1]    ; VALUE[2]    ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; ADDR[1]    ; VALUE[3]    ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; ADDR[1]    ; VALUE[4]    ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; ADDR[1]    ; VALUE[5]    ; 4.882 ; 4.882 ; 4.882 ; 4.882 ;
; ADDR[2]    ; ADDR_L2     ; 2.839 ;       ;       ; 2.839 ;
; ADDR[2]    ; SEG_1[0]    ; 4.775 ; 4.775 ; 4.775 ; 4.775 ;
; ADDR[2]    ; SEG_1[1]    ; 4.981 ; 4.858 ; 4.858 ; 4.981 ;
; ADDR[2]    ; SEG_1[2]    ; 4.851 ; 4.851 ; 4.851 ; 4.851 ;
; ADDR[2]    ; SEG_1[3]    ; 4.756 ; 4.756 ; 4.756 ; 4.756 ;
; ADDR[2]    ; SEG_1[4]    ; 5.043 ; 4.920 ; 4.920 ; 5.043 ;
; ADDR[2]    ; SEG_1[5]    ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; ADDR[2]    ; SEG_1[6]    ; 4.949 ; 5.072 ; 5.072 ; 4.949 ;
; ADDR[2]    ; SEG_2[0]    ; 5.038 ; 5.038 ; 5.038 ; 5.038 ;
; ADDR[2]    ; SEG_2[1]    ; 4.777 ; 4.777 ; 4.777 ; 4.777 ;
; ADDR[2]    ; SEG_2[2]    ; 4.912 ; 4.912 ; 4.912 ; 4.912 ;
; ADDR[2]    ; SEG_2[3]    ; 4.900 ; 4.900 ; 4.900 ; 4.900 ;
; ADDR[2]    ; SEG_2[4]    ; 5.264 ; 5.264 ; 5.264 ; 5.264 ;
; ADDR[2]    ; SEG_2[5]    ; 5.081 ; 5.081 ; 5.081 ; 5.081 ;
; ADDR[2]    ; SEG_2[6]    ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; ADDR[2]    ; VALUE[0]    ; 4.372 ; 4.180 ; 4.180 ; 4.372 ;
; ADDR[2]    ; VALUE[1]    ; 4.627 ; 4.404 ; 4.404 ; 4.627 ;
; ADDR[2]    ; VALUE[2]    ; 4.276 ; 4.098 ; 4.098 ; 4.276 ;
; ADDR[2]    ; VALUE[3]    ; 4.376 ; 4.163 ; 4.163 ; 4.376 ;
; ADDR[2]    ; VALUE[4]    ; 4.805 ; 4.624 ; 4.624 ; 4.805 ;
; ADDR[2]    ; VALUE[5]    ; 4.133 ; 4.010 ; 4.010 ; 4.133 ;
; ADDR[3]    ; ADDR_L3     ; 2.545 ;       ;       ; 2.545 ;
; ADDR[3]    ; SEG_1[0]    ; 4.932 ; 4.932 ; 4.932 ; 4.932 ;
; ADDR[3]    ; SEG_1[1]    ; 5.025 ; 5.015 ; 5.015 ; 5.025 ;
; ADDR[3]    ; SEG_1[2]    ; 5.008 ; 5.008 ; 5.008 ; 5.008 ;
; ADDR[3]    ; SEG_1[3]    ; 4.913 ; 4.913 ; 4.913 ; 4.913 ;
; ADDR[3]    ; SEG_1[4]    ; 5.087 ; 5.077 ; 5.077 ; 5.087 ;
; ADDR[3]    ; SEG_1[5]    ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; ADDR[3]    ; SEG_1[6]    ; 5.106 ; 5.116 ; 5.116 ; 5.106 ;
; ADDR[3]    ; SEG_2[0]    ; 4.898 ; 4.898 ; 4.898 ; 4.898 ;
; ADDR[3]    ; SEG_2[1]    ; 4.637 ; 4.637 ; 4.637 ; 4.637 ;
; ADDR[3]    ; SEG_2[2]    ; 4.772 ; 4.772 ; 4.772 ; 4.772 ;
; ADDR[3]    ; SEG_2[3]    ; 4.760 ; 4.760 ; 4.760 ; 4.760 ;
; ADDR[3]    ; SEG_2[4]    ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; ADDR[3]    ; SEG_2[5]    ; 4.941 ; 4.941 ; 4.941 ; 4.941 ;
; ADDR[3]    ; SEG_2[6]    ; 4.996 ; 4.996 ; 4.996 ; 4.996 ;
; ADDR[3]    ; VALUE[0]    ; 4.277 ; 4.200 ; 4.200 ; 4.277 ;
; ADDR[3]    ; VALUE[1]    ; 4.318 ; 4.318 ; 4.318 ; 4.318 ;
; ADDR[3]    ; VALUE[2]    ; 3.958 ; 4.102 ; 4.102 ; 3.958 ;
; ADDR[3]    ; VALUE[3]    ; 4.117 ; 4.192 ; 4.192 ; 4.117 ;
; ADDR[3]    ; VALUE[4]    ; 4.776 ; 4.598 ; 4.598 ; 4.776 ;
; ADDR[3]    ; VALUE[5]    ; 4.177 ; 4.167 ; 4.167 ; 4.177 ;
; ADDR[4]    ; ADDR_L4     ; 2.660 ;       ;       ; 2.660 ;
; ADDR[4]    ; SEG_1[0]    ; 4.667 ; 4.667 ; 4.667 ; 4.667 ;
; ADDR[4]    ; SEG_1[1]    ; 4.772 ; 4.750 ; 4.750 ; 4.772 ;
; ADDR[4]    ; SEG_1[2]    ; 4.743 ; 4.743 ; 4.743 ; 4.743 ;
; ADDR[4]    ; SEG_1[3]    ; 4.648 ; 4.648 ; 4.648 ; 4.648 ;
; ADDR[4]    ; SEG_1[4]    ; 4.834 ; 4.812 ; 4.812 ; 4.834 ;
; ADDR[4]    ; SEG_1[5]    ; 4.783 ; 4.783 ; 4.783 ; 4.783 ;
; ADDR[4]    ; SEG_1[6]    ; 4.841 ; 4.863 ; 4.863 ; 4.841 ;
; ADDR[4]    ; SEG_2[0]    ; 4.693 ; 4.693 ; 4.693 ; 4.693 ;
; ADDR[4]    ; SEG_2[1]    ; 4.432 ; 4.432 ; 4.432 ; 4.432 ;
; ADDR[4]    ; SEG_2[2]    ; 4.567 ; 4.567 ; 4.567 ; 4.567 ;
; ADDR[4]    ; SEG_2[3]    ; 4.555 ; 4.555 ; 4.555 ; 4.555 ;
; ADDR[4]    ; SEG_2[4]    ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; ADDR[4]    ; SEG_2[5]    ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; ADDR[4]    ; SEG_2[6]    ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; ADDR[4]    ; VALUE[0]    ; 4.176 ; 4.034 ; 4.034 ; 4.176 ;
; ADDR[4]    ; VALUE[1]    ; 4.301 ; 4.301 ; 4.301 ; 4.301 ;
; ADDR[4]    ; VALUE[2]    ; 3.753 ; 3.872 ; 3.872 ; 3.753 ;
; ADDR[4]    ; VALUE[3]    ; 3.965 ; 4.017 ; 4.017 ; 3.965 ;
; ADDR[4]    ; VALUE[4]    ; 4.002 ; 3.908 ; 3.908 ; 4.002 ;
; ADDR[4]    ; VALUE[5]    ; 3.924 ; 3.902 ; 3.902 ; 3.924 ;
; ADDR[5]    ; ADDR_L5     ; 3.256 ;       ;       ; 3.256 ;
; ADDR[5]    ; SEG_1[0]    ; 4.913 ; 4.913 ; 4.913 ; 4.913 ;
; ADDR[5]    ; SEG_1[1]    ; 5.153 ; 4.999 ; 4.999 ; 5.153 ;
; ADDR[5]    ; SEG_1[2]    ; 4.993 ; 4.993 ; 4.993 ; 4.993 ;
; ADDR[5]    ; SEG_1[3]    ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; ADDR[5]    ; SEG_1[4]    ; 5.067 ; 5.067 ; 5.067 ; 5.067 ;
; ADDR[5]    ; SEG_1[5]    ; 5.031 ; 5.031 ; 5.031 ; 5.031 ;
; ADDR[5]    ; SEG_1[6]    ; 5.097 ; 5.244 ; 5.244 ; 5.097 ;
; ADDR[5]    ; SEG_2[0]    ; 4.838 ; 4.838 ; 4.838 ; 4.838 ;
; ADDR[5]    ; SEG_2[1]    ; 4.742 ; 4.742 ; 4.742 ; 4.742 ;
; ADDR[5]    ; SEG_2[2]    ; 5.055 ; 5.055 ; 5.055 ; 5.055 ;
; ADDR[5]    ; SEG_2[3]    ; 5.118 ; 5.118 ; 5.118 ; 5.118 ;
; ADDR[5]    ; SEG_2[4]    ; 5.007 ; 5.007 ; 5.007 ; 5.007 ;
; ADDR[5]    ; SEG_2[5]    ; 5.057 ; 5.057 ; 5.057 ; 5.057 ;
; ADDR[5]    ; SEG_2[6]    ; 5.058 ; 5.058 ; 5.058 ; 5.058 ;
; ADDR[5]    ; VALUE[0]    ; 4.391 ; 4.391 ; 4.391 ; 4.391 ;
; ADDR[5]    ; VALUE[1]    ; 4.456 ; 4.456 ; 4.456 ; 4.456 ;
; ADDR[5]    ; VALUE[2]    ; 4.440 ; 4.429 ; 4.429 ; 4.440 ;
; ADDR[5]    ; VALUE[3]    ; 4.311 ; 3.881 ; 3.881 ; 4.311 ;
; ADDR[5]    ; VALUE[4]    ; 4.682 ; 4.071 ; 4.071 ; 4.682 ;
; ADDR[5]    ; VALUE[5]    ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
; NUMMODE    ; NUMMODE_L   ; 3.023 ;       ;       ; 3.023 ;
; NUMMODE    ; SEG_1[0]    ; 3.442 ; 3.442 ; 3.442 ; 3.442 ;
; NUMMODE    ; SEG_1[1]    ; 3.537 ;       ;       ; 3.537 ;
; NUMMODE    ; SEG_1[2]    ; 3.517 ; 3.517 ; 3.517 ; 3.517 ;
; NUMMODE    ; SEG_1[3]    ; 3.422 ; 3.422 ; 3.422 ; 3.422 ;
; NUMMODE    ; SEG_1[4]    ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; NUMMODE    ; SEG_1[5]    ;       ; 3.558 ; 3.558 ;       ;
; NUMMODE    ; SEG_1[6]    ;       ; 3.610 ; 3.610 ;       ;
; NUMMODE    ; SEG_2[0]    ; 3.424 ; 3.484 ; 3.484 ; 3.424 ;
; NUMMODE    ; SEG_2[1]    ; 3.453 ; 3.453 ; 3.453 ; 3.453 ;
; NUMMODE    ; SEG_2[2]    ; 3.522 ; 3.522 ; 3.522 ; 3.522 ;
; NUMMODE    ; SEG_2[3]    ; 3.496 ; 3.496 ; 3.496 ; 3.496 ;
; NUMMODE    ; SEG_2[4]    ; 3.669 ; 3.669 ; 3.669 ; 3.669 ;
; NUMMODE    ; SEG_2[5]    ; 3.374 ; 3.475 ; 3.475 ; 3.374 ;
; NUMMODE    ; SEG_2[6]    ; 3.530 ; 3.530 ; 3.530 ; 3.530 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack     ; -6.673    ; 0.215 ; -6.059    ; 2.117   ; -2.064              ;
;  CLK                 ; -6.673    ; 0.215 ; -6.059    ; 2.117   ; -2.064              ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 97.531              ;
; Design-wide TNS      ; -2694.624 ; 0.0   ; -1890.408 ; 0.0     ; -985.393            ;
;  CLK                 ; -2694.624 ; 0.000 ; -1890.408 ; 0.000   ; -985.393            ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
+----------------------+-----------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 7.976 ; 7.976 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 6.560 ; 6.560 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 7.976 ; 7.976 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 5.564 ; 5.564 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 4.039 ; 4.039 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 4.461 ; 4.461 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 4.094 ; 4.094 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 8.672 ; 8.672 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 4.295 ; 4.295 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 4.295 ; 4.295 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 3.216 ; 3.216 ; Rise       ; CLK             ;
; RESET     ; CLK        ; 7.546 ; 7.546 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.813  ; 0.813  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.583  ; 0.583  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.349  ; 0.349  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.492  ; 0.492  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.373  ; 0.373  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.568  ; 0.568  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.813  ; 0.813  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -3.430 ; -3.430 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.552  ; 0.552  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 0.364  ; 0.364  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.552  ; 0.552  ; Rise       ; CLK             ;
; RESET     ; CLK        ; -2.981 ; -2.981 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 10.429 ; 10.429 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 10.505 ; 10.505 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 10.192 ; 10.192 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 9.209  ; 9.209  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 9.289  ; 9.289  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.814  ; 8.814  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.483  ; 8.483  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 10.192 ; 10.192 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 8.621  ; 8.621  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 18.328 ; 18.328 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 17.889 ; 17.889 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 18.163 ; 18.163 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 18.209 ; 18.209 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 17.871 ; 17.871 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 18.310 ; 18.310 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 18.248 ; 18.248 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 18.328 ; 18.328 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 22.548 ; 22.548 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 21.606 ; 21.606 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 22.207 ; 22.207 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 22.091 ; 22.091 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 22.548 ; 22.548 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 22.000 ; 22.000 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 22.126 ; 22.126 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 22.134 ; 22.134 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 14.525 ; 14.525 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 13.811 ; 13.811 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 13.540 ; 13.540 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 13.492 ; 13.492 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 13.164 ; 13.164 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 14.525 ; 14.525 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 13.441 ; 13.441 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 4.870 ; 4.870 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 4.925 ; 4.925 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 4.504 ; 4.504 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.668 ; 4.668 ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.674 ; 4.674 ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.549 ; 4.549 ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.510 ; 4.510 ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 5.317 ; 5.317 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.504 ; 4.504 ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 6.191 ; 6.191 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 6.210 ; 6.210 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 6.293 ; 6.293 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 6.286 ; 6.286 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 6.191 ; 6.191 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 6.355 ; 6.355 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 6.326 ; 6.326 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 6.384 ; 6.384 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 5.822 ; 5.822 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 6.083 ; 6.083 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 5.822 ; 5.822 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 5.957 ; 5.957 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 5.945 ; 5.945 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 6.309 ; 6.309 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 6.126 ; 6.126 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 6.181 ; 6.181 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 5.101 ; 5.101 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 5.101 ; 5.101 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 5.545 ; 5.545 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 5.143 ; 5.143 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 5.194 ; 5.194 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 5.902 ; 5.902 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 5.445 ; 5.445 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 5.387  ;        ;        ; 5.387  ;
; ADDR[0]    ; SEG_1[0]    ; 17.480 ; 17.480 ; 17.480 ; 17.480 ;
; ADDR[0]    ; SEG_1[1]    ; 17.754 ; 17.754 ; 17.754 ; 17.754 ;
; ADDR[0]    ; SEG_1[2]    ; 17.800 ; 17.800 ; 17.800 ; 17.800 ;
; ADDR[0]    ; SEG_1[3]    ; 17.462 ; 17.462 ; 17.462 ; 17.462 ;
; ADDR[0]    ; SEG_1[4]    ; 17.901 ; 17.901 ; 17.901 ; 17.901 ;
; ADDR[0]    ; SEG_1[5]    ; 17.839 ; 17.839 ; 17.839 ; 17.839 ;
; ADDR[0]    ; SEG_1[6]    ; 17.919 ; 17.919 ; 17.919 ; 17.919 ;
; ADDR[0]    ; SEG_2[0]    ; 21.197 ; 21.197 ; 21.197 ; 21.197 ;
; ADDR[0]    ; SEG_2[1]    ; 21.798 ; 21.798 ; 21.798 ; 21.798 ;
; ADDR[0]    ; SEG_2[2]    ; 21.682 ; 21.682 ; 21.682 ; 21.682 ;
; ADDR[0]    ; SEG_2[3]    ; 22.139 ; 22.139 ; 22.139 ; 22.139 ;
; ADDR[0]    ; SEG_2[4]    ; 21.591 ; 21.591 ; 21.591 ; 21.591 ;
; ADDR[0]    ; SEG_2[5]    ; 21.717 ; 21.717 ; 21.717 ; 21.717 ;
; ADDR[0]    ; SEG_2[6]    ; 21.725 ; 21.725 ; 21.725 ; 21.725 ;
; ADDR[0]    ; VALUE[0]    ; 12.811 ; 12.963 ; 12.963 ; 12.811 ;
; ADDR[0]    ; VALUE[1]    ; 12.726 ; 12.726 ; 12.726 ; 12.726 ;
; ADDR[0]    ; VALUE[2]    ; 13.291 ; 13.291 ; 13.291 ; 13.291 ;
; ADDR[0]    ; VALUE[3]    ; 13.117 ; 13.117 ; 13.117 ; 13.117 ;
; ADDR[0]    ; VALUE[4]    ; 14.030 ; 14.030 ; 14.030 ; 14.030 ;
; ADDR[0]    ; VALUE[5]    ; 12.963 ; 12.963 ; 12.963 ; 12.963 ;
; ADDR[1]    ; ADDR_L1     ; 5.703  ;        ;        ; 5.703  ;
; ADDR[1]    ; SEG_1[0]    ; 19.052 ; 19.052 ; 19.052 ; 19.052 ;
; ADDR[1]    ; SEG_1[1]    ; 19.326 ; 19.326 ; 19.326 ; 19.326 ;
; ADDR[1]    ; SEG_1[2]    ; 19.372 ; 19.372 ; 19.372 ; 19.372 ;
; ADDR[1]    ; SEG_1[3]    ; 19.034 ; 19.034 ; 19.034 ; 19.034 ;
; ADDR[1]    ; SEG_1[4]    ; 19.473 ; 19.473 ; 19.473 ; 19.473 ;
; ADDR[1]    ; SEG_1[5]    ; 19.411 ; 19.411 ; 19.411 ; 19.411 ;
; ADDR[1]    ; SEG_1[6]    ; 19.491 ; 19.491 ; 19.491 ; 19.491 ;
; ADDR[1]    ; SEG_2[0]    ; 22.769 ; 22.769 ; 22.769 ; 22.769 ;
; ADDR[1]    ; SEG_2[1]    ; 23.370 ; 23.370 ; 23.370 ; 23.370 ;
; ADDR[1]    ; SEG_2[2]    ; 23.254 ; 23.254 ; 23.254 ; 23.254 ;
; ADDR[1]    ; SEG_2[3]    ; 23.711 ; 23.711 ; 23.711 ; 23.711 ;
; ADDR[1]    ; SEG_2[4]    ; 23.163 ; 23.163 ; 23.163 ; 23.163 ;
; ADDR[1]    ; SEG_2[5]    ; 23.289 ; 23.289 ; 23.289 ; 23.289 ;
; ADDR[1]    ; SEG_2[6]    ; 23.297 ; 23.297 ; 23.297 ; 23.297 ;
; ADDR[1]    ; VALUE[0]    ; 15.064 ; 15.064 ; 15.064 ; 15.064 ;
; ADDR[1]    ; VALUE[1]    ; 14.015 ; 14.015 ; 14.015 ; 14.015 ;
; ADDR[1]    ; VALUE[2]    ; 14.342 ; 14.342 ; 14.342 ; 14.342 ;
; ADDR[1]    ; VALUE[3]    ; 12.957 ; 12.957 ; 12.957 ; 12.957 ;
; ADDR[1]    ; VALUE[4]    ; 15.145 ; 15.145 ; 15.145 ; 15.145 ;
; ADDR[1]    ; VALUE[5]    ; 13.789 ; 13.857 ; 13.857 ; 13.789 ;
; ADDR[2]    ; ADDR_L2     ; 5.885  ;        ;        ; 5.885  ;
; ADDR[2]    ; SEG_1[0]    ; 16.679 ; 16.679 ; 16.679 ; 16.679 ;
; ADDR[2]    ; SEG_1[1]    ; 16.953 ; 16.953 ; 16.953 ; 16.953 ;
; ADDR[2]    ; SEG_1[2]    ; 16.999 ; 16.999 ; 16.999 ; 16.999 ;
; ADDR[2]    ; SEG_1[3]    ; 16.661 ; 16.661 ; 16.661 ; 16.661 ;
; ADDR[2]    ; SEG_1[4]    ; 17.100 ; 17.100 ; 17.100 ; 17.100 ;
; ADDR[2]    ; SEG_1[5]    ; 17.038 ; 17.038 ; 17.038 ; 17.038 ;
; ADDR[2]    ; SEG_1[6]    ; 17.118 ; 17.118 ; 17.118 ; 17.118 ;
; ADDR[2]    ; SEG_2[0]    ; 20.396 ; 20.396 ; 20.396 ; 20.396 ;
; ADDR[2]    ; SEG_2[1]    ; 20.997 ; 20.997 ; 20.997 ; 20.997 ;
; ADDR[2]    ; SEG_2[2]    ; 20.881 ; 20.881 ; 20.881 ; 20.881 ;
; ADDR[2]    ; SEG_2[3]    ; 21.338 ; 21.338 ; 21.338 ; 21.338 ;
; ADDR[2]    ; SEG_2[4]    ; 20.790 ; 20.790 ; 20.790 ; 20.790 ;
; ADDR[2]    ; SEG_2[5]    ; 20.916 ; 20.916 ; 20.916 ; 20.916 ;
; ADDR[2]    ; SEG_2[6]    ; 20.924 ; 20.924 ; 20.924 ; 20.924 ;
; ADDR[2]    ; VALUE[0]    ; 12.652 ; 11.607 ; 11.607 ; 12.652 ;
; ADDR[2]    ; VALUE[1]    ; 12.330 ; 12.330 ; 12.330 ; 12.330 ;
; ADDR[2]    ; VALUE[2]    ; 12.034 ; 11.785 ; 11.785 ; 12.034 ;
; ADDR[2]    ; VALUE[3]    ; 11.694 ; 11.818 ; 11.818 ; 11.694 ;
; ADDR[2]    ; VALUE[4]    ; 13.372 ; 13.372 ; 13.372 ; 13.372 ;
; ADDR[2]    ; VALUE[5]    ; 11.573 ; 11.573 ; 11.573 ; 11.573 ;
; ADDR[3]    ; ADDR_L3     ; 5.207  ;        ;        ; 5.207  ;
; ADDR[3]    ; SEG_1[0]    ; 14.996 ; 14.996 ; 14.996 ; 14.996 ;
; ADDR[3]    ; SEG_1[1]    ; 15.206 ; 15.270 ; 15.270 ; 15.206 ;
; ADDR[3]    ; SEG_1[2]    ; 15.316 ; 15.316 ; 15.316 ; 15.316 ;
; ADDR[3]    ; SEG_1[3]    ; 14.978 ; 14.978 ; 14.978 ; 14.978 ;
; ADDR[3]    ; SEG_1[4]    ; 15.417 ; 15.417 ; 15.417 ; 15.417 ;
; ADDR[3]    ; SEG_1[5]    ; 15.355 ; 15.355 ; 15.355 ; 15.355 ;
; ADDR[3]    ; SEG_1[6]    ; 15.435 ; 15.371 ; 15.371 ; 15.435 ;
; ADDR[3]    ; SEG_2[0]    ; 18.713 ; 18.713 ; 18.713 ; 18.713 ;
; ADDR[3]    ; SEG_2[1]    ; 19.314 ; 19.314 ; 19.314 ; 19.314 ;
; ADDR[3]    ; SEG_2[2]    ; 19.198 ; 19.198 ; 19.198 ; 19.198 ;
; ADDR[3]    ; SEG_2[3]    ; 19.655 ; 19.655 ; 19.655 ; 19.655 ;
; ADDR[3]    ; SEG_2[4]    ; 19.107 ; 19.107 ; 19.107 ; 19.107 ;
; ADDR[3]    ; SEG_2[5]    ; 19.233 ; 19.233 ; 19.233 ; 19.233 ;
; ADDR[3]    ; SEG_2[6]    ; 19.241 ; 19.241 ; 19.241 ; 19.241 ;
; ADDR[3]    ; VALUE[0]    ; 10.299 ; 10.299 ; 10.299 ; 10.299 ;
; ADDR[3]    ; VALUE[1]    ; 10.486 ; 10.647 ; 10.647 ; 10.486 ;
; ADDR[3]    ; VALUE[2]    ; 10.477 ; 10.477 ; 10.477 ; 10.477 ;
; ADDR[3]    ; VALUE[3]    ; 10.092 ; 10.092 ; 10.092 ; 10.092 ;
; ADDR[3]    ; VALUE[4]    ; 12.064 ; 12.064 ; 12.064 ; 12.064 ;
; ADDR[3]    ; VALUE[5]    ; 10.527 ; 10.971 ; 10.971 ; 10.527 ;
; ADDR[4]    ; ADDR_L4     ; 5.523  ;        ;        ; 5.523  ;
; ADDR[4]    ; SEG_1[0]    ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; ADDR[4]    ; SEG_1[1]    ; 14.620 ; 16.151 ; 16.151 ; 14.620 ;
; ADDR[4]    ; SEG_1[2]    ; 16.197 ; 16.197 ; 16.197 ; 16.197 ;
; ADDR[4]    ; SEG_1[3]    ; 15.859 ; 15.859 ; 15.859 ; 15.859 ;
; ADDR[4]    ; SEG_1[4]    ; 16.298 ; 16.298 ; 16.298 ; 16.298 ;
; ADDR[4]    ; SEG_1[5]    ; 16.236 ; 16.236 ; 16.236 ; 16.236 ;
; ADDR[4]    ; SEG_1[6]    ; 16.316 ; 14.785 ; 14.785 ; 16.316 ;
; ADDR[4]    ; SEG_2[0]    ; 19.594 ; 19.594 ; 19.594 ; 19.594 ;
; ADDR[4]    ; SEG_2[1]    ; 20.195 ; 20.195 ; 20.195 ; 20.195 ;
; ADDR[4]    ; SEG_2[2]    ; 20.079 ; 20.079 ; 20.079 ; 20.079 ;
; ADDR[4]    ; SEG_2[3]    ; 20.536 ; 20.536 ; 20.536 ; 20.536 ;
; ADDR[4]    ; SEG_2[4]    ; 19.988 ; 19.988 ; 19.988 ; 19.988 ;
; ADDR[4]    ; SEG_2[5]    ; 20.114 ; 20.114 ; 20.114 ; 20.114 ;
; ADDR[4]    ; SEG_2[6]    ; 20.122 ; 20.122 ; 20.122 ; 20.122 ;
; ADDR[4]    ; VALUE[0]    ; 9.714  ; 11.549 ; 11.549 ; 9.714  ;
; ADDR[4]    ; VALUE[1]    ; 9.688  ; 11.528 ; 11.528 ; 9.688  ;
; ADDR[4]    ; VALUE[2]    ; 9.892  ; 10.949 ; 10.949 ; 9.892  ;
; ADDR[4]    ; VALUE[3]    ; 9.327  ; 9.654  ; 9.654  ; 9.327  ;
; ADDR[4]    ; VALUE[4]    ; 11.478 ; 11.478 ; 11.478 ; 11.478 ;
; ADDR[4]    ; VALUE[5]    ; 9.155  ; 10.594 ; 10.594 ; 9.155  ;
; ADDR[5]    ; ADDR_L5     ; 6.712  ;        ;        ; 6.712  ;
; ADDR[5]    ; SEG_1[0]    ; 15.311 ; 15.311 ; 15.311 ; 15.311 ;
; ADDR[5]    ; SEG_1[1]    ; 15.585 ; 15.585 ; 15.585 ; 15.585 ;
; ADDR[5]    ; SEG_1[2]    ; 15.631 ; 15.631 ; 15.631 ; 15.631 ;
; ADDR[5]    ; SEG_1[3]    ; 15.293 ; 15.293 ; 15.293 ; 15.293 ;
; ADDR[5]    ; SEG_1[4]    ; 15.732 ; 15.732 ; 15.732 ; 15.732 ;
; ADDR[5]    ; SEG_1[5]    ; 15.670 ; 15.670 ; 15.670 ; 15.670 ;
; ADDR[5]    ; SEG_1[6]    ; 15.750 ; 15.750 ; 15.750 ; 15.750 ;
; ADDR[5]    ; SEG_2[0]    ; 19.028 ; 19.028 ; 19.028 ; 19.028 ;
; ADDR[5]    ; SEG_2[1]    ; 19.629 ; 19.629 ; 19.629 ; 19.629 ;
; ADDR[5]    ; SEG_2[2]    ; 19.513 ; 19.513 ; 19.513 ; 19.513 ;
; ADDR[5]    ; SEG_2[3]    ; 19.970 ; 19.970 ; 19.970 ; 19.970 ;
; ADDR[5]    ; SEG_2[4]    ; 19.422 ; 19.422 ; 19.422 ; 19.422 ;
; ADDR[5]    ; SEG_2[5]    ; 19.548 ; 19.548 ; 19.548 ; 19.548 ;
; ADDR[5]    ; SEG_2[6]    ; 19.556 ; 19.556 ; 19.556 ; 19.556 ;
; ADDR[5]    ; VALUE[0]    ; 10.756 ; 10.756 ; 10.756 ; 10.756 ;
; ADDR[5]    ; VALUE[1]    ; 10.962 ; 10.962 ; 10.962 ; 10.962 ;
; ADDR[5]    ; VALUE[2]    ; 10.825 ; 10.825 ; 10.825 ; 10.825 ;
; ADDR[5]    ; VALUE[3]    ; 9.988  ; 9.988  ; 9.988  ; 9.988  ;
; ADDR[5]    ; VALUE[4]    ; 11.772 ; 11.772 ; 11.772 ; 11.772 ;
; ADDR[5]    ; VALUE[5]    ; 9.559  ; 9.593  ; 9.593  ; 9.559  ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
; NUMMODE    ; NUMMODE_L   ; 6.353  ;        ;        ; 6.353  ;
; NUMMODE    ; SEG_1[0]    ; 7.491  ; 7.491  ; 7.491  ; 7.491  ;
; NUMMODE    ; SEG_1[1]    ; 7.801  ;        ;        ; 7.801  ;
; NUMMODE    ; SEG_1[2]    ; 7.812  ; 7.812  ; 7.812  ; 7.812  ;
; NUMMODE    ; SEG_1[3]    ; 7.474  ; 7.474  ; 7.474  ; 7.474  ;
; NUMMODE    ; SEG_1[4]    ; 7.914  ; 7.914  ; 7.914  ; 7.914  ;
; NUMMODE    ; SEG_1[5]    ;        ; 7.850  ; 7.850  ;        ;
; NUMMODE    ; SEG_1[6]    ;        ; 7.939  ; 7.939  ;        ;
; NUMMODE    ; SEG_2[0]    ; 7.847  ; 7.847  ; 7.847  ; 7.847  ;
; NUMMODE    ; SEG_2[1]    ; 7.713  ; 7.713  ; 7.713  ; 7.713  ;
; NUMMODE    ; SEG_2[2]    ; 7.879  ; 7.879  ; 7.879  ; 7.879  ;
; NUMMODE    ; SEG_2[3]    ; 8.042  ; 8.042  ; 8.042  ; 8.042  ;
; NUMMODE    ; SEG_2[4]    ; 8.313  ; 8.313  ; 8.313  ; 8.313  ;
; NUMMODE    ; SEG_2[5]    ; 7.719  ; 7.719  ; 7.719  ; 7.719  ;
; NUMMODE    ; SEG_2[6]    ; 8.079  ; 8.079  ; 8.079  ; 8.079  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.611 ;       ;       ; 2.611 ;
; ADDR[0]    ; SEG_1[0]    ; 5.467 ; 5.467 ; 5.467 ; 5.467 ;
; ADDR[0]    ; SEG_1[1]    ; 5.640 ; 5.538 ; 5.538 ; 5.640 ;
; ADDR[0]    ; SEG_1[2]    ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; ADDR[0]    ; SEG_1[3]    ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; ADDR[0]    ; SEG_1[4]    ; 5.607 ; 5.607 ; 5.607 ; 5.607 ;
; ADDR[0]    ; SEG_1[5]    ; 5.584 ; 5.584 ; 5.584 ; 5.584 ;
; ADDR[0]    ; SEG_1[6]    ; 5.633 ; 5.731 ; 5.731 ; 5.633 ;
; ADDR[0]    ; SEG_2[0]    ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; ADDR[0]    ; SEG_2[1]    ; 5.206 ; 5.206 ; 5.206 ; 5.206 ;
; ADDR[0]    ; SEG_2[2]    ; 5.341 ; 5.341 ; 5.341 ; 5.341 ;
; ADDR[0]    ; SEG_2[3]    ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; ADDR[0]    ; SEG_2[4]    ; 5.528 ; 5.528 ; 5.528 ; 5.528 ;
; ADDR[0]    ; SEG_2[5]    ; 5.510 ; 5.510 ; 5.510 ; 5.510 ;
; ADDR[0]    ; SEG_2[6]    ; 5.565 ; 5.565 ; 5.565 ; 5.565 ;
; ADDR[0]    ; VALUE[0]    ; 4.587 ; 4.587 ; 4.587 ; 4.587 ;
; ADDR[0]    ; VALUE[1]    ; 4.905 ; 4.905 ; 4.905 ; 4.905 ;
; ADDR[0]    ; VALUE[2]    ; 4.527 ; 4.527 ; 4.527 ; 4.527 ;
; ADDR[0]    ; VALUE[3]    ; 4.661 ; 4.402 ; 4.402 ; 4.661 ;
; ADDR[0]    ; VALUE[4]    ; 4.909 ; 5.174 ; 5.174 ; 4.909 ;
; ADDR[0]    ; VALUE[5]    ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
; ADDR[1]    ; ADDR_L1     ; 2.790 ;       ;       ; 2.790 ;
; ADDR[1]    ; SEG_1[0]    ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; ADDR[1]    ; SEG_1[1]    ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; ADDR[1]    ; SEG_1[2]    ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; ADDR[1]    ; SEG_1[3]    ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; ADDR[1]    ; SEG_1[4]    ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; ADDR[1]    ; SEG_1[5]    ; 5.736 ; 5.736 ; 5.736 ; 5.736 ;
; ADDR[1]    ; SEG_1[6]    ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; ADDR[1]    ; SEG_2[0]    ; 5.438 ; 5.438 ; 5.438 ; 5.438 ;
; ADDR[1]    ; SEG_2[1]    ; 5.313 ; 5.313 ; 5.313 ; 5.313 ;
; ADDR[1]    ; SEG_2[2]    ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; ADDR[1]    ; SEG_2[3]    ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; ADDR[1]    ; SEG_2[4]    ; 5.607 ; 5.607 ; 5.607 ; 5.607 ;
; ADDR[1]    ; SEG_2[5]    ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; ADDR[1]    ; SEG_2[6]    ; 5.658 ; 5.658 ; 5.658 ; 5.658 ;
; ADDR[1]    ; VALUE[0]    ; 4.809 ; 4.809 ; 4.809 ; 4.809 ;
; ADDR[1]    ; VALUE[1]    ; 4.799 ; 4.799 ; 4.799 ; 4.799 ;
; ADDR[1]    ; VALUE[2]    ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; ADDR[1]    ; VALUE[3]    ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; ADDR[1]    ; VALUE[4]    ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; ADDR[1]    ; VALUE[5]    ; 4.882 ; 4.882 ; 4.882 ; 4.882 ;
; ADDR[2]    ; ADDR_L2     ; 2.839 ;       ;       ; 2.839 ;
; ADDR[2]    ; SEG_1[0]    ; 4.775 ; 4.775 ; 4.775 ; 4.775 ;
; ADDR[2]    ; SEG_1[1]    ; 4.981 ; 4.858 ; 4.858 ; 4.981 ;
; ADDR[2]    ; SEG_1[2]    ; 4.851 ; 4.851 ; 4.851 ; 4.851 ;
; ADDR[2]    ; SEG_1[3]    ; 4.756 ; 4.756 ; 4.756 ; 4.756 ;
; ADDR[2]    ; SEG_1[4]    ; 5.043 ; 4.920 ; 4.920 ; 5.043 ;
; ADDR[2]    ; SEG_1[5]    ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; ADDR[2]    ; SEG_1[6]    ; 4.949 ; 5.072 ; 5.072 ; 4.949 ;
; ADDR[2]    ; SEG_2[0]    ; 5.038 ; 5.038 ; 5.038 ; 5.038 ;
; ADDR[2]    ; SEG_2[1]    ; 4.777 ; 4.777 ; 4.777 ; 4.777 ;
; ADDR[2]    ; SEG_2[2]    ; 4.912 ; 4.912 ; 4.912 ; 4.912 ;
; ADDR[2]    ; SEG_2[3]    ; 4.900 ; 4.900 ; 4.900 ; 4.900 ;
; ADDR[2]    ; SEG_2[4]    ; 5.264 ; 5.264 ; 5.264 ; 5.264 ;
; ADDR[2]    ; SEG_2[5]    ; 5.081 ; 5.081 ; 5.081 ; 5.081 ;
; ADDR[2]    ; SEG_2[6]    ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; ADDR[2]    ; VALUE[0]    ; 4.372 ; 4.180 ; 4.180 ; 4.372 ;
; ADDR[2]    ; VALUE[1]    ; 4.627 ; 4.404 ; 4.404 ; 4.627 ;
; ADDR[2]    ; VALUE[2]    ; 4.276 ; 4.098 ; 4.098 ; 4.276 ;
; ADDR[2]    ; VALUE[3]    ; 4.376 ; 4.163 ; 4.163 ; 4.376 ;
; ADDR[2]    ; VALUE[4]    ; 4.805 ; 4.624 ; 4.624 ; 4.805 ;
; ADDR[2]    ; VALUE[5]    ; 4.133 ; 4.010 ; 4.010 ; 4.133 ;
; ADDR[3]    ; ADDR_L3     ; 2.545 ;       ;       ; 2.545 ;
; ADDR[3]    ; SEG_1[0]    ; 4.932 ; 4.932 ; 4.932 ; 4.932 ;
; ADDR[3]    ; SEG_1[1]    ; 5.025 ; 5.015 ; 5.015 ; 5.025 ;
; ADDR[3]    ; SEG_1[2]    ; 5.008 ; 5.008 ; 5.008 ; 5.008 ;
; ADDR[3]    ; SEG_1[3]    ; 4.913 ; 4.913 ; 4.913 ; 4.913 ;
; ADDR[3]    ; SEG_1[4]    ; 5.087 ; 5.077 ; 5.077 ; 5.087 ;
; ADDR[3]    ; SEG_1[5]    ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; ADDR[3]    ; SEG_1[6]    ; 5.106 ; 5.116 ; 5.116 ; 5.106 ;
; ADDR[3]    ; SEG_2[0]    ; 4.898 ; 4.898 ; 4.898 ; 4.898 ;
; ADDR[3]    ; SEG_2[1]    ; 4.637 ; 4.637 ; 4.637 ; 4.637 ;
; ADDR[3]    ; SEG_2[2]    ; 4.772 ; 4.772 ; 4.772 ; 4.772 ;
; ADDR[3]    ; SEG_2[3]    ; 4.760 ; 4.760 ; 4.760 ; 4.760 ;
; ADDR[3]    ; SEG_2[4]    ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; ADDR[3]    ; SEG_2[5]    ; 4.941 ; 4.941 ; 4.941 ; 4.941 ;
; ADDR[3]    ; SEG_2[6]    ; 4.996 ; 4.996 ; 4.996 ; 4.996 ;
; ADDR[3]    ; VALUE[0]    ; 4.277 ; 4.200 ; 4.200 ; 4.277 ;
; ADDR[3]    ; VALUE[1]    ; 4.318 ; 4.318 ; 4.318 ; 4.318 ;
; ADDR[3]    ; VALUE[2]    ; 3.958 ; 4.102 ; 4.102 ; 3.958 ;
; ADDR[3]    ; VALUE[3]    ; 4.117 ; 4.192 ; 4.192 ; 4.117 ;
; ADDR[3]    ; VALUE[4]    ; 4.776 ; 4.598 ; 4.598 ; 4.776 ;
; ADDR[3]    ; VALUE[5]    ; 4.177 ; 4.167 ; 4.167 ; 4.177 ;
; ADDR[4]    ; ADDR_L4     ; 2.660 ;       ;       ; 2.660 ;
; ADDR[4]    ; SEG_1[0]    ; 4.667 ; 4.667 ; 4.667 ; 4.667 ;
; ADDR[4]    ; SEG_1[1]    ; 4.772 ; 4.750 ; 4.750 ; 4.772 ;
; ADDR[4]    ; SEG_1[2]    ; 4.743 ; 4.743 ; 4.743 ; 4.743 ;
; ADDR[4]    ; SEG_1[3]    ; 4.648 ; 4.648 ; 4.648 ; 4.648 ;
; ADDR[4]    ; SEG_1[4]    ; 4.834 ; 4.812 ; 4.812 ; 4.834 ;
; ADDR[4]    ; SEG_1[5]    ; 4.783 ; 4.783 ; 4.783 ; 4.783 ;
; ADDR[4]    ; SEG_1[6]    ; 4.841 ; 4.863 ; 4.863 ; 4.841 ;
; ADDR[4]    ; SEG_2[0]    ; 4.693 ; 4.693 ; 4.693 ; 4.693 ;
; ADDR[4]    ; SEG_2[1]    ; 4.432 ; 4.432 ; 4.432 ; 4.432 ;
; ADDR[4]    ; SEG_2[2]    ; 4.567 ; 4.567 ; 4.567 ; 4.567 ;
; ADDR[4]    ; SEG_2[3]    ; 4.555 ; 4.555 ; 4.555 ; 4.555 ;
; ADDR[4]    ; SEG_2[4]    ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; ADDR[4]    ; SEG_2[5]    ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; ADDR[4]    ; SEG_2[6]    ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; ADDR[4]    ; VALUE[0]    ; 4.176 ; 4.034 ; 4.034 ; 4.176 ;
; ADDR[4]    ; VALUE[1]    ; 4.301 ; 4.301 ; 4.301 ; 4.301 ;
; ADDR[4]    ; VALUE[2]    ; 3.753 ; 3.872 ; 3.872 ; 3.753 ;
; ADDR[4]    ; VALUE[3]    ; 3.965 ; 4.017 ; 4.017 ; 3.965 ;
; ADDR[4]    ; VALUE[4]    ; 4.002 ; 3.908 ; 3.908 ; 4.002 ;
; ADDR[4]    ; VALUE[5]    ; 3.924 ; 3.902 ; 3.902 ; 3.924 ;
; ADDR[5]    ; ADDR_L5     ; 3.256 ;       ;       ; 3.256 ;
; ADDR[5]    ; SEG_1[0]    ; 4.913 ; 4.913 ; 4.913 ; 4.913 ;
; ADDR[5]    ; SEG_1[1]    ; 5.153 ; 4.999 ; 4.999 ; 5.153 ;
; ADDR[5]    ; SEG_1[2]    ; 4.993 ; 4.993 ; 4.993 ; 4.993 ;
; ADDR[5]    ; SEG_1[3]    ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; ADDR[5]    ; SEG_1[4]    ; 5.067 ; 5.067 ; 5.067 ; 5.067 ;
; ADDR[5]    ; SEG_1[5]    ; 5.031 ; 5.031 ; 5.031 ; 5.031 ;
; ADDR[5]    ; SEG_1[6]    ; 5.097 ; 5.244 ; 5.244 ; 5.097 ;
; ADDR[5]    ; SEG_2[0]    ; 4.838 ; 4.838 ; 4.838 ; 4.838 ;
; ADDR[5]    ; SEG_2[1]    ; 4.742 ; 4.742 ; 4.742 ; 4.742 ;
; ADDR[5]    ; SEG_2[2]    ; 5.055 ; 5.055 ; 5.055 ; 5.055 ;
; ADDR[5]    ; SEG_2[3]    ; 5.118 ; 5.118 ; 5.118 ; 5.118 ;
; ADDR[5]    ; SEG_2[4]    ; 5.007 ; 5.007 ; 5.007 ; 5.007 ;
; ADDR[5]    ; SEG_2[5]    ; 5.057 ; 5.057 ; 5.057 ; 5.057 ;
; ADDR[5]    ; SEG_2[6]    ; 5.058 ; 5.058 ; 5.058 ; 5.058 ;
; ADDR[5]    ; VALUE[0]    ; 4.391 ; 4.391 ; 4.391 ; 4.391 ;
; ADDR[5]    ; VALUE[1]    ; 4.456 ; 4.456 ; 4.456 ; 4.456 ;
; ADDR[5]    ; VALUE[2]    ; 4.440 ; 4.429 ; 4.429 ; 4.440 ;
; ADDR[5]    ; VALUE[3]    ; 4.311 ; 3.881 ; 3.881 ; 4.311 ;
; ADDR[5]    ; VALUE[4]    ; 4.682 ; 4.071 ; 4.071 ; 4.682 ;
; ADDR[5]    ; VALUE[5]    ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
; NUMMODE    ; NUMMODE_L   ; 3.023 ;       ;       ; 3.023 ;
; NUMMODE    ; SEG_1[0]    ; 3.442 ; 3.442 ; 3.442 ; 3.442 ;
; NUMMODE    ; SEG_1[1]    ; 3.537 ;       ;       ; 3.537 ;
; NUMMODE    ; SEG_1[2]    ; 3.517 ; 3.517 ; 3.517 ; 3.517 ;
; NUMMODE    ; SEG_1[3]    ; 3.422 ; 3.422 ; 3.422 ; 3.422 ;
; NUMMODE    ; SEG_1[4]    ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; NUMMODE    ; SEG_1[5]    ;       ; 3.558 ; 3.558 ;       ;
; NUMMODE    ; SEG_1[6]    ;       ; 3.610 ; 3.610 ;       ;
; NUMMODE    ; SEG_2[0]    ; 3.424 ; 3.484 ; 3.484 ; 3.424 ;
; NUMMODE    ; SEG_2[1]    ; 3.453 ; 3.453 ; 3.453 ; 3.453 ;
; NUMMODE    ; SEG_2[2]    ; 3.522 ; 3.522 ; 3.522 ; 3.522 ;
; NUMMODE    ; SEG_2[3]    ; 3.496 ; 3.496 ; 3.496 ; 3.496 ;
; NUMMODE    ; SEG_2[4]    ; 3.669 ; 3.669 ; 3.669 ; 3.669 ;
; NUMMODE    ; SEG_2[5]    ; 3.374 ; 3.475 ; 3.475 ; 3.374 ;
; NUMMODE    ; SEG_2[6]    ; 3.530 ; 3.530 ; 3.530 ; 3.530 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 44119    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 44119    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 8112     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 8112     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 887   ; 887  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 4841  ; 4841 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Nov 26 16:39:18 2017
Info: Command: quartus_sta g08_lab3 -c g08_lab3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g08_lab3.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.673
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.673     -2694.624 CLK 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLK 
Info (332146): Worst-case recovery slack is -6.059
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.059     -1890.408 CLK 
Info (332146): Worst-case removal slack is 4.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.071         0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -985.393 CLK 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.655
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.655      -932.219 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332146): Worst-case recovery slack is -2.211
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.211      -689.832 CLK 
Info (332146): Worst-case removal slack is 2.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.117         0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -825.572 CLK 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 547 megabytes
    Info: Processing ended: Sun Nov 26 16:39:21 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


