// Seed: 310803384
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_4;
  assign id_2 = id_1 < 1'b0;
  tri1 id_5, id_6;
  initial id_4 <= id_3 >= 1;
  assign id_5 = id_1;
  assign id_6 = id_3;
  assign id_4 = 1;
  always @(posedge id_3) begin : LABEL_0
    for (id_2 = 1; id_3 == 1'b0; id_6 = 1'h0)
    #1 begin : LABEL_0
      #1 $display(1);
    end
  end
  timeprecision 1ps;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_11;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7
  );
  assign id_11[1'b0 : 1'b0] = id_1;
  supply0 id_12 = 1 == 1;
  wire id_13;
  wire id_14;
endmodule
