
*** Running vivado
    with args -log FIR_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source FIR_top.tcl -notrace
Command: synth_design -top FIR_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.387 ; gain = 235.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIR_top' [C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sources_1/new/FIR_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (1#1) [C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FIR_top' (2#1) [C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sources_1/new/FIR_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1102.969 ; gain = 306.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.969 ; gain = 306.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.969 ; gain = 306.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1102.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1199.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1199.105 ; gain = 403.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1199.105 ; gain = 403.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1199.105 ; gain = 403.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1199.105 ; gain = 403.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 10    
	                8 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIR_top 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 9     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'delay_pipeline9_reg[0]' (FDC) to 'multi8/multi_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'delay_pipeline3_reg[0]' (FDC) to 'multi2/multi_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'multi1/multi_data_reg[11]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi8/multi_data_reg[11]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi9/multi_data_reg[11]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi1/multi_data_reg[12]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi8/multi_data_reg[12]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi9/multi_data_reg[12]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi1/multi_data_reg[13]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi8/multi_data_reg[13]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi9/multi_data_reg[13]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi1/multi_data_reg[14]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi8/multi_data_reg[14]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi9/multi_data_reg[14]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi1/multi_data_reg[15]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi8/multi_data_reg[15]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi9/multi_data_reg[15]' (FDC) to 'multi1/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi1/multi_data_reg[16]' (FDC) to 'multi2/multi_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi9/multi_data_reg[16]' (FDC) to 'multi2/multi_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi8/multi_data_reg[16]' (FDC) to 'multi2/multi_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi7/multi_data_reg[14]' (FDC) to 'multi2/multi_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi7/multi_data_reg[15]' (FDC) to 'multi2/multi_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi7/multi_data_reg[16]' (FDC) to 'multi2/multi_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi6/multi_data_reg[16]' (FDC) to 'multi2/multi_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi5/multi_data_reg[16]' (FDC) to 'multi2/multi_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi2/multi_data_reg[11]' (FDC) to 'multi2/multi_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'multi2/multi_data_reg[12]' (FDC) to 'multi2/multi_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'multi2/multi_data_reg[13]' (FDC) to 'multi2/multi_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'multi2/multi_data_reg[14]' (FDC) to 'multi2/multi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi3/multi_data_reg[14]' (FDC) to 'multi2/multi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi2/multi_data_reg[15]' (FDC) to 'multi2/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi3/multi_data_reg[15]' (FDC) to 'multi2/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi4/multi_data_reg[16]' (FDC) to 'multi2/multi_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'multi3/multi_data_reg[16]' (FDC) to 'multi2/multi_data_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multi2/multi_data_reg[16] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1199.105 ; gain = 403.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1199.105 ; gain = 403.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1199.105 ; gain = 403.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'delay_pipeline6_reg[0]' (FDC) to 'multi5/multi_data_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1199.105 ; gain = 403.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1201.789 ; gain = 405.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1201.789 ; gain = 405.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1201.789 ; gain = 405.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1201.789 ; gain = 405.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1201.789 ; gain = 405.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1201.789 ; gain = 405.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    64|
|3     |LUT1   |    33|
|4     |LUT2   |    86|
|5     |LUT3   |    80|
|6     |LUT4   |    61|
|7     |LUT5   |     8|
|8     |LUT6   |     8|
|9     |FDCE   |   206|
|10    |IBUF   |    10|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   574|
|2     |  multi1 |multiplier   |    24|
|3     |  multi2 |multiplier_0 |    47|
|4     |  multi3 |multiplier_1 |    45|
|5     |  multi4 |multiplier_2 |    48|
|6     |  multi5 |multiplier_3 |    98|
|7     |  multi6 |multiplier_4 |    43|
|8     |  multi7 |multiplier_5 |    47|
|9     |  multi8 |multiplier_6 |    48|
|10    |  multi9 |multiplier_7 |    23|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1201.789 ; gain = 405.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1201.789 ; gain = 309.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1201.789 ; gain = 405.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1213.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1216.891 ; gain = 731.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.runs/synth_1/FIR_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_top_utilization_synth.rpt -pb FIR_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 16:03:44 2021...
