##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPI_Master_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. \Sound_Counter:CounterHW\/tc:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
		5.7::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
		5.8::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CPUCLK                        | N/A                    | Target: 10.00 MHz   | 
Clock: CPUCLK(routed)                | N/A                    | Target: 10.00 MHz   | 
Clock: Clock_1                       | Frequency: 121.82 MHz  | Target: 60.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 38.23 MHz   | Target: 60.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                    | Target: 60.00 MHz   | 
Clock: CyILO                         | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                    | Target: 60.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                    | Target: 60.00 MHz   | 
Clock: CyXTAL_32kHz                  | N/A                    | Target: 0.03 MHz    | 
Clock: DAC_Clock                     | N/A                    | Target: 30.00 MHz   | 
Clock: DAC_Clock(fixed-function)     | N/A                    | Target: 30.00 MHz   | 
Clock: IORQ_n(0)_PAD                 | N/A                    | Target: 100.00 MHz  | 
Clock: SPI_Master_IntClock           | Frequency: 46.18 MHz   | Target: 0.80 MHz    | 
Clock: \Sound_Counter:CounterHW\/tc  | N/A                    | Target: 15.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1              Clock_1                       16666.7          8765        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_1                       16666.7          8458        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            CyBUS_CLK                     16666.7          -9488       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            IORQ_n(0)_PAD                 N/A              N/A         1666.67          -26250      N/A              N/A         N/A              N/A         
CyBUS_CLK            \Sound_Counter:CounterHW\/tc  16666.7          16525       N/A              N/A         N/A              N/A         N/A              N/A         
IORQ_n(0)_PAD        Clock_1                       3333.33          -15257      N/A              N/A         N/A              N/A         1666.67          -16924      
SPI_Master_IntClock  SPI_Master_IntClock           1.25e+006        1228344     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase       
---------------  ------------  ---------------------  
CPUA0(0)_PAD:in  4680          IORQ_n(0)_PAD:F        
CPUA1(0)_PAD:in  2715          IORQ_n(0)_PAD:F        
CPUA2(0)_PAD:in  913           IORQ_n(0)_PAD:F        
CPUA3(0)_PAD:in  -3120         IORQ_n(0)_PAD:F        
CPUA4(0)_PAD:in  -4300         IORQ_n(0)_PAD:F        
CPUA5(0)_PAD:in  900           IORQ_n(0)_PAD:F        
CPUA6(0)_PAD:in  -1063         IORQ_n(0)_PAD:F        
CPUA7(0)_PAD:in  2815          IORQ_n(0)_PAD:F        
CPURD_n(0)_PAD   18566         Clock_1:R              
CPUWR_n(0)_PAD   16946         Clock_1:R              
IORQ_n(0)_PAD    18590         Clock_1:R              
M1_n(0)_PAD      16139         Clock_1:R              
MISO(0)_PAD      16385         SPI_Master_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
CPUA0(0)_PAD:out  23237         CyBUS_CLK:R                  
CPUA1(0)_PAD:out  23160         CyBUS_CLK:R                  
CPUA10(0)_PAD     24905         CyBUS_CLK:R                  
CPUA2(0)_PAD:out  23260         CyBUS_CLK:R                  
CPUA3(0)_PAD:out  23303         CyBUS_CLK:R                  
CPUA4(0)_PAD:out  24363         CyBUS_CLK:R                  
CPUA5(0)_PAD:out  23496         CyBUS_CLK:R                  
CPUA6(0)_PAD:out  24105         CyBUS_CLK:R                  
CPUA7(0)_PAD:out  23446         CyBUS_CLK:R                  
CPUA8(0)_PAD      23172         CyBUS_CLK:R                  
CPUA9(0)_PAD      24013         CyBUS_CLK:R                  
CPUD0(0)_PAD:out  23927         CyBUS_CLK:R                  
CPUD1(0)_PAD:out  22909         CyBUS_CLK:R                  
CPUD2(0)_PAD:out  23753         CyBUS_CLK:R                  
CPUD3(0)_PAD:out  24475         CyBUS_CLK:R                  
CPUD4(0)_PAD:out  23775         CyBUS_CLK:R                  
CPUD5(0)_PAD:out  23297         CyBUS_CLK:R                  
CPUD6(0)_PAD:out  23523         CyBUS_CLK:R                  
CPUD7(0)_PAD:out  22814         CyBUS_CLK:R                  
CPURSTn(0)_PAD    31279         CyBUS_CLK:R                  
CPU_CLK(0)_PAD    20448         CPUCLK(routed):R             
CPU_CLK(0)_PAD    20448         CPUCLK(routed):F             
MEMRD_n(0)_PAD    33684         CyBUS_CLK:R                  
MEMWR_n(0)_PAD    34357         CyBUS_CLK:R                  
MOSI(0)_PAD       23886         SPI_Master_IntClock:R        
SCL(0)_PAD:out    21217         CyBUS_CLK(fixed-function):R  
SCLK(0)_PAD       24199         SPI_Master_IntClock:R        
SDA(0)_PAD:out    20640         CyBUS_CLK(fixed-function):R  
SPI_SS(0)_PAD     25622         CyBUS_CLK:R                  
SRAMA11(0)_PAD    64690         CyBUS_CLK:R                  
SRAMA12(0)_PAD    69163         CyBUS_CLK:R                  
SRAMA13(0)_PAD    65731         CyBUS_CLK:R                  
SRAMA14(0)_PAD    68795         CyBUS_CLK:R                  
SRAMA15(0)_PAD    65388         CyBUS_CLK:R                  
SRAMA16(0)_PAD    68869         CyBUS_CLK:R                  
SRAMA17(0)_PAD    65536         CyBUS_CLK:R                  
SRAMA18(0)_PAD    64876         CyBUS_CLK:R                  
SRAMCS_n(0)_PAD   44332         CyBUS_CLK:R                  
WAIT_n_1(0)_PAD   31136         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
CPURD_n(0)_PAD      MEMRD_n(0)_PAD           43000  
MREQ_n(0)_PAD       MEMRD_n(0)_PAD           40642  
MREQ_n(0)_PAD       MEMWR_n(0)_PAD           41926  
CPUWR_n(0)_PAD      MEMWR_n(0)_PAD           39119  
CPUA12(0)_PAD       SRAMA11(0)_PAD           65846  
CPUA11(0)_PAD       SRAMA11(0)_PAD           64516  
CPUA15(0)_PAD       SRAMA11(0)_PAD           59993  
CPUA13(0)_PAD       SRAMA11(0)_PAD           59813  
CPUA14(0)_PAD       SRAMA11(0)_PAD           59655  
CPUA12(0)_PAD       SRAMA12(0)_PAD           70319  
CPUA11(0)_PAD       SRAMA12(0)_PAD           68989  
CPUA15(0)_PAD       SRAMA12(0)_PAD           64466  
CPUA13(0)_PAD       SRAMA12(0)_PAD           64286  
CPUA14(0)_PAD       SRAMA12(0)_PAD           64128  
CPUA12(0)_PAD       SRAMA13(0)_PAD           66887  
CPUA11(0)_PAD       SRAMA13(0)_PAD           65557  
CPUA15(0)_PAD       SRAMA13(0)_PAD           61034  
CPUA13(0)_PAD       SRAMA13(0)_PAD           60854  
CPUA14(0)_PAD       SRAMA13(0)_PAD           60696  
CPUA12(0)_PAD       SRAMA14(0)_PAD           69951  
CPUA11(0)_PAD       SRAMA14(0)_PAD           68621  
CPUA15(0)_PAD       SRAMA14(0)_PAD           64098  
CPUA13(0)_PAD       SRAMA14(0)_PAD           63918  
CPUA14(0)_PAD       SRAMA14(0)_PAD           63760  
CPUA12(0)_PAD       SRAMA15(0)_PAD           66544  
CPUA11(0)_PAD       SRAMA15(0)_PAD           65214  
CPUA15(0)_PAD       SRAMA15(0)_PAD           60691  
CPUA13(0)_PAD       SRAMA15(0)_PAD           60511  
CPUA14(0)_PAD       SRAMA15(0)_PAD           60352  
CPUA12(0)_PAD       SRAMA16(0)_PAD           70025  
CPUA11(0)_PAD       SRAMA16(0)_PAD           68695  
CPUA15(0)_PAD       SRAMA16(0)_PAD           64172  
CPUA13(0)_PAD       SRAMA16(0)_PAD           63992  
CPUA14(0)_PAD       SRAMA16(0)_PAD           63834  
CPUA12(0)_PAD       SRAMA17(0)_PAD           66691  
CPUA11(0)_PAD       SRAMA17(0)_PAD           65362  
CPUA15(0)_PAD       SRAMA17(0)_PAD           60839  
CPUA13(0)_PAD       SRAMA17(0)_PAD           60659  
CPUA14(0)_PAD       SRAMA17(0)_PAD           60500  
CPUA12(0)_PAD       SRAMA18(0)_PAD           66032  
CPUA11(0)_PAD       SRAMA18(0)_PAD           64702  
CPUA15(0)_PAD       SRAMA18(0)_PAD           60179  
CPUA13(0)_PAD       SRAMA18(0)_PAD           59999  
CPUA14(0)_PAD       SRAMA18(0)_PAD           59841  
MREQ_n(0)_PAD       SRAMCS_n(0)_PAD          42561  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 121.82 MHz | Target: 60.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 8458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   8458  RISE       1
IOBUSY/main_4                         macrocell40    2649   4699   8458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.23 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -9488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21925
-------------------------------------   ----- 
End-of-path arrival time (ps)           21925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3647   4897  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8247  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   5248  13495  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  18625  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  18625  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  21925  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  21925  -9488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_Master_IntClock
*************************************************
Clock: SPI_Master_IntClock
Frequency: 46.18 MHz | Target: 0.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1228344p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21156
-------------------------------------   ----- 
End-of-path arrival time (ps)           21156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0   count7cell     1940   1940  1228344  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_4  macrocell16    8468  10408  1228344  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16    3350  13758  1228344  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_3    statusicell1   7398  21156  1228344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -9488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21925
-------------------------------------   ----- 
End-of-path arrival time (ps)           21925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3647   4897  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8247  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   5248  13495  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  18625  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  18625  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  21925  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  21925  -9488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 8458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   8458  RISE       1
IOBUSY/main_4                         macrocell40    2649   4699   8458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_0
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : -26250p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14005
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12162

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38412
-------------------------------------   ----- 
End-of-path arrival time (ps)           38412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -26250  RISE       1
CPUA0(0)/pin_input                   iocell10       6136   8186  -26250  RISE       1
CPUA0(0)/pad_out                     iocell10      15051  23237  -26250  RISE       1
CPUA0(0)/pad_in                      iocell10          0  23237  -26250  RISE       1
CPUA0(0)/fb                          iocell10       7698  30935  -26250  RISE       1
Net_419/main_0                       macrocell39    7477  38412  -26250  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_419/clock_0                                    macrocell39   7231  19005  FALL       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. \Sound_Counter:CounterHW\/tc:R)
******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DAC_Control:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 16525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                    12299
+ Cycle adjust (CyBUS_CLK:R#4 vs. \Sound_Counter:CounterHW\/tc:R#2)   16667
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        25456

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8930
-------------------------------------   ---- 
End-of-path arrival time (ps)           8930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\DAC_Control:Sync:ctrl_reg\/busclk                          controlcell10       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\DAC_Control:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  16525  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell50     6880   8930  16525  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                          clockblockcell      0      0  RISE       1
\Sound_Counter:CounterHW\/clock                                   timercell           0      0  RISE       1
\Sound_Counter:CounterHW\/tc                                      timercell        1000   1000  
\Sound_Counter:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Sound_Counter:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
\WaveDAC8:Net_134\/clock_0                                        macrocell50     11299  12299  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : IOBUSY/main_1
Capture Clock  : IOBUSY/clock_0
Path slack     : 8765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_479/q      macrocell31   1250   1250   8765  RISE       1
IOBUSY/main_1  macrocell40   3142   4392   8765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


5.6::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1228344p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21156
-------------------------------------   ----- 
End-of-path arrival time (ps)           21156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0   count7cell     1940   1940  1228344  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_4  macrocell16    8468  10408  1228344  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16    3350  13758  1228344  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_3    statusicell1   7398  21156  1228344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1


5.7::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -15257p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:R#4 vs. Clock_1:R#3)    3333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -177

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15080
-------------------------------------   ----- 
End-of-path arrival time (ps)           15080
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0      0    COMP  RISE       1
IORQ_n(0)/pad_in  iocell9          0      0    COMP  RISE       1
IORQ_n(0)/fb      iocell9       6774   6774    COMP  RISE       1
Net_479/main_0    macrocell31   8306  15080  -15257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1


5.8::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -16924p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       15080
-------------------------------------   ----- 
End-of-path arrival time (ps)           20080
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell31   8306  20080  -16924  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_0
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : -26250p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14005
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12162

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38412
-------------------------------------   ----- 
End-of-path arrival time (ps)           38412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -26250  RISE       1
CPUA0(0)/pin_input                   iocell10       6136   8186  -26250  RISE       1
CPUA0(0)/pad_out                     iocell10      15051  23237  -26250  RISE       1
CPUA0(0)/pad_in                      iocell10          0  23237  -26250  RISE       1
CPUA0(0)/fb                          iocell10       7698  30935  -26250  RISE       1
Net_419/main_0                       macrocell39    7477  38412  -26250  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_419/clock_0                                    macrocell39   7231  19005  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_7
Path End       : Net_397/main_0
Capture Clock  : Net_397/clock_0
Path slack     : -24595p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14932
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13089

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37683
-------------------------------------   ----- 
End-of-path arrival time (ps)           37683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  -24595  RISE       1
CPUA7(0)/pin_input                   iocell17       6174   8224  -24595  RISE       1
CPUA7(0)/pad_out                     iocell17      15222  23446  -24595  RISE       1
CPUA7(0)/pad_in                      iocell17          0  23446  -24595  RISE       1
CPUA7(0)/fb                          iocell17       7459  30905  -24595  RISE       1
Net_397/main_0                       macrocell32    6779  37683  -24595  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_397/clock_0                                    macrocell32   8158  19932  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_1
Path End       : Net_444/main_0
Capture Clock  : Net_444/clock_0
Path slack     : -24209p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14932
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13089

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37298
-------------------------------------   ----- 
End-of-path arrival time (ps)           37298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  -24209  RISE       1
CPUA1(0)/pin_input                   iocell11       6126   8176  -24209  RISE       1
CPUA1(0)/pad_out                     iocell11      14984  23160  -24209  RISE       1
CPUA1(0)/pad_in                      iocell11          0  23160  -24209  RISE       1
CPUA1(0)/fb                          iocell11       7388  30548  -24209  RISE       1
Net_444/main_0                       macrocell38    6750  37298  -24209  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_444/clock_0                                    macrocell38   8158  19932  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_5
Path End       : Net_432/main_0
Capture Clock  : Net_432/clock_0
Path slack     : -22730p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     15859
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14016

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36746
-------------------------------------   ----- 
End-of-path arrival time (ps)           36746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_5  controlcell2   2050   2050  -22730  RISE       1
CPUA5(0)/pin_input                   iocell15       6099   8149  -22730  RISE       1
CPUA5(0)/pad_out                     iocell15      15347  23496  -22730  RISE       1
CPUA5(0)/pad_in                      iocell15          0  23496  -22730  RISE       1
CPUA5(0)/fb                          iocell15       7368  30864  -22730  RISE       1
Net_432/main_0                       macrocell34    5882  36746  -22730  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_432/clock_0                                    macrocell34   9085  20859  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_2
Path End       : Net_441/main_0
Capture Clock  : Net_441/clock_0
Path slack     : -22507p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     15859
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14016

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36523
-------------------------------------   ----- 
End-of-path arrival time (ps)           36523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_2  controlcell2   2050   2050  -22507  RISE       1
CPUA2(0)/pin_input                   iocell12       6099   8149  -22507  RISE       1
CPUA2(0)/pad_out                     iocell12      15111  23260  -22507  RISE       1
CPUA2(0)/pad_in                      iocell12          0  23260  -22507  RISE       1
CPUA2(0)/fb                          iocell12       7255  30515  -22507  RISE       1
Net_441/main_0                       macrocell37    6008  36523  -22507  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_441/clock_0                                    macrocell37   9085  20859  FALL       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_6
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : -21375p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     17418
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15575

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36950
-------------------------------------   ----- 
End-of-path arrival time (ps)           36950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_6  controlcell2   2050   2050  -21375  RISE       1
CPUA6(0)/pin_input                   iocell16       6079   8129  -21375  RISE       1
CPUA6(0)/pad_out                     iocell16      15976  24105  -21375  RISE       1
CPUA6(0)/pad_in                      iocell16          0  24105  -21375  RISE       1
CPUA6(0)/fb                          iocell16       7582  31687  -21375  RISE       1
Net_429/main_0                       macrocell33    5263  36950  -21375  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_429/clock_0                                    macrocell33  10644  22418  FALL       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_3
Path End       : Net_438/main_0
Capture Clock  : Net_438/clock_0
Path slack     : -18516p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18346
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16502

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35018
-------------------------------------   ----- 
End-of-path arrival time (ps)           35018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_3  controlcell2   2050   2050  -18516  RISE       1
CPUA3(0)/pin_input                   iocell13       6160   8210  -18516  RISE       1
CPUA3(0)/pad_out                     iocell13      15093  23303  -18516  RISE       1
CPUA3(0)/pad_in                      iocell13          0  23303  -18516  RISE       1
CPUA3(0)/fb                          iocell13       7033  30336  -18516  RISE       1
Net_438/main_0                       macrocell36    4682  35018  -18516  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_438/clock_0                                    macrocell36  11572  23346  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_4
Path End       : Net_435/main_0
Capture Clock  : Net_435/clock_0
Path slack     : -18396p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     20829
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         18986

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37382
-------------------------------------   ----- 
End-of-path arrival time (ps)           37382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_4  controlcell2   2050   2050  -18396  RISE       1
CPUA4(0)/pin_input                   iocell14       6309   8359  -18396  RISE       1
CPUA4(0)/pad_out                     iocell14      16004  24363  -18396  RISE       1
CPUA4(0)/pad_in                      iocell14          0  24363  -18396  RISE       1
CPUA4(0)/fb                          iocell14       6974  31337  -18396  RISE       1
Net_435/main_0                       macrocell35    6045  37382  -18396  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_435/clock_0                                    macrocell35  14055  25829  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -16924p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       15080
-------------------------------------   ----- 
End-of-path arrival time (ps)           20080
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell31   8306  20080  -16924  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -9488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21925
-------------------------------------   ----- 
End-of-path arrival time (ps)           21925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3647   4897  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8247  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   5248  13495  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  18625  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  18625  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  21925  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  21925  -9488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : -6188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18625
-------------------------------------   ----- 
End-of-path arrival time (ps)           18625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3647   4897  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8247  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   5248  13495  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  18625  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  18625  -6188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -4476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15082
-------------------------------------   ----- 
End-of-path arrival time (ps)           15082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3647   4897  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8247  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1  datapathcell4   6835  15082  -4476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : -2889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3647   4897  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8247  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1  datapathcell3   5249  13496  -2889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : -2888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13495
-------------------------------------   ----- 
End-of-path arrival time (ps)           13495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3647   4897  -9488  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8247  -9488  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   5248  13495  -2888  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -2174p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     16167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18341
-------------------------------------   ----- 
End-of-path arrival time (ps)           18341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -5961  RISE       1
\Timer:TimerUDB:status_tc\/main_4         macrocell27     7966  12676  -2174  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell27     3350  16026  -2174  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2314  18341  -2174  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : -315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10921
-------------------------------------   ----- 
End-of-path arrival time (ps)           10921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   6211  10921   -315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -5961  RISE       1
\Timer:TimerUDB:timer_enable\/main_6      macrocell52     7990  12700    457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -5961  RISE       1
\Timer:TimerUDB:trig_disable\/main_5      macrocell53     7966  12676    480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   5258   9968    639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 3265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -5961  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2632   7342   3265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer:TimerUDB:run_mode\/clock_0
Path slack     : 6568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   6568  RISE       1
\Timer:TimerUDB:run_mode\/main_0                     macrocell51     5379   6589   6568  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 7555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell51   1250   1250   5472  RISE       1
\Timer:TimerUDB:timer_enable\/main_5  macrocell52   4352   5602   7555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 7697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell52   1250   1250  -9488  RISE       1
\Timer:TimerUDB:timer_enable\/main_4  macrocell52   4209   5459   7697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3
Path End       : \Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 7707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3  controlcell11   1210   1210  -9473  RISE       1
\Timer:TimerUDB:timer_enable\/main_2                 macrocell52     4240   5450   7707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 8126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell51   1250   1250   5472  RISE       1
\Timer:TimerUDB:trig_disable\/main_4  macrocell53   3781   5031   8126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 8260p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell52   1250   1250  -9488  RISE       1
\Timer:TimerUDB:trig_disable\/main_3  macrocell53   3647   4897   8260  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3
Path End       : \Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 8275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3  controlcell11   1210   1210  -9473  RISE       1
\Timer:TimerUDB:trig_disable\/main_1                 macrocell53     3672   4882   8275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 8458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   8458  RISE       1
IOBUSY/main_4                         macrocell40    2649   4699   8458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : IOBUSY/main_1
Capture Clock  : IOBUSY/clock_0
Path slack     : 8765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_479/q      macrocell31   1250   1250   8765  RISE       1
IOBUSY/main_1  macrocell40   3142   4392   8765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 8835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   6568  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_0           macrocell55     3111   4321   8835  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 8848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   6568  RISE       1
\Timer:TimerUDB:timer_enable\/main_0                 macrocell52     3098   4308   8848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 8848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   6568  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_0           macrocell54     3098   4308   8848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IO_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : IOBUSY/main_2
Capture Clock  : IOBUSY/clock_0
Path slack     : 8994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IO_Ctrl_Reg:Sync:ctrl_reg\/clock                          controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\IO_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   1210   1210   8994  RISE       1
IOBUSY/main_2                          macrocell40    2953   4163   8994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : IOBUSY/main_0
Capture Clock  : IOBUSY/clock_0
Path slack     : 9064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
cydff_10/q     macrocell30   1250   1250   9064  RISE       1
IOBUSY/main_0  macrocell40   2843   4093   9064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_8
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q  macrocell54   1250   1250  -8639  RISE       1
\Timer:TimerUDB:timer_enable\/main_8   macrocell52   2811   4061   9095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 9095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q       macrocell54   1250   1250  -8639  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_2  macrocell54   2811   4061   9095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_7
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q  macrocell54   1250   1250  -8639  RISE       1
\Timer:TimerUDB:trig_disable\/main_7   macrocell53   2798   4048   9109  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_8
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell55   1250   1250  -8632  RISE       1
\Timer:TimerUDB:trig_disable\/main_8   macrocell53   2790   4040   9116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 9116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q       macrocell55   1250   1250  -8632  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_2  macrocell55   2790   4040   9116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_9
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell55   1250   1250  -8632  RISE       1
\Timer:TimerUDB:timer_enable\/main_9   macrocell52   2785   4035   9122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 9271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell40   1250   1250   9271  RISE       1
IOBUSY/main_3  macrocell40   2636   3886   9271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell53   1250   1250   9297  RISE       1
\Timer:TimerUDB:timer_enable\/main_7  macrocell52   2609   3859   9297  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_6
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell53   1250   1250   9297  RISE       1
\Timer:TimerUDB:trig_disable\/main_6  macrocell53   2604   3854   9303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -8438  RISE       1
\Timer:TimerUDB:trig_disable\/main_0                 macrocell53     2636   3846   9310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 9310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -8438  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_1           macrocell55     2636   3846   9310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -8438  RISE       1
\Timer:TimerUDB:timer_enable\/main_1                 macrocell52     2627   3837   9319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 9319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -8438  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_1           macrocell54     2627   3837   9319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2
Path End       : \Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2  controlcell11   1210   1210  -8424  RISE       1
\Timer:TimerUDB:trig_disable\/main_2                 macrocell53     2623   3833   9324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2
Path End       : \Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2  controlcell11   1210   1210  -8424  RISE       1
\Timer:TimerUDB:timer_enable\/main_3                 macrocell52     2611   3821   9336  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 9664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_479/q        macrocell31   1250   1250   8765  RISE       1
cydff_10/main_0  macrocell30   2243   3493   9664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DAC_Control:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 16525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                    12299
+ Cycle adjust (CyBUS_CLK:R#4 vs. \Sound_Counter:CounterHW\/tc:R#2)   16667
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        25456

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8930
-------------------------------------   ---- 
End-of-path arrival time (ps)           8930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\DAC_Control:Sync:ctrl_reg\/busclk                          controlcell10       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\DAC_Control:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  16525  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell50     6880   8930  16525  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                          clockblockcell      0      0  RISE       1
\Sound_Counter:CounterHW\/clock                                   timercell           0      0  RISE       1
\Sound_Counter:CounterHW\/tc                                      timercell        1000   1000  
\Sound_Counter:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Sound_Counter:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
\WaveDAC8:Net_134\/clock_0                                        macrocell50     11299  12299  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1228344p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21156
-------------------------------------   ----- 
End-of-path arrival time (ps)           21156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0   count7cell     1940   1940  1228344  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_4  macrocell16    8468  10408  1228344  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16    3350  13758  1228344  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_3    statusicell1   7398  21156  1228344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1228866p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17624
-------------------------------------   ----- 
End-of-path arrival time (ps)           17624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1228866  RISE       1
\SPI_Master:BSPIM:state_2\/main_1  macrocell43  16374  17624  1228866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1229036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -2850
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18114
-------------------------------------   ----- 
End-of-path arrival time (ps)           18114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0   count7cell      1940   1940  1228344  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_4  macrocell16     8468  10408  1228344  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16     3350  13758  1228344  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4356  18114  1229036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1229709p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14281
-------------------------------------   ----- 
End-of-path arrival time (ps)           14281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q            macrocell44     1250   1250  1228866  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1  13031  14281  1229709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1230417p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19083
-------------------------------------   ----- 
End-of-path arrival time (ps)           19083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q           macrocell43    1250   1250  1230417  RISE       1
\SPI_Master:BSPIM:tx_status_0\/main_0  macrocell17   12232  13482  1230417  RISE       1
\SPI_Master:BSPIM:tx_status_0\/q       macrocell17    3350  16832  1230417  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_0   statusicell1   2251  19083  1230417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_Master:BSPIM:RxStsReg\/clock
Path slack     : 1230680p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18820
-------------------------------------   ----- 
End-of-path arrival time (ps)           18820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1228438  RISE       1
\SPI_Master:BSPIM:rx_status_6\/main_0  macrocell19    9330  11270  1230680  RISE       1
\SPI_Master:BSPIM:rx_status_6\/q       macrocell19    3350  14620  1230680  RISE       1
\SPI_Master:BSPIM:RxStsReg\/status_6   statusicell2   4200  18820  1230680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:RxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_995/main_2
Capture Clock  : Net_995/clock_0
Path slack     : 1231315p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15175
-------------------------------------   ----- 
End-of-path arrival time (ps)           15175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1228866  RISE       1
Net_995/main_2                macrocell41  13925  15175  1231315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1005/main_2
Capture Clock  : Net_1005/clock_0
Path slack     : 1232182p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14308
-------------------------------------   ----- 
End-of-path arrival time (ps)           14308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1228866  RISE       1
Net_1005/main_2               macrocell42  13058  14308  1232182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1116/main_0
Capture Clock  : Net_1116/clock_0
Path slack     : 1232485p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14005
-------------------------------------   ----- 
End-of-path arrival time (ps)           14005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1230417  RISE       1
Net_1116/main_0               macrocell46  12755  14005  1232485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1232487p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q         macrocell43   1250   1250  1230417  RISE       1
\SPI_Master:BSPIM:load_cond\/main_0  macrocell47  12753  14003  1232487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_2\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1232644p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1229294  RISE       1
\SPI_Master:BSPIM:state_2\/main_4      macrocell43  11906  13846  1232644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_0\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1233272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1233272  RISE       1
\SPI_Master:BSPIM:state_0\/main_3              macrocell45     9638  13218  1233272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_1\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1233280p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13210
-------------------------------------   ----- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1233272  RISE       1
\SPI_Master:BSPIM:state_1\/main_8              macrocell44     9630  13210  1233280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1116/main_2
Capture Clock  : Net_1116/clock_0
Path slack     : 1233295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1231230  RISE       1
Net_1116/main_2               macrocell46  11945  13195  1233295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1233861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q            macrocell45     1250   1250  1231230  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   8879  10129  1233861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1234252p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q         macrocell45   1250   1250  1231230  RISE       1
\SPI_Master:BSPIM:load_cond\/main_2  macrocell47  10988  12238  1234252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1234315p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12175
-------------------------------------   ----- 
End-of-path arrival time (ps)           12175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q        macrocell44   1250   1250  1228866  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_1  macrocell48  10925  12175  1234315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : Net_1005/main_8
Capture Clock  : Net_1005/clock_0
Path slack     : 1234486p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12004
-------------------------------------   ----- 
End-of-path arrival time (ps)           12004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1228436  RISE       1
Net_1005/main_8                        macrocell42  10064  12004  1234486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1234732p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9258
-------------------------------------   ---- 
End-of-path arrival time (ps)           9258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q            macrocell43     1250   1250  1230417  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   8008   9258  1234732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : Net_1005/main_5
Capture Clock  : Net_1005/clock_0
Path slack     : 1235129p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11361
-------------------------------------   ----- 
End-of-path arrival time (ps)           11361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1228438  RISE       1
Net_1005/main_5                        macrocell42   9421  11361  1235129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1235375p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11115
-------------------------------------   ----- 
End-of-path arrival time (ps)           11115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q        macrocell43   1250   1250  1230417  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_0  macrocell48   9865  11115  1235375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1235388p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11102
-------------------------------------   ----- 
End-of-path arrival time (ps)           11102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q        macrocell45   1250   1250  1231230  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_2  macrocell48   9852  11102  1235388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_995/main_3
Capture Clock  : Net_995/clock_0
Path slack     : 1235466p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1231230  RISE       1
Net_995/main_3                macrocell41   9774  11024  1235466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : Net_1005/main_9
Capture Clock  : Net_1005/clock_0
Path slack     : 1235527p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10963
-------------------------------------   ----- 
End-of-path arrival time (ps)           10963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1228344  RISE       1
Net_1005/main_9                        macrocell42   9023  10963  1235527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1235534p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1228438  RISE       1
\SPI_Master:BSPIM:load_cond\/main_3    macrocell47   9016  10956  1235534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1236017p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10473
-------------------------------------   ----- 
End-of-path arrival time (ps)           10473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1228436  RISE       1
\SPI_Master:BSPIM:load_cond\/main_6    macrocell47   8533  10473  1236017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1236053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10437
-------------------------------------   ----- 
End-of-path arrival time (ps)           10437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell48   1250   1250  1236053  RISE       1
\SPI_Master:BSPIM:state_2\/main_9  macrocell43   9187  10437  1236053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1005/main_1
Capture Clock  : Net_1005/clock_0
Path slack     : 1236302p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1230417  RISE       1
Net_1005/main_1               macrocell42   8938  10188  1236302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_2\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1236311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1233272  RISE       1
\SPI_Master:BSPIM:state_2\/main_8              macrocell43     6599  10179  1236311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_995/main_1
Capture Clock  : Net_995/clock_0
Path slack     : 1236366p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1230417  RISE       1
Net_995/main_1                macrocell41   8874  10124  1236366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1116/main_1
Capture Clock  : Net_1116/clock_0
Path slack     : 1236535p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1228866  RISE       1
Net_1116/main_1               macrocell46   8705   9955  1236535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1236536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9954
-------------------------------------   ---- 
End-of-path arrival time (ps)           9954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q          macrocell43   1250   1250  1230417  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_0  macrocell49   8704   9954  1236536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1236536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9954
-------------------------------------   ---- 
End-of-path arrival time (ps)           9954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1230417  RISE       1
\SPI_Master:BSPIM:state_0\/main_0  macrocell45   8704   9954  1236536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1236547p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9943
-------------------------------------   ---- 
End-of-path arrival time (ps)           9943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q         macrocell44   1250   1250  1228866  RISE       1
\SPI_Master:BSPIM:load_cond\/main_1  macrocell47   8693   9943  1236547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1236550p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9940
-------------------------------------   ---- 
End-of-path arrival time (ps)           9940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1230417  RISE       1
\SPI_Master:BSPIM:state_1\/main_0  macrocell44   8690   9940  1236550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : Net_1005/main_7
Capture Clock  : Net_1005/clock_0
Path slack     : 1236557p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1228800  RISE       1
Net_1005/main_7                        macrocell42   7993   9933  1236557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1236601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1228800  RISE       1
\SPI_Master:BSPIM:load_cond\/main_5    macrocell47   7949   9889  1236601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1236816p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9674
-------------------------------------   ---- 
End-of-path arrival time (ps)           9674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell48   1250   1250  1236053  RISE       1
\SPI_Master:BSPIM:state_1\/main_9  macrocell44   8424   9674  1236816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1236901p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1228436  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_6     macrocell48   7649   9589  1236901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : Net_1005/main_6
Capture Clock  : Net_1005/clock_0
Path slack     : 1237049p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1229294  RISE       1
Net_1005/main_6                        macrocell42   7501   9441  1237049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1237082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9408
-------------------------------------   ---- 
End-of-path arrival time (ps)           9408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1228344  RISE       1
\SPI_Master:BSPIM:load_cond\/main_7    macrocell47   7468   9408  1237082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1005/main_3
Capture Clock  : Net_1005/clock_0
Path slack     : 1237234p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1231230  RISE       1
Net_1005/main_3               macrocell42   8006   9256  1237234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1237257p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9233
-------------------------------------   ---- 
End-of-path arrival time (ps)           9233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1229294  RISE       1
\SPI_Master:BSPIM:load_cond\/main_4    macrocell47   7293   9233  1237257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1237452p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1228800  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_5     macrocell48   7098   9038  1237452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_2\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1237708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8782
-------------------------------------   ---- 
End-of-path arrival time (ps)           8782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1228436  RISE       1
\SPI_Master:BSPIM:state_2\/main_6      macrocell43   6842   8782  1237708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1237784p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1228438  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_3     macrocell48   6766   8706  1237784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1237933p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1228344  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_7     macrocell48   6617   8557  1237933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238113p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1229294  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_4     macrocell48   6437   8377  1238113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_1005/main_4
Capture Clock  : Net_1005/clock_0
Path slack     : 1238200p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  1238200  RISE       1
Net_1005/main_4                       macrocell42     2930   8290  1238200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_1\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1238675p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1228800  RISE       1
\SPI_Master:BSPIM:state_1\/main_5      macrocell44   5875   7815  1238675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1238799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7691
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1230417  RISE       1
\SPI_Master:BSPIM:state_2\/main_0  macrocell43   6441   7691  1238799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_2\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1238987p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1228344  RISE       1
\SPI_Master:BSPIM:state_2\/main_7      macrocell43   5563   7503  1238987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239080p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1231230  RISE       1
\SPI_Master:BSPIM:state_2\/main_2  macrocell43   6160   7410  1239080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1239088p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1228866  RISE       1
\SPI_Master:BSPIM:state_1\/main_1  macrocell44   6152   7402  1239088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_2\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239129p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1228800  RISE       1
\SPI_Master:BSPIM:state_2\/main_5      macrocell43   5421   7361  1239129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1239308p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q       macrocell48   1250   1250  1236053  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_8  macrocell48   5932   7182  1239308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_2\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1228438  RISE       1
\SPI_Master:BSPIM:state_2\/main_3      macrocell43   4786   6726  1239764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : Net_1005/main_10
Capture Clock  : Net_1005/clock_0
Path slack     : 1239996p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q  macrocell48   1250   1250  1236053  RISE       1
Net_1005/main_10               macrocell42   5244   6494  1239996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1240564p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1228866  RISE       1
\SPI_Master:BSPIM:state_0\/main_1  macrocell45   4676   5926  1240564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_995/q
Path End       : Net_995/main_0
Capture Clock  : Net_995/clock_0
Path slack     : 1241449p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_995/q       macrocell41   1250   1250  1241449  RISE       1
Net_995/main_0  macrocell41   3791   5041  1241449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1241475p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q          macrocell44   1250   1250  1228866  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_1  macrocell49   3765   5015  1241475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1005/q
Path End       : Net_1005/main_0
Capture Clock  : Net_1005/clock_0
Path slack     : 1241761p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1005/q       macrocell42   1250   1250  1241761  RISE       1
Net_1005/main_0  macrocell42   3479   4729  1241761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_Master:BSPIM:BitCounter\/clock
Path slack     : 1241993p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -4060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1245940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell49   1250   1250  1241993  RISE       1
\SPI_Master:BSPIM:BitCounter\/enable  count7cell    2697   3947  1241993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_1\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1241998p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1228438  RISE       1
\SPI_Master:BSPIM:state_1\/main_3      macrocell44   2552   4492  1241998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_1\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1242010p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1228344  RISE       1
\SPI_Master:BSPIM:state_1\/main_7      macrocell44   2540   4480  1242010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1242255p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1231230  RISE       1
\SPI_Master:BSPIM:state_1\/main_2  macrocell44   2985   4235  1242255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1242256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q          macrocell45   1250   1250  1231230  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_2  macrocell49   2984   4234  1242256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_1\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1242304p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1228436  RISE       1
\SPI_Master:BSPIM:state_1\/main_6      macrocell44   2246   4186  1242304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_1\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1242304p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1229294  RISE       1
\SPI_Master:BSPIM:state_1\/main_4      macrocell44   2246   4186  1242304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1242383p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1231230  RISE       1
\SPI_Master:BSPIM:state_0\/main_2  macrocell45   2857   4107  1242383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1242548p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell49   1250   1250  1241993  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_3  macrocell49   2692   3942  1242548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:load_cond\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1242990p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:load_cond\/q       macrocell47   1250   1250  1242990  RISE       1
\SPI_Master:BSPIM:load_cond\/main_8  macrocell47   2250   3500  1242990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1116/q
Path End       : Net_1116/main_3
Capture Clock  : Net_1116/clock_0
Path slack     : 1242996p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1116/q       macrocell46   1250   1250  1242996  RISE       1
Net_1116/main_3  macrocell46   2244   3494  1242996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

