
BLDC_DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007644  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000724  08007758  08007758  00017758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e7c  08007e7c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007e7c  08007e7c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007e7c  08007e7c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e7c  08007e7c  00017e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e80  08007e80  00017e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007e84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  200001dc  08008060  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08008060  0002033c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012672  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002719  00000000  00000000  00032877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  00034f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f70  00000000  00000000  00035fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bdaf  00000000  00000000  00036f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013d98  00000000  00000000  00052cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091b6c  00000000  00000000  00066a77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f85e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005588  00000000  00000000  000f8634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800773c 	.word	0x0800773c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800773c 	.word	0x0800773c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2iz>:
 8000fe4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fec:	d30f      	bcc.n	800100e <__aeabi_f2iz+0x2a>
 8000fee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d90d      	bls.n	8001014 <__aeabi_f2iz+0x30>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001000:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001004:	fa23 f002 	lsr.w	r0, r3, r2
 8001008:	bf18      	it	ne
 800100a:	4240      	negne	r0, r0
 800100c:	4770      	bx	lr
 800100e:	f04f 0000 	mov.w	r0, #0
 8001012:	4770      	bx	lr
 8001014:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001018:	d101      	bne.n	800101e <__aeabi_f2iz+0x3a>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	d105      	bne.n	800102a <__aeabi_f2iz+0x46>
 800101e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001022:	bf08      	it	eq
 8001024:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001028:	4770      	bx	lr
 800102a:	f04f 0000 	mov.w	r0, #0
 800102e:	4770      	bx	lr

08001030 <_Z4_sinf>:
// function approximating the sine calculation by using fixed size array
// ~40us (float array)
// ~50us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
float _sin(float a){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if(a < _PI_2){
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff f9f5 	bl	8000428 <__aeabi_f2d>
 800103e:	a3c8      	add	r3, pc, #800	; (adr r3, 8001360 <_Z4_sinf+0x330>)
 8001040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001044:	f7ff fcba 	bl	80009bc <__aeabi_dcmplt>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d058      	beq.n	8001100 <_Z4_sinf+0xd0>
    //return sine_array[(int)(126.6873* a)];           // float array optimized
    return 0.0001*sine_array[_round(126.6873* a)];      // int array optimized
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff f9ea 	bl	8000428 <__aeabi_f2d>
 8001054:	a3c4      	add	r3, pc, #784	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 8001056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105a:	f7ff fa3d 	bl	80004d8 <__aeabi_dmul>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4610      	mov	r0, r2
 8001064:	4619      	mov	r1, r3
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	f7ff fcb9 	bl	80009e4 <__aeabi_dcmpge>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d018      	beq.n	80010aa <_Z4_sinf+0x7a>
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff f9d5 	bl	8000428 <__aeabi_f2d>
 800107e:	a3ba      	add	r3, pc, #744	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 8001080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001084:	f7ff fa28 	bl	80004d8 <__aeabi_dmul>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4610      	mov	r0, r2
 800108e:	4619      	mov	r1, r3
 8001090:	f04f 0200 	mov.w	r2, #0
 8001094:	4bbe      	ldr	r3, [pc, #760]	; (8001390 <_Z4_sinf+0x360>)
 8001096:	f7ff f869 	bl	800016c <__adddf3>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4610      	mov	r0, r2
 80010a0:	4619      	mov	r1, r3
 80010a2:	f7ff fcc9 	bl	8000a38 <__aeabi_d2iz>
 80010a6:	4603      	mov	r3, r0
 80010a8:	e017      	b.n	80010da <_Z4_sinf+0xaa>
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff f9bc 	bl	8000428 <__aeabi_f2d>
 80010b0:	a3ad      	add	r3, pc, #692	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 80010b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b6:	f7ff fa0f 	bl	80004d8 <__aeabi_dmul>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	4610      	mov	r0, r2
 80010c0:	4619      	mov	r1, r3
 80010c2:	f04f 0200 	mov.w	r2, #0
 80010c6:	4bb2      	ldr	r3, [pc, #712]	; (8001390 <_Z4_sinf+0x360>)
 80010c8:	f7ff f84e 	bl	8000168 <__aeabi_dsub>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	4610      	mov	r0, r2
 80010d2:	4619      	mov	r1, r3
 80010d4:	f7ff fcb0 	bl	8000a38 <__aeabi_d2iz>
 80010d8:	4603      	mov	r3, r0
 80010da:	4aae      	ldr	r2, [pc, #696]	; (8001394 <_Z4_sinf+0x364>)
 80010dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff f98f 	bl	8000404 <__aeabi_i2d>
 80010e6:	a3a2      	add	r3, pc, #648	; (adr r3, 8001370 <_Z4_sinf+0x340>)
 80010e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ec:	f7ff f9f4 	bl	80004d8 <__aeabi_dmul>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4610      	mov	r0, r2
 80010f6:	4619      	mov	r1, r3
 80010f8:	f7ff fcc6 	bl	8000a88 <__aeabi_d2f>
 80010fc:	4603      	mov	r3, r0
 80010fe:	e12b      	b.n	8001358 <_Z4_sinf+0x328>
  }else if(a < _PI){
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff f991 	bl	8000428 <__aeabi_f2d>
 8001106:	a39c      	add	r3, pc, #624	; (adr r3, 8001378 <_Z4_sinf+0x348>)
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	f7ff fc56 	bl	80009bc <__aeabi_dcmplt>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d05c      	beq.n	80011d0 <_Z4_sinf+0x1a0>
    //return sine_array[398 - (int)(126.6873*a)];          // float array optimized
    return 0.0001*sine_array[398 - _round(126.6873*a)];     // int array optimized
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f7ff f986 	bl	8000428 <__aeabi_f2d>
 800111c:	a392      	add	r3, pc, #584	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 800111e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001122:	f7ff f9d9 	bl	80004d8 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4610      	mov	r0, r2
 800112c:	4619      	mov	r1, r3
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	f04f 0300 	mov.w	r3, #0
 8001136:	f7ff fc55 	bl	80009e4 <__aeabi_dcmpge>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d01a      	beq.n	8001176 <_Z4_sinf+0x146>
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff f971 	bl	8000428 <__aeabi_f2d>
 8001146:	a388      	add	r3, pc, #544	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 8001148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114c:	f7ff f9c4 	bl	80004d8 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4610      	mov	r0, r2
 8001156:	4619      	mov	r1, r3
 8001158:	f04f 0200 	mov.w	r2, #0
 800115c:	4b8c      	ldr	r3, [pc, #560]	; (8001390 <_Z4_sinf+0x360>)
 800115e:	f7ff f805 	bl	800016c <__adddf3>
 8001162:	4602      	mov	r2, r0
 8001164:	460b      	mov	r3, r1
 8001166:	4610      	mov	r0, r2
 8001168:	4619      	mov	r1, r3
 800116a:	f7ff fc65 	bl	8000a38 <__aeabi_d2iz>
 800116e:	4603      	mov	r3, r0
 8001170:	f5c3 73c7 	rsb	r3, r3, #398	; 0x18e
 8001174:	e019      	b.n	80011aa <_Z4_sinf+0x17a>
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff f956 	bl	8000428 <__aeabi_f2d>
 800117c:	a37a      	add	r3, pc, #488	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 800117e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001182:	f7ff f9a9 	bl	80004d8 <__aeabi_dmul>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4610      	mov	r0, r2
 800118c:	4619      	mov	r1, r3
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	4b7f      	ldr	r3, [pc, #508]	; (8001390 <_Z4_sinf+0x360>)
 8001194:	f7fe ffe8 	bl	8000168 <__aeabi_dsub>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4610      	mov	r0, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	f7ff fc4a 	bl	8000a38 <__aeabi_d2iz>
 80011a4:	4603      	mov	r3, r0
 80011a6:	f5c3 73c7 	rsb	r3, r3, #398	; 0x18e
 80011aa:	4a7a      	ldr	r2, [pc, #488]	; (8001394 <_Z4_sinf+0x364>)
 80011ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff f927 	bl	8000404 <__aeabi_i2d>
 80011b6:	a36e      	add	r3, pc, #440	; (adr r3, 8001370 <_Z4_sinf+0x340>)
 80011b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011bc:	f7ff f98c 	bl	80004d8 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4610      	mov	r0, r2
 80011c6:	4619      	mov	r1, r3
 80011c8:	f7ff fc5e 	bl	8000a88 <__aeabi_d2f>
 80011cc:	4603      	mov	r3, r0
 80011ce:	e0c3      	b.n	8001358 <_Z4_sinf+0x328>
  }else if(a < _3PI_2){
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff f929 	bl	8000428 <__aeabi_f2d>
 80011d6:	a36a      	add	r3, pc, #424	; (adr r3, 8001380 <_Z4_sinf+0x350>)
 80011d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011dc:	f7ff fbee 	bl	80009bc <__aeabi_dcmplt>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d05c      	beq.n	80012a0 <_Z4_sinf+0x270>
    //return -sine_array[-398 + (int)(126.6873*a)];           // float array optimized
    return -0.0001*sine_array[-398 + _round(126.6873*a)];      // int array optimized
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff f91e 	bl	8000428 <__aeabi_f2d>
 80011ec:	a35e      	add	r3, pc, #376	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 80011ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f2:	f7ff f971 	bl	80004d8 <__aeabi_dmul>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	f04f 0300 	mov.w	r3, #0
 8001206:	f7ff fbed 	bl	80009e4 <__aeabi_dcmpge>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d01a      	beq.n	8001246 <_Z4_sinf+0x216>
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff f909 	bl	8000428 <__aeabi_f2d>
 8001216:	a354      	add	r3, pc, #336	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 8001218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121c:	f7ff f95c 	bl	80004d8 <__aeabi_dmul>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	4b58      	ldr	r3, [pc, #352]	; (8001390 <_Z4_sinf+0x360>)
 800122e:	f7fe ff9d 	bl	800016c <__adddf3>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4610      	mov	r0, r2
 8001238:	4619      	mov	r1, r3
 800123a:	f7ff fbfd 	bl	8000a38 <__aeabi_d2iz>
 800123e:	4603      	mov	r3, r0
 8001240:	f5a3 73c7 	sub.w	r3, r3, #398	; 0x18e
 8001244:	e019      	b.n	800127a <_Z4_sinf+0x24a>
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff f8ee 	bl	8000428 <__aeabi_f2d>
 800124c:	a346      	add	r3, pc, #280	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 800124e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001252:	f7ff f941 	bl	80004d8 <__aeabi_dmul>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	4b4b      	ldr	r3, [pc, #300]	; (8001390 <_Z4_sinf+0x360>)
 8001264:	f7fe ff80 	bl	8000168 <__aeabi_dsub>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4610      	mov	r0, r2
 800126e:	4619      	mov	r1, r3
 8001270:	f7ff fbe2 	bl	8000a38 <__aeabi_d2iz>
 8001274:	4603      	mov	r3, r0
 8001276:	f5a3 73c7 	sub.w	r3, r3, #398	; 0x18e
 800127a:	4a46      	ldr	r2, [pc, #280]	; (8001394 <_Z4_sinf+0x364>)
 800127c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f8bf 	bl	8000404 <__aeabi_i2d>
 8001286:	a340      	add	r3, pc, #256	; (adr r3, 8001388 <_Z4_sinf+0x358>)
 8001288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128c:	f7ff f924 	bl	80004d8 <__aeabi_dmul>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	4610      	mov	r0, r2
 8001296:	4619      	mov	r1, r3
 8001298:	f7ff fbf6 	bl	8000a88 <__aeabi_d2f>
 800129c:	4603      	mov	r3, r0
 800129e:	e05b      	b.n	8001358 <_Z4_sinf+0x328>
  } else {
    //return -sine_array[796 - (int)(126.6873*a)];           // float array optimized
    return -0.0001*sine_array[796 - _round(126.6873*a)];      // int array optimized
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff f8c1 	bl	8000428 <__aeabi_f2d>
 80012a6:	a330      	add	r3, pc, #192	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 80012a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ac:	f7ff f914 	bl	80004d8 <__aeabi_dmul>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4610      	mov	r0, r2
 80012b6:	4619      	mov	r1, r3
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	f04f 0300 	mov.w	r3, #0
 80012c0:	f7ff fb90 	bl	80009e4 <__aeabi_dcmpge>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d01a      	beq.n	8001300 <_Z4_sinf+0x2d0>
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff f8ac 	bl	8000428 <__aeabi_f2d>
 80012d0:	a325      	add	r3, pc, #148	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 80012d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d6:	f7ff f8ff 	bl	80004d8 <__aeabi_dmul>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4610      	mov	r0, r2
 80012e0:	4619      	mov	r1, r3
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	4b2a      	ldr	r3, [pc, #168]	; (8001390 <_Z4_sinf+0x360>)
 80012e8:	f7fe ff40 	bl	800016c <__adddf3>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	4610      	mov	r0, r2
 80012f2:	4619      	mov	r1, r3
 80012f4:	f7ff fba0 	bl	8000a38 <__aeabi_d2iz>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 80012fe:	e019      	b.n	8001334 <_Z4_sinf+0x304>
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff f891 	bl	8000428 <__aeabi_f2d>
 8001306:	a318      	add	r3, pc, #96	; (adr r3, 8001368 <_Z4_sinf+0x338>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff f8e4 	bl	80004d8 <__aeabi_dmul>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4610      	mov	r0, r2
 8001316:	4619      	mov	r1, r3
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <_Z4_sinf+0x360>)
 800131e:	f7fe ff23 	bl	8000168 <__aeabi_dsub>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	f7ff fb85 	bl	8000a38 <__aeabi_d2iz>
 800132e:	4603      	mov	r3, r0
 8001330:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 8001334:	4a17      	ldr	r2, [pc, #92]	; (8001394 <_Z4_sinf+0x364>)
 8001336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff f862 	bl	8000404 <__aeabi_i2d>
 8001340:	a311      	add	r3, pc, #68	; (adr r3, 8001388 <_Z4_sinf+0x358>)
 8001342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001346:	f7ff f8c7 	bl	80004d8 <__aeabi_dmul>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	f7ff fb99 	bl	8000a88 <__aeabi_d2f>
 8001356:	4603      	mov	r3, r0
  }
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	5443d6f4 	.word	0x5443d6f4
 8001364:	3ff921fb 	.word	0x3ff921fb
 8001368:	b923a29c 	.word	0xb923a29c
 800136c:	405fabfc 	.word	0x405fabfc
 8001370:	eb1c432d 	.word	0xeb1c432d
 8001374:	3f1a36e2 	.word	0x3f1a36e2
 8001378:	54442eea 	.word	0x54442eea
 800137c:	400921fb 	.word	0x400921fb
 8001380:	7f330d32 	.word	0x7f330d32
 8001384:	4012d97c 	.word	0x4012d97c
 8001388:	eb1c432d 	.word	0xeb1c432d
 800138c:	bf1a36e2 	.word	0xbf1a36e2
 8001390:	3fe00000 	.word	0x3fe00000
 8001394:	08007768 	.word	0x08007768

08001398 <_Z4_cosf>:
// function approximating cosine calculation by using fixed size array
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
float _cos(float a){
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  float a_sin = a + _PI_2;
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff f841 	bl	8000428 <__aeabi_f2d>
 80013a6:	a31a      	add	r3, pc, #104	; (adr r3, 8001410 <_Z4_cosf+0x78>)
 80013a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ac:	f7fe fede 	bl	800016c <__adddf3>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4610      	mov	r0, r2
 80013b6:	4619      	mov	r1, r3
 80013b8:	f7ff fb66 	bl	8000a88 <__aeabi_d2f>
 80013bc:	4603      	mov	r3, r0
 80013be:	60fb      	str	r3, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f7ff f831 	bl	8000428 <__aeabi_f2d>
 80013c6:	a314      	add	r3, pc, #80	; (adr r3, 8001418 <_Z4_cosf+0x80>)
 80013c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013cc:	f7ff fb14 	bl	80009f8 <__aeabi_dcmpgt>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d00f      	beq.n	80013f6 <_Z4_cosf+0x5e>
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f7ff f826 	bl	8000428 <__aeabi_f2d>
 80013dc:	a30e      	add	r3, pc, #56	; (adr r3, 8001418 <_Z4_cosf+0x80>)
 80013de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e2:	f7fe fec1 	bl	8000168 <__aeabi_dsub>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	4610      	mov	r0, r2
 80013ec:	4619      	mov	r1, r3
 80013ee:	f7ff fb4b 	bl	8000a88 <__aeabi_d2f>
 80013f2:	4603      	mov	r3, r0
 80013f4:	e000      	b.n	80013f8 <_Z4_cosf+0x60>
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	60fb      	str	r3, [r7, #12]
  return _sin(a_sin);
 80013fa:	68f8      	ldr	r0, [r7, #12]
 80013fc:	f7ff fe18 	bl	8001030 <_Z4_sinf>
 8001400:	4603      	mov	r3, r0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	f3af 8000 	nop.w
 8001410:	5443d6f4 	.word	0x5443d6f4
 8001414:	3ff921fb 	.word	0x3ff921fb
 8001418:	54442eea 	.word	0x54442eea
 800141c:	401921fb 	.word	0x401921fb

08001420 <_ZN9Motor_FOCC1Ef>:
  float a = fmod(angle, _2PI);
  return a >= 0 ? a : (a + _2PI);
}


Motor_FOC::Motor_FOC(float voltage_power_supply_)
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
{
	voltage_power_supply = voltage_power_supply_;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	60da      	str	r2, [r3, #12]
	pole_pairs = 12;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	220c      	movs	r2, #12
 8001434:	609a      	str	r2, [r3, #8]
}
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4618      	mov	r0, r3
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	bc80      	pop	{r7}
 8001440:	4770      	bx	lr

08001442 <_ZN9Motor_FOC7loopFOCEv>:

void Motor_FOC::loopFOC(void)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b082      	sub	sp, #8
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
	setPhaseVoltage();
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f000 f804 	bl	8001458 <_ZN9Motor_FOC15setPhaseVoltageEv>
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <_ZN9Motor_FOC15setPhaseVoltageEv>:
{
	electrical_angle = _normalizeAngle(shaft_angle*pole_pairs);
//	return _normalizeAngle((shaft_angle + sensor_offset) * pole_pairs - zero_electric_angle);
}
void Motor_FOC::setPhaseVoltage(void)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
//			Tb = 0;
//			Tc = 0;
//	}

//	_writeDutyCyclePWM(Ta, Tb, Tc);
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr
	...

0800146c <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef>:
 *  Created on: Nov 24, 2022
 *      Author: hemingshan
 */
#include "magnetic_sensor.hpp"

AS5600::AS5600(I2C_HandleTypeDef &hi2c_, UART_HandleTypeDef &huart_)
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	226c      	movs	r2, #108	; 0x6c
 800147c:	701a      	strb	r2, [r3, #0]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	220c      	movs	r2, #12
 8001482:	705a      	strb	r2, [r3, #1]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	220d      	movs	r2, #13
 8001488:	709a      	strb	r2, [r3, #2]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	220e      	movs	r2, #14
 800148e:	70da      	strb	r2, [r3, #3]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	220f      	movs	r2, #15
 8001494:	711a      	strb	r2, [r3, #4]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	220b      	movs	r2, #11
 800149a:	715a      	strb	r2, [r3, #5]
{
	/* I2C1 Initialization*/
	hi2c = hi2c_;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	3308      	adds	r3, #8
 80014a2:	4611      	mov	r1, r2
 80014a4:	2254      	movs	r2, #84	; 0x54
 80014a6:	4618      	mov	r0, r3
 80014a8:	f003 fc34 	bl	8004d14 <memcpy>

	hi2c.Instance = I2C1;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4a2f      	ldr	r2, [pc, #188]	; (800156c <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0x100>)
 80014b0:	609a      	str	r2, [r3, #8]
	hi2c.Init.ClockSpeed = 100000;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4a2e      	ldr	r2, [pc, #184]	; (8001570 <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0x104>)
 80014b6:	60da      	str	r2, [r3, #12]
	hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2200      	movs	r2, #0
 80014bc:	611a      	str	r2, [r3, #16]
	hi2c.Init.OwnAddress1 = 0;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2200      	movs	r2, #0
 80014c2:	615a      	str	r2, [r3, #20]
	hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014ca:	619a      	str	r2, [r3, #24]
	hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
	hi2c.Init.OwnAddress2 = 0;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2200      	movs	r2, #0
 80014d6:	621a      	str	r2, [r3, #32]
	hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2200      	movs	r2, #0
 80014dc:	625a      	str	r2, [r3, #36]	; 0x24
	hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2200      	movs	r2, #0
 80014e2:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_I2C_Init(&hi2c) != HAL_OK)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3308      	adds	r3, #8
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 fa27 	bl	800293c <HAL_I2C_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	bf14      	ite	ne
 80014f4:	2301      	movne	r3, #1
 80014f6:	2300      	moveq	r3, #0
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0x96>
	{
		Error_Handler();
 80014fe:	f000 fbbf 	bl	8001c80 <Error_Handler>
	}

	/* UART1 Initialization*/
	huart = huart_;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	335c      	adds	r3, #92	; 0x5c
 8001508:	4611      	mov	r1, r2
 800150a:	2244      	movs	r2, #68	; 0x44
 800150c:	4618      	mov	r0, r3
 800150e:	f003 fc01 	bl	8004d14 <memcpy>

	huart.Instance = USART1;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	4a17      	ldr	r2, [pc, #92]	; (8001574 <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0x108>)
 8001516:	65da      	str	r2, [r3, #92]	; 0x5c
	huart.Init.BaudRate = 115200;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800151e:	661a      	str	r2, [r3, #96]	; 0x60
	huart.Init.WordLength = UART_WORDLENGTH_8B;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2200      	movs	r2, #0
 8001524:	665a      	str	r2, [r3, #100]	; 0x64
	huart.Init.StopBits = UART_STOPBITS_1;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2200      	movs	r2, #0
 800152a:	669a      	str	r2, [r3, #104]	; 0x68
	huart.Init.Parity = UART_PARITY_NONE;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2200      	movs	r2, #0
 8001530:	66da      	str	r2, [r3, #108]	; 0x6c
	huart.Init.Mode = UART_MODE_TX_RX;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	220c      	movs	r2, #12
 8001536:	671a      	str	r2, [r3, #112]	; 0x70
	huart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2200      	movs	r2, #0
 800153c:	675a      	str	r2, [r3, #116]	; 0x74
	huart.Init.OverSampling = UART_OVERSAMPLING_16;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	2200      	movs	r2, #0
 8001542:	679a      	str	r2, [r3, #120]	; 0x78
	if (HAL_UART_Init(&huart) != HAL_OK)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	335c      	adds	r3, #92	; 0x5c
 8001548:	4618      	mov	r0, r3
 800154a:	f002 ffbe 	bl	80044ca <HAL_UART_Init>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	bf14      	ite	ne
 8001554:	2301      	movne	r3, #1
 8001556:	2300      	moveq	r3, #0
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0xf6>
	{
		Error_Handler();
 800155e:	f000 fb8f 	bl	8001c80 <Error_Handler>
	}
}
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	4618      	mov	r0, r3
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40005400 	.word	0x40005400
 8001570:	000186a0 	.word	0x000186a0
 8001574:	40013800 	.word	0x40013800

08001578 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001578:	b5b0      	push	{r4, r5, r7, lr}
 800157a:	b08a      	sub	sp, #40	; 0x28
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001588:	f040 80b3 	bne.w	80016f2 <HAL_TIM_PeriodElapsedCallback+0x17a>
//	  count++;

	  // SINE PWM:
	  float _ca, _sa, Ualpha, Ubeta;
	  float Ua, Ub, Uc;
	  if(count == 24) count = 0;
 800158c:	4b60      	ldr	r3, [pc, #384]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b18      	cmp	r3, #24
 8001592:	d102      	bne.n	800159a <HAL_TIM_PeriodElapsedCallback+0x22>
 8001594:	4b5e      	ldr	r3, [pc, #376]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]

	  float angle_el = _PI_12*count;
 800159a:	4b5d      	ldr	r3, [pc, #372]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7fe ff30 	bl	8000404 <__aeabi_i2d>
 80015a4:	a356      	add	r3, pc, #344	; (adr r3, 8001700 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015aa:	f7fe ff95 	bl	80004d8 <__aeabi_dmul>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4610      	mov	r0, r2
 80015b4:	4619      	mov	r1, r3
 80015b6:	f7ff fa67 	bl	8000a88 <__aeabi_d2f>
 80015ba:	4603      	mov	r3, r0
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
	  _ca = _cos(angle_el);
 80015be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015c0:	f7ff feea 	bl	8001398 <_Z4_cosf>
 80015c4:	6238      	str	r0, [r7, #32]
	  _sa = _sin(angle_el);
 80015c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015c8:	f7ff fd32 	bl	8001030 <_Z4_sinf>
 80015cc:	61f8      	str	r0, [r7, #28]
	  Ualpha =  - _sa*0.5;
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80015d4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fbb3 	bl	8000d44 <__aeabi_fmul>
 80015de:	4603      	mov	r3, r0
 80015e0:	61bb      	str	r3, [r7, #24]
	  Ubeta  =    _ca*0.5;
 80015e2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80015e6:	6a38      	ldr	r0, [r7, #32]
 80015e8:	f7ff fbac 	bl	8000d44 <__aeabi_fmul>
 80015ec:	4603      	mov	r3, r0
 80015ee:	617b      	str	r3, [r7, #20]

	  Ua = Ualpha/2 + 0.5;
 80015f0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80015f4:	69b8      	ldr	r0, [r7, #24]
 80015f6:	f7ff fc59 	bl	8000eac <__aeabi_fdiv>
 80015fa:	4603      	mov	r3, r0
 80015fc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fa97 	bl	8000b34 <__addsf3>
 8001606:	4603      	mov	r3, r0
 8001608:	613b      	str	r3, [r7, #16]
	  Ub = (-0.5 * Ualpha  + _SQRT3_2 * Ubeta)/2+0.5;
 800160a:	69b8      	ldr	r0, [r7, #24]
 800160c:	f7fe ff0c 	bl	8000428 <__aeabi_f2d>
 8001610:	f04f 0200 	mov.w	r2, #0
 8001614:	4b3f      	ldr	r3, [pc, #252]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8001616:	f7fe ff5f 	bl	80004d8 <__aeabi_dmul>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4614      	mov	r4, r2
 8001620:	461d      	mov	r5, r3
 8001622:	6978      	ldr	r0, [r7, #20]
 8001624:	f7fe ff00 	bl	8000428 <__aeabi_f2d>
 8001628:	a337      	add	r3, pc, #220	; (adr r3, 8001708 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800162a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162e:	f7fe ff53 	bl	80004d8 <__aeabi_dmul>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4620      	mov	r0, r4
 8001638:	4629      	mov	r1, r5
 800163a:	f7fe fd97 	bl	800016c <__adddf3>
 800163e:	4602      	mov	r2, r0
 8001640:	460b      	mov	r3, r1
 8001642:	4610      	mov	r0, r2
 8001644:	4619      	mov	r1, r3
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800164e:	f7ff f86d 	bl	800072c <__aeabi_ddiv>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4610      	mov	r0, r2
 8001658:	4619      	mov	r1, r3
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	4b2e      	ldr	r3, [pc, #184]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001660:	f7fe fd84 	bl	800016c <__adddf3>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4610      	mov	r0, r2
 800166a:	4619      	mov	r1, r3
 800166c:	f7ff fa0c 	bl	8000a88 <__aeabi_d2f>
 8001670:	4603      	mov	r3, r0
 8001672:	60fb      	str	r3, [r7, #12]
	  Uc = (-0.5 * Ualpha - _SQRT3_2 * Ubeta)/2+0.5;
 8001674:	69b8      	ldr	r0, [r7, #24]
 8001676:	f7fe fed7 	bl	8000428 <__aeabi_f2d>
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	4b25      	ldr	r3, [pc, #148]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8001680:	f7fe ff2a 	bl	80004d8 <__aeabi_dmul>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4614      	mov	r4, r2
 800168a:	461d      	mov	r5, r3
 800168c:	6978      	ldr	r0, [r7, #20]
 800168e:	f7fe fecb 	bl	8000428 <__aeabi_f2d>
 8001692:	a31d      	add	r3, pc, #116	; (adr r3, 8001708 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001698:	f7fe ff1e 	bl	80004d8 <__aeabi_dmul>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4620      	mov	r0, r4
 80016a2:	4629      	mov	r1, r5
 80016a4:	f7fe fd60 	bl	8000168 <__aeabi_dsub>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4610      	mov	r0, r2
 80016ae:	4619      	mov	r1, r3
 80016b0:	f04f 0200 	mov.w	r2, #0
 80016b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016b8:	f7ff f838 	bl	800072c <__aeabi_ddiv>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4610      	mov	r0, r2
 80016c2:	4619      	mov	r1, r3
 80016c4:	f04f 0200 	mov.w	r2, #0
 80016c8:	4b13      	ldr	r3, [pc, #76]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80016ca:	f7fe fd4f 	bl	800016c <__adddf3>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4610      	mov	r0, r2
 80016d4:	4619      	mov	r1, r3
 80016d6:	f7ff f9d7 	bl	8000a88 <__aeabi_d2f>
 80016da:	4603      	mov	r3, r0
 80016dc:	60bb      	str	r3, [r7, #8]
	  _writeDutyCyclePWM(Ua, Ub, Uc);
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	68f9      	ldr	r1, [r7, #12]
 80016e2:	6938      	ldr	r0, [r7, #16]
 80016e4:	f000 f81a 	bl	800171c <_writeDutyCyclePWM>
	  count++;
 80016e8:	4b09      	ldr	r3, [pc, #36]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	4a08      	ldr	r2, [pc, #32]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80016f0:	6013      	str	r3, [r2, #0]

  }
}
 80016f2:	bf00      	nop
 80016f4:	3728      	adds	r7, #40	; 0x28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bdb0      	pop	{r4, r5, r7, pc}
 80016fa:	bf00      	nop
 80016fc:	f3af 8000 	nop.w
 8001700:	382daf40 	.word	0x382daf40
 8001704:	3fd0c152 	.word	0x3fd0c152
 8001708:	e857b07f 	.word	0xe857b07f
 800170c:	3febb67a 	.word	0x3febb67a
 8001710:	200001f8 	.word	0x200001f8
 8001714:	bfe00000 	.word	0xbfe00000
 8001718:	3fe00000 	.word	0x3fe00000

0800171c <_writeDutyCyclePWM>:

void _writeDutyCyclePWM(float dc_a, float dc_b, float dc_c)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
	 TIM1->CCR1 = (int)(dc_a * _PWM_RANGE);
 8001728:	4912      	ldr	r1, [pc, #72]	; (8001774 <_writeDutyCyclePWM+0x58>)
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	f7ff fb0a 	bl	8000d44 <__aeabi_fmul>
 8001730:	4603      	mov	r3, r0
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fc56 	bl	8000fe4 <__aeabi_f2iz>
 8001738:	4602      	mov	r2, r0
 800173a:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <_writeDutyCyclePWM+0x5c>)
 800173c:	635a      	str	r2, [r3, #52]	; 0x34
	 TIM1->CCR3 = (int)(dc_b * _PWM_RANGE);
 800173e:	490d      	ldr	r1, [pc, #52]	; (8001774 <_writeDutyCyclePWM+0x58>)
 8001740:	68b8      	ldr	r0, [r7, #8]
 8001742:	f7ff faff 	bl	8000d44 <__aeabi_fmul>
 8001746:	4603      	mov	r3, r0
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff fc4b 	bl	8000fe4 <__aeabi_f2iz>
 800174e:	4602      	mov	r2, r0
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <_writeDutyCyclePWM+0x5c>)
 8001752:	63da      	str	r2, [r3, #60]	; 0x3c
	 TIM1->CCR2 = (int)(dc_c * _PWM_RANGE);
 8001754:	4907      	ldr	r1, [pc, #28]	; (8001774 <_writeDutyCyclePWM+0x58>)
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff faf4 	bl	8000d44 <__aeabi_fmul>
 800175c:	4603      	mov	r3, r0
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff fc40 	bl	8000fe4 <__aeabi_f2iz>
 8001764:	4602      	mov	r2, r0
 8001766:	4b04      	ldr	r3, [pc, #16]	; (8001778 <_writeDutyCyclePWM+0x5c>)
 8001768:	639a      	str	r2, [r3, #56]	; 0x38
}
 800176a:	bf00      	nop
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	4479c000 	.word	0x4479c000
 8001778:	40012c00 	.word	0x40012c00

0800177c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b0ae      	sub	sp, #184	; 0xb8
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001782:	f000 fd1f 	bl	80021c4 <HAL_Init>

  /* USER CODE BEGIN Init */
  AS5600 as5600(hi2c1, huart1);
 8001786:	f107 0318 	add.w	r3, r7, #24
 800178a:	4a1e      	ldr	r2, [pc, #120]	; (8001804 <main+0x88>)
 800178c:	491e      	ldr	r1, [pc, #120]	; (8001808 <main+0x8c>)
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff fe6c 	bl	800146c <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef>
  Motor_FOC motor(12);
 8001794:	463b      	mov	r3, r7
 8001796:	491d      	ldr	r1, [pc, #116]	; (800180c <main+0x90>)
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff fe41 	bl	8001420 <_ZN9Motor_FOCC1Ef>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800179e:	f000 f83f 	bl	8001820 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017a2:	f000 fa0b 	bl	8001bbc <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 80017a6:	f000 f88b 	bl	80018c0 <_ZL12MX_I2C1_Initv>
  MX_USART1_UART_Init();
 80017aa:	f000 f9d9 	bl	8001b60 <_ZL19MX_USART1_UART_Initv>
  MX_TIM1_Init();
 80017ae:	f000 f8bb 	bl	8001928 <_ZL12MX_TIM1_Initv>
  MX_TIM2_Init();
 80017b2:	f000 f979 	bl	8001aa8 <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80017b6:	4816      	ldr	r0, [pc, #88]	; (8001810 <main+0x94>)
 80017b8:	f001 fe6e 	bl	8003498 <HAL_TIM_Base_Start_IT>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80017bc:	2100      	movs	r1, #0
 80017be:	4815      	ldr	r0, [pc, #84]	; (8001814 <main+0x98>)
 80017c0:	f002 fd00 	bl	80041c4 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, 	TIM_CHANNEL_2);
 80017c4:	2104      	movs	r1, #4
 80017c6:	4813      	ldr	r0, [pc, #76]	; (8001814 <main+0x98>)
 80017c8:	f001 ff08 	bl	80035dc <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80017cc:	2108      	movs	r1, #8
 80017ce:	4811      	ldr	r0, [pc, #68]	; (8001814 <main+0x98>)
 80017d0:	f002 fcf8 	bl	80041c4 <HAL_TIMEx_PWMN_Start>


  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80017d4:	2201      	movs	r2, #1
 80017d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017da:	480f      	ldr	r0, [pc, #60]	; (8001818 <main+0x9c>)
 80017dc:	f001 f896 	bl	800290c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80017e0:	2201      	movs	r2, #1
 80017e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017e6:	480d      	ldr	r0, [pc, #52]	; (800181c <main+0xa0>)
 80017e8:	f001 f890 	bl	800290c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80017ec:	2201      	movs	r2, #1
 80017ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017f2:	480a      	ldr	r0, [pc, #40]	; (800181c <main+0xa0>)
 80017f4:	f001 f88a 	bl	800290c <HAL_GPIO_WritePin>
	  HAL_Delay(100);


	  motor.move(target);
	  */
	  motor.loopFOC();
 80017f8:	463b      	mov	r3, r7
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fe21 	bl	8001442 <_ZN9Motor_FOC7loopFOCEv>
 8001800:	e7fa      	b.n	80017f8 <main+0x7c>
 8001802:	bf00      	nop
 8001804:	200002e0 	.word	0x200002e0
 8001808:	200001fc 	.word	0x200001fc
 800180c:	41400000 	.word	0x41400000
 8001810:	20000298 	.word	0x20000298
 8001814:	20000250 	.word	0x20000250
 8001818:	40010c00 	.word	0x40010c00
 800181c:	40010800 	.word	0x40010800

08001820 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b090      	sub	sp, #64	; 0x40
 8001824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001826:	f107 0318 	add.w	r3, r7, #24
 800182a:	2228      	movs	r2, #40	; 0x28
 800182c:	2100      	movs	r1, #0
 800182e:	4618      	mov	r0, r3
 8001830:	f003 fa7e 	bl	8004d30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
 8001840:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001842:	2301      	movs	r3, #1
 8001844:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001846:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800184a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800184c:	2300      	movs	r3, #0
 800184e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001850:	2301      	movs	r3, #1
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001854:	2302      	movs	r3, #2
 8001856:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001858:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800185c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800185e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001862:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001864:	f107 0318 	add.w	r3, r7, #24
 8001868:	4618      	mov	r0, r3
 800186a:	f001 f9ab 	bl	8002bc4 <HAL_RCC_OscConfig>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	bf14      	ite	ne
 8001874:	2301      	movne	r3, #1
 8001876:	2300      	moveq	r3, #0
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800187e:	f000 f9ff 	bl	8001c80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001882:	230f      	movs	r3, #15
 8001884:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001886:	2302      	movs	r3, #2
 8001888:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800188e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	2102      	movs	r1, #2
 800189c:	4618      	mov	r0, r3
 800189e:	f001 fc13 	bl	80030c8 <HAL_RCC_ClockConfig>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	bf14      	ite	ne
 80018a8:	2301      	movne	r3, #1
 80018aa:	2300      	moveq	r3, #0
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80018b2:	f000 f9e5 	bl	8001c80 <Error_Handler>
  }
}
 80018b6:	bf00      	nop
 80018b8:	3740      	adds	r7, #64	; 0x40
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018c4:	4b15      	ldr	r3, [pc, #84]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018c6:	4a16      	ldr	r2, [pc, #88]	; (8001920 <_ZL12MX_I2C1_Initv+0x60>)
 80018c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018cc:	4a15      	ldr	r2, [pc, #84]	; (8001924 <_ZL12MX_I2C1_Initv+0x64>)
 80018ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018d8:	2200      	movs	r2, #0
 80018da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018e4:	4b0d      	ldr	r3, [pc, #52]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018ea:	4b0c      	ldr	r3, [pc, #48]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018fc:	4807      	ldr	r0, [pc, #28]	; (800191c <_ZL12MX_I2C1_Initv+0x5c>)
 80018fe:	f001 f81d 	bl	800293c <HAL_I2C_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	bf14      	ite	ne
 8001908:	2301      	movne	r3, #1
 800190a:	2300      	moveq	r3, #0
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001912:	f000 f9b5 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200001fc 	.word	0x200001fc
 8001920:	40005400 	.word	0x40005400
 8001924:	000186a0 	.word	0x000186a0

08001928 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b092      	sub	sp, #72	; 0x48
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800192e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001938:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
 8001948:	615a      	str	r2, [r3, #20]
 800194a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	2220      	movs	r2, #32
 8001950:	2100      	movs	r1, #0
 8001952:	4618      	mov	r0, r3
 8001954:	f003 f9ec 	bl	8004d30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001958:	4b51      	ldr	r3, [pc, #324]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 800195a:	4a52      	ldr	r2, [pc, #328]	; (8001aa4 <_ZL12MX_TIM1_Initv+0x17c>)
 800195c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 800195e:	4b50      	ldr	r3, [pc, #320]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001960:	2207      	movs	r2, #7
 8001962:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001964:	4b4e      	ldr	r3, [pc, #312]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800196a:	4b4d      	ldr	r3, [pc, #308]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 800196c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001970:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001972:	4b4b      	ldr	r3, [pc, #300]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001978:	4b49      	ldr	r3, [pc, #292]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 800197a:	2200      	movs	r2, #0
 800197c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197e:	4b48      	ldr	r3, [pc, #288]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001984:	4846      	ldr	r0, [pc, #280]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001986:	f001 fdd9 	bl	800353c <HAL_TIM_PWM_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	bf14      	ite	ne
 8001990:	2301      	movne	r3, #1
 8001992:	2300      	moveq	r3, #0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 800199a:	f000 f971 	bl	8001c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199e:	2300      	movs	r3, #0
 80019a0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019aa:	4619      	mov	r1, r3
 80019ac:	483c      	ldr	r0, [pc, #240]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 80019ae:	f002 fca7 	bl	8004300 <HAL_TIMEx_MasterConfigSynchronization>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	bf14      	ite	ne
 80019b8:	2301      	movne	r3, #1
 80019ba:	2300      	moveq	r3, #0
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 80019c2:	f000 f95d 	bl	8001c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019c6:	2360      	movs	r3, #96	; 0x60
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 80019ca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019d0:	2300      	movs	r3, #0
 80019d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019d4:	2300      	movs	r3, #0
 80019d6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019d8:	2300      	movs	r3, #0
 80019da:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019dc:	2300      	movs	r3, #0
 80019de:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019e0:	2300      	movs	r3, #0
 80019e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e8:	2200      	movs	r2, #0
 80019ea:	4619      	mov	r1, r3
 80019ec:	482c      	ldr	r0, [pc, #176]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 80019ee:	f001 ff9f 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	bf14      	ite	ne
 80019f8:	2301      	movne	r3, #1
 80019fa:	2300      	moveq	r3, #0
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <_ZL12MX_TIM1_Initv+0xde>
  {
    Error_Handler();
 8001a02:	f000 f93d 	bl	8001c80 <Error_Handler>
  }
  sConfigOC.Pulse = 400;
 8001a06:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a10:	2204      	movs	r2, #4
 8001a12:	4619      	mov	r1, r3
 8001a14:	4822      	ldr	r0, [pc, #136]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001a16:	f001 ff8b 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	bf14      	ite	ne
 8001a20:	2301      	movne	r3, #1
 8001a22:	2300      	moveq	r3, #0
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <_ZL12MX_TIM1_Initv+0x106>
  {
    Error_Handler();
 8001a2a:	f000 f929 	bl	8001c80 <Error_Handler>
  }
  sConfigOC.Pulse = 250;
 8001a2e:	23fa      	movs	r3, #250	; 0xfa
 8001a30:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a36:	2208      	movs	r2, #8
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4819      	ldr	r0, [pc, #100]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001a3c:	f001 ff78 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	bf14      	ite	ne
 8001a46:	2301      	movne	r3, #1
 8001a48:	2300      	moveq	r3, #0
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <_ZL12MX_TIM1_Initv+0x12c>
  {
    Error_Handler();
 8001a50:	f000 f916 	bl	8001c80 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a54:	2300      	movs	r3, #0
 8001a56:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a6c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a72:	1d3b      	adds	r3, r7, #4
 8001a74:	4619      	mov	r1, r3
 8001a76:	480a      	ldr	r0, [pc, #40]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001a78:	f002 fca0 	bl	80043bc <HAL_TIMEx_ConfigBreakDeadTime>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	bf14      	ite	ne
 8001a82:	2301      	movne	r3, #1
 8001a84:	2300      	moveq	r3, #0
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <_ZL12MX_TIM1_Initv+0x168>
  {
    Error_Handler();
 8001a8c:	f000 f8f8 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a90:	4803      	ldr	r0, [pc, #12]	; (8001aa0 <_ZL12MX_TIM1_Initv+0x178>)
 8001a92:	f000 f9bf 	bl	8001e14 <HAL_TIM_MspPostInit>

}
 8001a96:	bf00      	nop
 8001a98:	3748      	adds	r7, #72	; 0x48
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000250 	.word	0x20000250
 8001aa4:	40012c00 	.word	0x40012c00

08001aa8 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aae:	f107 0308 	add.w	r3, r7, #8
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
 8001ab8:	609a      	str	r2, [r3, #8]
 8001aba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001abc:	463b      	mov	r3, r7
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ac4:	4b25      	ldr	r3, [pc, #148]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001ac6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001aca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 120-1;
 8001acc:	4b23      	ldr	r3, [pc, #140]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001ace:	2277      	movs	r2, #119	; 0x77
 8001ad0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad2:	4b22      	ldr	r3, [pc, #136]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001ad8:	4b20      	ldr	r3, [pc, #128]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001ada:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ade:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ae0:	4b1e      	ldr	r3, [pc, #120]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae6:	4b1d      	ldr	r3, [pc, #116]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aec:	481b      	ldr	r0, [pc, #108]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001aee:	f001 fc83 	bl	80033f8 <HAL_TIM_Base_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	bf14      	ite	ne
 8001af8:	2301      	movne	r3, #1
 8001afa:	2300      	moveq	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001b02:	f000 f8bd 	bl	8001c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b0a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b0c:	f107 0308 	add.w	r3, r7, #8
 8001b10:	4619      	mov	r1, r3
 8001b12:	4812      	ldr	r0, [pc, #72]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001b14:	f001 ffca 	bl	8003aac <HAL_TIM_ConfigClockSource>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	bf14      	ite	ne
 8001b1e:	2301      	movne	r3, #1
 8001b20:	2300      	moveq	r3, #0
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001b28:	f000 f8aa 	bl	8001c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b34:	463b      	mov	r3, r7
 8001b36:	4619      	mov	r1, r3
 8001b38:	4808      	ldr	r0, [pc, #32]	; (8001b5c <_ZL12MX_TIM2_Initv+0xb4>)
 8001b3a:	f002 fbe1 	bl	8004300 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	bf14      	ite	ne
 8001b44:	2301      	movne	r3, #1
 8001b46:	2300      	moveq	r3, #0
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001b4e:	f000 f897 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b52:	bf00      	nop
 8001b54:	3718      	adds	r7, #24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000298 	.word	0x20000298

08001b60 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b64:	4b13      	ldr	r3, [pc, #76]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b66:	4a14      	ldr	r2, [pc, #80]	; (8001bb8 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001b68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b6a:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b72:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b86:	220c      	movs	r2, #12
 8001b88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b96:	4807      	ldr	r0, [pc, #28]	; (8001bb4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001b98:	f002 fc97 	bl	80044ca <HAL_UART_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	bf14      	ite	ne
 8001ba2:	2301      	movne	r3, #1
 8001ba4:	2300      	moveq	r3, #0
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8001bac:	f000 f868 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	200002e0 	.word	0x200002e0
 8001bb8:	40013800 	.word	0x40013800

08001bbc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b088      	sub	sp, #32
 8001bc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc2:	f107 0310 	add.w	r3, r7, #16
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	609a      	str	r2, [r3, #8]
 8001bce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bd0:	4b28      	ldr	r3, [pc, #160]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	4a27      	ldr	r2, [pc, #156]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001bd6:	f043 0320 	orr.w	r3, r3, #32
 8001bda:	6193      	str	r3, [r2, #24]
 8001bdc:	4b25      	ldr	r3, [pc, #148]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	f003 0320 	and.w	r3, r3, #32
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be8:	4b22      	ldr	r3, [pc, #136]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	4a21      	ldr	r2, [pc, #132]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001bee:	f043 0308 	orr.w	r3, r3, #8
 8001bf2:	6193      	str	r3, [r2, #24]
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	f003 0308 	and.w	r3, r3, #8
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c00:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	4a1b      	ldr	r2, [pc, #108]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001c06:	f043 0304 	orr.w	r3, r3, #4
 8001c0a:	6193      	str	r3, [r2, #24]
 8001c0c:	4b19      	ldr	r3, [pc, #100]	; (8001c74 <_ZL12MX_GPIO_Initv+0xb8>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	607b      	str	r3, [r7, #4]
 8001c16:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c1e:	4816      	ldr	r0, [pc, #88]	; (8001c78 <_ZL12MX_GPIO_Initv+0xbc>)
 8001c20:	f000 fe74 	bl	800290c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 8001c24:	2200      	movs	r2, #0
 8001c26:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8001c2a:	4814      	ldr	r0, [pc, #80]	; (8001c7c <_ZL12MX_GPIO_Initv+0xc0>)
 8001c2c:	f000 fe6e 	bl	800290c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001c30:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	2301      	movs	r3, #1
 8001c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c42:	f107 0310 	add.w	r3, r7, #16
 8001c46:	4619      	mov	r1, r3
 8001c48:	480b      	ldr	r0, [pc, #44]	; (8001c78 <_ZL12MX_GPIO_Initv+0xbc>)
 8001c4a:	f000 fcdb 	bl	8002604 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001c4e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001c52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c54:	2301      	movs	r3, #1
 8001c56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c60:	f107 0310 	add.w	r3, r7, #16
 8001c64:	4619      	mov	r1, r3
 8001c66:	4805      	ldr	r0, [pc, #20]	; (8001c7c <_ZL12MX_GPIO_Initv+0xc0>)
 8001c68:	f000 fccc 	bl	8002604 <HAL_GPIO_Init>

}
 8001c6c:	bf00      	nop
 8001c6e:	3720      	adds	r7, #32
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40010c00 	.word	0x40010c00
 8001c7c:	40010800 	.word	0x40010800

08001c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c84:	b672      	cpsid	i
}
 8001c86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <Error_Handler+0x8>
	...

08001c8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c92:	4b15      	ldr	r3, [pc, #84]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	4a14      	ldr	r2, [pc, #80]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6193      	str	r3, [r2, #24]
 8001c9e:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001caa:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	4a0e      	ldr	r2, [pc, #56]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001cb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb4:	61d3      	str	r3, [r2, #28]
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	607b      	str	r3, [r7, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	; (8001cec <HAL_MspInit+0x60>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	4a04      	ldr	r2, [pc, #16]	; (8001cec <HAL_MspInit+0x60>)
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40010000 	.word	0x40010000

08001cf0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	; 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a1d      	ldr	r2, [pc, #116]	; (8001d80 <HAL_I2C_MspInit+0x90>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d132      	bne.n	8001d76 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d10:	4b1c      	ldr	r3, [pc, #112]	; (8001d84 <HAL_I2C_MspInit+0x94>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	4a1b      	ldr	r2, [pc, #108]	; (8001d84 <HAL_I2C_MspInit+0x94>)
 8001d16:	f043 0308 	orr.w	r3, r3, #8
 8001d1a:	6193      	str	r3, [r2, #24]
 8001d1c:	4b19      	ldr	r3, [pc, #100]	; (8001d84 <HAL_I2C_MspInit+0x94>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0308 	and.w	r3, r3, #8
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d28:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d2e:	2312      	movs	r3, #18
 8001d30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d32:	2303      	movs	r3, #3
 8001d34:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d36:	f107 0314 	add.w	r3, r7, #20
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4812      	ldr	r0, [pc, #72]	; (8001d88 <HAL_I2C_MspInit+0x98>)
 8001d3e:	f000 fc61 	bl	8002604 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001d42:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <HAL_I2C_MspInit+0x9c>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
 8001d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d4a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d52:	f043 0302 	orr.w	r3, r3, #2
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24
 8001d58:	4a0c      	ldr	r2, [pc, #48]	; (8001d8c <HAL_I2C_MspInit+0x9c>)
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d5e:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <HAL_I2C_MspInit+0x94>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	4a08      	ldr	r2, [pc, #32]	; (8001d84 <HAL_I2C_MspInit+0x94>)
 8001d64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d68:	61d3      	str	r3, [r2, #28]
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_I2C_MspInit+0x94>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d76:	bf00      	nop
 8001d78:	3728      	adds	r7, #40	; 0x28
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40005400 	.word	0x40005400
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40010c00 	.word	0x40010c00
 8001d8c:	40010000 	.word	0x40010000

08001d90 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a09      	ldr	r2, [pc, #36]	; (8001dc4 <HAL_TIM_PWM_MspInit+0x34>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d10b      	bne.n	8001dba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001da2:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <HAL_TIM_PWM_MspInit+0x38>)
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <HAL_TIM_PWM_MspInit+0x38>)
 8001da8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001dac:	6193      	str	r3, [r2, #24]
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <HAL_TIM_PWM_MspInit+0x38>)
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	40012c00 	.word	0x40012c00
 8001dc8:	40021000 	.word	0x40021000

08001dcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ddc:	d113      	bne.n	8001e06 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dde:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <HAL_TIM_Base_MspInit+0x44>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	4a0b      	ldr	r2, [pc, #44]	; (8001e10 <HAL_TIM_Base_MspInit+0x44>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	61d3      	str	r3, [r2, #28]
 8001dea:	4b09      	ldr	r3, [pc, #36]	; (8001e10 <HAL_TIM_Base_MspInit+0x44>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	201c      	movs	r0, #28
 8001dfc:	f000 fb1b 	bl	8002436 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e00:	201c      	movs	r0, #28
 8001e02:	f000 fb34 	bl	800246e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40021000 	.word	0x40021000

08001e14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a1c      	ldr	r2, [pc, #112]	; (8001ea0 <HAL_TIM_MspPostInit+0x8c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d131      	bne.n	8001e98 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e34:	4b1b      	ldr	r3, [pc, #108]	; (8001ea4 <HAL_TIM_MspPostInit+0x90>)
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	4a1a      	ldr	r2, [pc, #104]	; (8001ea4 <HAL_TIM_MspPostInit+0x90>)
 8001e3a:	f043 0308 	orr.w	r3, r3, #8
 8001e3e:	6193      	str	r3, [r2, #24]
 8001e40:	4b18      	ldr	r3, [pc, #96]	; (8001ea4 <HAL_TIM_MspPostInit+0x90>)
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	f003 0308 	and.w	r3, r3, #8
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4c:	4b15      	ldr	r3, [pc, #84]	; (8001ea4 <HAL_TIM_MspPostInit+0x90>)
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	4a14      	ldr	r2, [pc, #80]	; (8001ea4 <HAL_TIM_MspPostInit+0x90>)
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	6193      	str	r3, [r2, #24]
 8001e58:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <HAL_TIM_MspPostInit+0x90>)
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	f003 0304 	and.w	r3, r3, #4
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PB15     ------> TIM1_CH3N
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001e64:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001e68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e72:	f107 0310 	add.w	r3, r7, #16
 8001e76:	4619      	mov	r1, r3
 8001e78:	480b      	ldr	r0, [pc, #44]	; (8001ea8 <HAL_TIM_MspPostInit+0x94>)
 8001e7a:	f000 fbc3 	bl	8002604 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e84:	2302      	movs	r3, #2
 8001e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8c:	f107 0310 	add.w	r3, r7, #16
 8001e90:	4619      	mov	r1, r3
 8001e92:	4806      	ldr	r0, [pc, #24]	; (8001eac <HAL_TIM_MspPostInit+0x98>)
 8001e94:	f000 fbb6 	bl	8002604 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e98:	bf00      	nop
 8001e9a:	3720      	adds	r7, #32
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40012c00 	.word	0x40012c00
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40010c00 	.word	0x40010c00
 8001eac:	40010800 	.word	0x40010800

08001eb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	; 0x28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a26      	ldr	r2, [pc, #152]	; (8001f64 <HAL_UART_MspInit+0xb4>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d145      	bne.n	8001f5c <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ed0:	4b25      	ldr	r3, [pc, #148]	; (8001f68 <HAL_UART_MspInit+0xb8>)
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	4a24      	ldr	r2, [pc, #144]	; (8001f68 <HAL_UART_MspInit+0xb8>)
 8001ed6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eda:	6193      	str	r3, [r2, #24]
 8001edc:	4b22      	ldr	r3, [pc, #136]	; (8001f68 <HAL_UART_MspInit+0xb8>)
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee8:	4b1f      	ldr	r3, [pc, #124]	; (8001f68 <HAL_UART_MspInit+0xb8>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	4a1e      	ldr	r2, [pc, #120]	; (8001f68 <HAL_UART_MspInit+0xb8>)
 8001eee:	f043 0308 	orr.w	r3, r3, #8
 8001ef2:	6193      	str	r3, [r2, #24]
 8001ef4:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <HAL_UART_MspInit+0xb8>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f003 0308 	and.w	r3, r3, #8
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f00:	2340      	movs	r3, #64	; 0x40
 8001f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	4619      	mov	r1, r3
 8001f12:	4816      	ldr	r0, [pc, #88]	; (8001f6c <HAL_UART_MspInit+0xbc>)
 8001f14:	f000 fb76 	bl	8002604 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f18:	2380      	movs	r3, #128	; 0x80
 8001f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f24:	f107 0314 	add.w	r3, r7, #20
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4810      	ldr	r0, [pc, #64]	; (8001f6c <HAL_UART_MspInit+0xbc>)
 8001f2c:	f000 fb6a 	bl	8002604 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001f30:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_UART_MspInit+0xc0>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f40:	f043 0304 	orr.w	r3, r3, #4
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
 8001f46:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <HAL_UART_MspInit+0xc0>)
 8001f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4a:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2101      	movs	r1, #1
 8001f50:	2025      	movs	r0, #37	; 0x25
 8001f52:	f000 fa70 	bl	8002436 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f56:	2025      	movs	r0, #37	; 0x25
 8001f58:	f000 fa89 	bl	800246e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f5c:	bf00      	nop
 8001f5e:	3728      	adds	r7, #40	; 0x28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40013800 	.word	0x40013800
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40010c00 	.word	0x40010c00
 8001f70:	40010000 	.word	0x40010000

08001f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f78:	e7fe      	b.n	8001f78 <NMI_Handler+0x4>

08001f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7e:	e7fe      	b.n	8001f7e <HardFault_Handler+0x4>

08001f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f84:	e7fe      	b.n	8001f84 <MemManage_Handler+0x4>

08001f86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f86:	b480      	push	{r7}
 8001f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8a:	e7fe      	b.n	8001f8a <BusFault_Handler+0x4>

08001f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f90:	e7fe      	b.n	8001f90 <UsageFault_Handler+0x4>

08001f92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bc80      	pop	{r7}
 8001f9c:	4770      	bx	lr

08001f9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr

08001faa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001faa:	b480      	push	{r7}
 8001fac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr

08001fb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fba:	f000 f949 	bl	8002250 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fc8:	4802      	ldr	r0, [pc, #8]	; (8001fd4 <TIM2_IRQHandler+0x10>)
 8001fca:	f001 fba9 	bl	8003720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	20000298 	.word	0x20000298

08001fd8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fdc:	4802      	ldr	r0, [pc, #8]	; (8001fe8 <USART1_IRQHandler+0x10>)
 8001fde:	f002 fac1 	bl	8004564 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	200002e0 	.word	0x200002e0

08001fec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
	return 1;
 8001ff0:	2301      	movs	r3, #1
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr

08001ffa <_kill>:

int _kill(int pid, int sig)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002004:	f002 fe5c 	bl	8004cc0 <__errno>
 8002008:	4603      	mov	r3, r0
 800200a:	2216      	movs	r2, #22
 800200c:	601a      	str	r2, [r3, #0]
	return -1;
 800200e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <_exit>:

void _exit (int status)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b082      	sub	sp, #8
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002022:	f04f 31ff 	mov.w	r1, #4294967295
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7ff ffe7 	bl	8001ffa <_kill>
	while (1) {}		/* Make sure we hang here */
 800202c:	e7fe      	b.n	800202c <_exit+0x12>

0800202e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b086      	sub	sp, #24
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	e00a      	b.n	8002056 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002040:	f3af 8000 	nop.w
 8002044:	4601      	mov	r1, r0
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	1c5a      	adds	r2, r3, #1
 800204a:	60ba      	str	r2, [r7, #8]
 800204c:	b2ca      	uxtb	r2, r1
 800204e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	3301      	adds	r3, #1
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	429a      	cmp	r2, r3
 800205c:	dbf0      	blt.n	8002040 <_read+0x12>
	}

return len;
 800205e:	687b      	ldr	r3, [r7, #4]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	e009      	b.n	800208e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	60ba      	str	r2, [r7, #8]
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	3301      	adds	r3, #1
 800208c:	617b      	str	r3, [r7, #20]
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	429a      	cmp	r2, r3
 8002094:	dbf1      	blt.n	800207a <_write+0x12>
	}
	return len;
 8002096:	687b      	ldr	r3, [r7, #4]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <_close>:

int _close(int file)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
	return -1;
 80020a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr

080020b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020b6:	b480      	push	{r7}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
 80020be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020c6:	605a      	str	r2, [r3, #4]
	return 0;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr

080020d4 <_isatty>:

int _isatty(int file)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
	return 1;
 80020dc:	2301      	movs	r3, #1
}
 80020de:	4618      	mov	r0, r3
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr

080020e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
	return 0;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr

08002100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002108:	4a14      	ldr	r2, [pc, #80]	; (800215c <_sbrk+0x5c>)
 800210a:	4b15      	ldr	r3, [pc, #84]	; (8002160 <_sbrk+0x60>)
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002114:	4b13      	ldr	r3, [pc, #76]	; (8002164 <_sbrk+0x64>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d102      	bne.n	8002122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800211c:	4b11      	ldr	r3, [pc, #68]	; (8002164 <_sbrk+0x64>)
 800211e:	4a12      	ldr	r2, [pc, #72]	; (8002168 <_sbrk+0x68>)
 8002120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002122:	4b10      	ldr	r3, [pc, #64]	; (8002164 <_sbrk+0x64>)
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4413      	add	r3, r2
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	429a      	cmp	r2, r3
 800212e:	d207      	bcs.n	8002140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002130:	f002 fdc6 	bl	8004cc0 <__errno>
 8002134:	4603      	mov	r3, r0
 8002136:	220c      	movs	r2, #12
 8002138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800213a:	f04f 33ff 	mov.w	r3, #4294967295
 800213e:	e009      	b.n	8002154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002140:	4b08      	ldr	r3, [pc, #32]	; (8002164 <_sbrk+0x64>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002146:	4b07      	ldr	r3, [pc, #28]	; (8002164 <_sbrk+0x64>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4413      	add	r3, r2
 800214e:	4a05      	ldr	r2, [pc, #20]	; (8002164 <_sbrk+0x64>)
 8002150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002152:	68fb      	ldr	r3, [r7, #12]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20005000 	.word	0x20005000
 8002160:	00000400 	.word	0x00000400
 8002164:	20000324 	.word	0x20000324
 8002168:	20000340 	.word	0x20000340

0800216c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr

08002178 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002178:	480c      	ldr	r0, [pc, #48]	; (80021ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800217a:	490d      	ldr	r1, [pc, #52]	; (80021b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800217c:	4a0d      	ldr	r2, [pc, #52]	; (80021b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800217e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002180:	e002      	b.n	8002188 <LoopCopyDataInit>

08002182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002186:	3304      	adds	r3, #4

08002188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800218a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800218c:	d3f9      	bcc.n	8002182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800218e:	4a0a      	ldr	r2, [pc, #40]	; (80021b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002190:	4c0a      	ldr	r4, [pc, #40]	; (80021bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002194:	e001      	b.n	800219a <LoopFillZerobss>

08002196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002198:	3204      	adds	r2, #4

0800219a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800219a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800219c:	d3fb      	bcc.n	8002196 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800219e:	f7ff ffe5 	bl	800216c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021a2:	f002 fd93 	bl	8004ccc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021a6:	f7ff fae9 	bl	800177c <main>
  bx lr
 80021aa:	4770      	bx	lr
  ldr r0, =_sdata
 80021ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021b0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80021b4:	08007e84 	.word	0x08007e84
  ldr r2, =_sbss
 80021b8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80021bc:	2000033c 	.word	0x2000033c

080021c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021c0:	e7fe      	b.n	80021c0 <ADC1_2_IRQHandler>
	...

080021c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021c8:	4b08      	ldr	r3, [pc, #32]	; (80021ec <HAL_Init+0x28>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a07      	ldr	r2, [pc, #28]	; (80021ec <HAL_Init+0x28>)
 80021ce:	f043 0310 	orr.w	r3, r3, #16
 80021d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d4:	2003      	movs	r0, #3
 80021d6:	f000 f923 	bl	8002420 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021da:	200f      	movs	r0, #15
 80021dc:	f000 f808 	bl	80021f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021e0:	f7ff fd54 	bl	8001c8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40022000 	.word	0x40022000

080021f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021f8:	4b12      	ldr	r3, [pc, #72]	; (8002244 <HAL_InitTick+0x54>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4b12      	ldr	r3, [pc, #72]	; (8002248 <HAL_InitTick+0x58>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	4619      	mov	r1, r3
 8002202:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002206:	fbb3 f3f1 	udiv	r3, r3, r1
 800220a:	fbb2 f3f3 	udiv	r3, r2, r3
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f93b 	bl	800248a <HAL_SYSTICK_Config>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e00e      	b.n	800223c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b0f      	cmp	r3, #15
 8002222:	d80a      	bhi.n	800223a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002224:	2200      	movs	r2, #0
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	f04f 30ff 	mov.w	r0, #4294967295
 800222c:	f000 f903 	bl	8002436 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002230:	4a06      	ldr	r2, [pc, #24]	; (800224c <HAL_InitTick+0x5c>)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	e000      	b.n	800223c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	20000000 	.word	0x20000000
 8002248:	20000008 	.word	0x20000008
 800224c:	20000004 	.word	0x20000004

08002250 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002254:	4b05      	ldr	r3, [pc, #20]	; (800226c <HAL_IncTick+0x1c>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	461a      	mov	r2, r3
 800225a:	4b05      	ldr	r3, [pc, #20]	; (8002270 <HAL_IncTick+0x20>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4413      	add	r3, r2
 8002260:	4a03      	ldr	r2, [pc, #12]	; (8002270 <HAL_IncTick+0x20>)
 8002262:	6013      	str	r3, [r2, #0]
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr
 800226c:	20000008 	.word	0x20000008
 8002270:	20000328 	.word	0x20000328

08002274 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return uwTick;
 8002278:	4b02      	ldr	r3, [pc, #8]	; (8002284 <HAL_GetTick+0x10>)
 800227a:	681b      	ldr	r3, [r3, #0]
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr
 8002284:	20000328 	.word	0x20000328

08002288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022a4:	4013      	ands	r3, r2
 80022a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ba:	4a04      	ldr	r2, [pc, #16]	; (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	60d3      	str	r3, [r2, #12]
}
 80022c0:	bf00      	nop
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bc80      	pop	{r7}
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <__NVIC_GetPriorityGrouping+0x18>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	0a1b      	lsrs	r3, r3, #8
 80022da:	f003 0307 	and.w	r3, r3, #7
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	db0b      	blt.n	8002316 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	f003 021f 	and.w	r2, r3, #31
 8002304:	4906      	ldr	r1, [pc, #24]	; (8002320 <__NVIC_EnableIRQ+0x34>)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	095b      	lsrs	r3, r3, #5
 800230c:	2001      	movs	r0, #1
 800230e:	fa00 f202 	lsl.w	r2, r0, r2
 8002312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr
 8002320:	e000e100 	.word	0xe000e100

08002324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	6039      	str	r1, [r7, #0]
 800232e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	2b00      	cmp	r3, #0
 8002336:	db0a      	blt.n	800234e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	b2da      	uxtb	r2, r3
 800233c:	490c      	ldr	r1, [pc, #48]	; (8002370 <__NVIC_SetPriority+0x4c>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	0112      	lsls	r2, r2, #4
 8002344:	b2d2      	uxtb	r2, r2
 8002346:	440b      	add	r3, r1
 8002348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800234c:	e00a      	b.n	8002364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4908      	ldr	r1, [pc, #32]	; (8002374 <__NVIC_SetPriority+0x50>)
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	3b04      	subs	r3, #4
 800235c:	0112      	lsls	r2, r2, #4
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	440b      	add	r3, r1
 8002362:	761a      	strb	r2, [r3, #24]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	e000e100 	.word	0xe000e100
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002378:	b480      	push	{r7}
 800237a:	b089      	sub	sp, #36	; 0x24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f1c3 0307 	rsb	r3, r3, #7
 8002392:	2b04      	cmp	r3, #4
 8002394:	bf28      	it	cs
 8002396:	2304      	movcs	r3, #4
 8002398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3304      	adds	r3, #4
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d902      	bls.n	80023a8 <NVIC_EncodePriority+0x30>
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3b03      	subs	r3, #3
 80023a6:	e000      	b.n	80023aa <NVIC_EncodePriority+0x32>
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ac:	f04f 32ff 	mov.w	r2, #4294967295
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43da      	mvns	r2, r3
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	401a      	ands	r2, r3
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ca:	43d9      	mvns	r1, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d0:	4313      	orrs	r3, r2
         );
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3724      	adds	r7, #36	; 0x24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr

080023dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023ec:	d301      	bcc.n	80023f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ee:	2301      	movs	r3, #1
 80023f0:	e00f      	b.n	8002412 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023f2:	4a0a      	ldr	r2, [pc, #40]	; (800241c <SysTick_Config+0x40>)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023fa:	210f      	movs	r1, #15
 80023fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002400:	f7ff ff90 	bl	8002324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <SysTick_Config+0x40>)
 8002406:	2200      	movs	r2, #0
 8002408:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800240a:	4b04      	ldr	r3, [pc, #16]	; (800241c <SysTick_Config+0x40>)
 800240c:	2207      	movs	r2, #7
 800240e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	e000e010 	.word	0xe000e010

08002420 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff ff2d 	bl	8002288 <__NVIC_SetPriorityGrouping>
}
 800242e:	bf00      	nop
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002436:	b580      	push	{r7, lr}
 8002438:	b086      	sub	sp, #24
 800243a:	af00      	add	r7, sp, #0
 800243c:	4603      	mov	r3, r0
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002448:	f7ff ff42 	bl	80022d0 <__NVIC_GetPriorityGrouping>
 800244c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	68b9      	ldr	r1, [r7, #8]
 8002452:	6978      	ldr	r0, [r7, #20]
 8002454:	f7ff ff90 	bl	8002378 <NVIC_EncodePriority>
 8002458:	4602      	mov	r2, r0
 800245a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800245e:	4611      	mov	r1, r2
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ff5f 	bl	8002324 <__NVIC_SetPriority>
}
 8002466:	bf00      	nop
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	4603      	mov	r3, r0
 8002476:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff ff35 	bl	80022ec <__NVIC_EnableIRQ>
}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b082      	sub	sp, #8
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7ff ffa2 	bl	80023dc <SysTick_Config>
 8002498:	4603      	mov	r3, r0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024a2:	b480      	push	{r7}
 80024a4:	b085      	sub	sp, #20
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024aa:	2300      	movs	r3, #0
 80024ac:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d008      	beq.n	80024ca <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2204      	movs	r2, #4
 80024bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e020      	b.n	800250c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 020e 	bic.w	r2, r2, #14
 80024d8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f022 0201 	bic.w	r2, r2, #1
 80024e8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f2:	2101      	movs	r1, #1
 80024f4:	fa01 f202 	lsl.w	r2, r1, r2
 80024f8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2201      	movs	r2, #1
 80024fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800250a:	7bfb      	ldrb	r3, [r7, #15]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	bc80      	pop	{r7}
 8002514:	4770      	bx	lr
	...

08002518 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002520:	2300      	movs	r3, #0
 8002522:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800252a:	2b02      	cmp	r3, #2
 800252c:	d005      	beq.n	800253a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2204      	movs	r2, #4
 8002532:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
 8002538:	e051      	b.n	80025de <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 020e 	bic.w	r2, r2, #14
 8002548:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 0201 	bic.w	r2, r2, #1
 8002558:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a22      	ldr	r2, [pc, #136]	; (80025e8 <HAL_DMA_Abort_IT+0xd0>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d029      	beq.n	80025b8 <HAL_DMA_Abort_IT+0xa0>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a20      	ldr	r2, [pc, #128]	; (80025ec <HAL_DMA_Abort_IT+0xd4>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d022      	beq.n	80025b4 <HAL_DMA_Abort_IT+0x9c>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a1f      	ldr	r2, [pc, #124]	; (80025f0 <HAL_DMA_Abort_IT+0xd8>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d01a      	beq.n	80025ae <HAL_DMA_Abort_IT+0x96>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a1d      	ldr	r2, [pc, #116]	; (80025f4 <HAL_DMA_Abort_IT+0xdc>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d012      	beq.n	80025a8 <HAL_DMA_Abort_IT+0x90>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a1c      	ldr	r2, [pc, #112]	; (80025f8 <HAL_DMA_Abort_IT+0xe0>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d00a      	beq.n	80025a2 <HAL_DMA_Abort_IT+0x8a>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a1a      	ldr	r2, [pc, #104]	; (80025fc <HAL_DMA_Abort_IT+0xe4>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d102      	bne.n	800259c <HAL_DMA_Abort_IT+0x84>
 8002596:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800259a:	e00e      	b.n	80025ba <HAL_DMA_Abort_IT+0xa2>
 800259c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025a0:	e00b      	b.n	80025ba <HAL_DMA_Abort_IT+0xa2>
 80025a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025a6:	e008      	b.n	80025ba <HAL_DMA_Abort_IT+0xa2>
 80025a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025ac:	e005      	b.n	80025ba <HAL_DMA_Abort_IT+0xa2>
 80025ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025b2:	e002      	b.n	80025ba <HAL_DMA_Abort_IT+0xa2>
 80025b4:	2310      	movs	r3, #16
 80025b6:	e000      	b.n	80025ba <HAL_DMA_Abort_IT+0xa2>
 80025b8:	2301      	movs	r3, #1
 80025ba:	4a11      	ldr	r2, [pc, #68]	; (8002600 <HAL_DMA_Abort_IT+0xe8>)
 80025bc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2201      	movs	r2, #1
 80025c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	4798      	blx	r3
    } 
  }
  return status;
 80025de:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40020008 	.word	0x40020008
 80025ec:	4002001c 	.word	0x4002001c
 80025f0:	40020030 	.word	0x40020030
 80025f4:	40020044 	.word	0x40020044
 80025f8:	40020058 	.word	0x40020058
 80025fc:	4002006c 	.word	0x4002006c
 8002600:	40020000 	.word	0x40020000

08002604 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002604:	b480      	push	{r7}
 8002606:	b08b      	sub	sp, #44	; 0x2c
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800260e:	2300      	movs	r3, #0
 8002610:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002612:	2300      	movs	r3, #0
 8002614:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002616:	e169      	b.n	80028ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002618:	2201      	movs	r2, #1
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	69fa      	ldr	r2, [r7, #28]
 8002628:	4013      	ands	r3, r2
 800262a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	429a      	cmp	r2, r3
 8002632:	f040 8158 	bne.w	80028e6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	4a9a      	ldr	r2, [pc, #616]	; (80028a4 <HAL_GPIO_Init+0x2a0>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d05e      	beq.n	80026fe <HAL_GPIO_Init+0xfa>
 8002640:	4a98      	ldr	r2, [pc, #608]	; (80028a4 <HAL_GPIO_Init+0x2a0>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d875      	bhi.n	8002732 <HAL_GPIO_Init+0x12e>
 8002646:	4a98      	ldr	r2, [pc, #608]	; (80028a8 <HAL_GPIO_Init+0x2a4>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d058      	beq.n	80026fe <HAL_GPIO_Init+0xfa>
 800264c:	4a96      	ldr	r2, [pc, #600]	; (80028a8 <HAL_GPIO_Init+0x2a4>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d86f      	bhi.n	8002732 <HAL_GPIO_Init+0x12e>
 8002652:	4a96      	ldr	r2, [pc, #600]	; (80028ac <HAL_GPIO_Init+0x2a8>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d052      	beq.n	80026fe <HAL_GPIO_Init+0xfa>
 8002658:	4a94      	ldr	r2, [pc, #592]	; (80028ac <HAL_GPIO_Init+0x2a8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d869      	bhi.n	8002732 <HAL_GPIO_Init+0x12e>
 800265e:	4a94      	ldr	r2, [pc, #592]	; (80028b0 <HAL_GPIO_Init+0x2ac>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d04c      	beq.n	80026fe <HAL_GPIO_Init+0xfa>
 8002664:	4a92      	ldr	r2, [pc, #584]	; (80028b0 <HAL_GPIO_Init+0x2ac>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d863      	bhi.n	8002732 <HAL_GPIO_Init+0x12e>
 800266a:	4a92      	ldr	r2, [pc, #584]	; (80028b4 <HAL_GPIO_Init+0x2b0>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d046      	beq.n	80026fe <HAL_GPIO_Init+0xfa>
 8002670:	4a90      	ldr	r2, [pc, #576]	; (80028b4 <HAL_GPIO_Init+0x2b0>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d85d      	bhi.n	8002732 <HAL_GPIO_Init+0x12e>
 8002676:	2b12      	cmp	r3, #18
 8002678:	d82a      	bhi.n	80026d0 <HAL_GPIO_Init+0xcc>
 800267a:	2b12      	cmp	r3, #18
 800267c:	d859      	bhi.n	8002732 <HAL_GPIO_Init+0x12e>
 800267e:	a201      	add	r2, pc, #4	; (adr r2, 8002684 <HAL_GPIO_Init+0x80>)
 8002680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002684:	080026ff 	.word	0x080026ff
 8002688:	080026d9 	.word	0x080026d9
 800268c:	080026eb 	.word	0x080026eb
 8002690:	0800272d 	.word	0x0800272d
 8002694:	08002733 	.word	0x08002733
 8002698:	08002733 	.word	0x08002733
 800269c:	08002733 	.word	0x08002733
 80026a0:	08002733 	.word	0x08002733
 80026a4:	08002733 	.word	0x08002733
 80026a8:	08002733 	.word	0x08002733
 80026ac:	08002733 	.word	0x08002733
 80026b0:	08002733 	.word	0x08002733
 80026b4:	08002733 	.word	0x08002733
 80026b8:	08002733 	.word	0x08002733
 80026bc:	08002733 	.word	0x08002733
 80026c0:	08002733 	.word	0x08002733
 80026c4:	08002733 	.word	0x08002733
 80026c8:	080026e1 	.word	0x080026e1
 80026cc:	080026f5 	.word	0x080026f5
 80026d0:	4a79      	ldr	r2, [pc, #484]	; (80028b8 <HAL_GPIO_Init+0x2b4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d013      	beq.n	80026fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026d6:	e02c      	b.n	8002732 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	623b      	str	r3, [r7, #32]
          break;
 80026de:	e029      	b.n	8002734 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	3304      	adds	r3, #4
 80026e6:	623b      	str	r3, [r7, #32]
          break;
 80026e8:	e024      	b.n	8002734 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	3308      	adds	r3, #8
 80026f0:	623b      	str	r3, [r7, #32]
          break;
 80026f2:	e01f      	b.n	8002734 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	330c      	adds	r3, #12
 80026fa:	623b      	str	r3, [r7, #32]
          break;
 80026fc:	e01a      	b.n	8002734 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d102      	bne.n	800270c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002706:	2304      	movs	r3, #4
 8002708:	623b      	str	r3, [r7, #32]
          break;
 800270a:	e013      	b.n	8002734 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d105      	bne.n	8002720 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002714:	2308      	movs	r3, #8
 8002716:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69fa      	ldr	r2, [r7, #28]
 800271c:	611a      	str	r2, [r3, #16]
          break;
 800271e:	e009      	b.n	8002734 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002720:	2308      	movs	r3, #8
 8002722:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69fa      	ldr	r2, [r7, #28]
 8002728:	615a      	str	r2, [r3, #20]
          break;
 800272a:	e003      	b.n	8002734 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800272c:	2300      	movs	r3, #0
 800272e:	623b      	str	r3, [r7, #32]
          break;
 8002730:	e000      	b.n	8002734 <HAL_GPIO_Init+0x130>
          break;
 8002732:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	2bff      	cmp	r3, #255	; 0xff
 8002738:	d801      	bhi.n	800273e <HAL_GPIO_Init+0x13a>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	e001      	b.n	8002742 <HAL_GPIO_Init+0x13e>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3304      	adds	r3, #4
 8002742:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	2bff      	cmp	r3, #255	; 0xff
 8002748:	d802      	bhi.n	8002750 <HAL_GPIO_Init+0x14c>
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	e002      	b.n	8002756 <HAL_GPIO_Init+0x152>
 8002750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002752:	3b08      	subs	r3, #8
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	210f      	movs	r1, #15
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	fa01 f303 	lsl.w	r3, r1, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	401a      	ands	r2, r3
 8002768:	6a39      	ldr	r1, [r7, #32]
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	fa01 f303 	lsl.w	r3, r1, r3
 8002770:	431a      	orrs	r2, r3
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277e:	2b00      	cmp	r3, #0
 8002780:	f000 80b1 	beq.w	80028e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002784:	4b4d      	ldr	r3, [pc, #308]	; (80028bc <HAL_GPIO_Init+0x2b8>)
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	4a4c      	ldr	r2, [pc, #304]	; (80028bc <HAL_GPIO_Init+0x2b8>)
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	6193      	str	r3, [r2, #24]
 8002790:	4b4a      	ldr	r3, [pc, #296]	; (80028bc <HAL_GPIO_Init+0x2b8>)
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	60bb      	str	r3, [r7, #8]
 800279a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800279c:	4a48      	ldr	r2, [pc, #288]	; (80028c0 <HAL_GPIO_Init+0x2bc>)
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	089b      	lsrs	r3, r3, #2
 80027a2:	3302      	adds	r3, #2
 80027a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	f003 0303 	and.w	r3, r3, #3
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	220f      	movs	r2, #15
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	68fa      	ldr	r2, [r7, #12]
 80027bc:	4013      	ands	r3, r2
 80027be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a40      	ldr	r2, [pc, #256]	; (80028c4 <HAL_GPIO_Init+0x2c0>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d013      	beq.n	80027f0 <HAL_GPIO_Init+0x1ec>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a3f      	ldr	r2, [pc, #252]	; (80028c8 <HAL_GPIO_Init+0x2c4>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d00d      	beq.n	80027ec <HAL_GPIO_Init+0x1e8>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a3e      	ldr	r2, [pc, #248]	; (80028cc <HAL_GPIO_Init+0x2c8>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d007      	beq.n	80027e8 <HAL_GPIO_Init+0x1e4>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a3d      	ldr	r2, [pc, #244]	; (80028d0 <HAL_GPIO_Init+0x2cc>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d101      	bne.n	80027e4 <HAL_GPIO_Init+0x1e0>
 80027e0:	2303      	movs	r3, #3
 80027e2:	e006      	b.n	80027f2 <HAL_GPIO_Init+0x1ee>
 80027e4:	2304      	movs	r3, #4
 80027e6:	e004      	b.n	80027f2 <HAL_GPIO_Init+0x1ee>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e002      	b.n	80027f2 <HAL_GPIO_Init+0x1ee>
 80027ec:	2301      	movs	r3, #1
 80027ee:	e000      	b.n	80027f2 <HAL_GPIO_Init+0x1ee>
 80027f0:	2300      	movs	r3, #0
 80027f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027f4:	f002 0203 	and.w	r2, r2, #3
 80027f8:	0092      	lsls	r2, r2, #2
 80027fa:	4093      	lsls	r3, r2
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002802:	492f      	ldr	r1, [pc, #188]	; (80028c0 <HAL_GPIO_Init+0x2bc>)
 8002804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002806:	089b      	lsrs	r3, r3, #2
 8002808:	3302      	adds	r3, #2
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d006      	beq.n	800282a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800281c:	4b2d      	ldr	r3, [pc, #180]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	492c      	ldr	r1, [pc, #176]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	4313      	orrs	r3, r2
 8002826:	600b      	str	r3, [r1, #0]
 8002828:	e006      	b.n	8002838 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800282a:	4b2a      	ldr	r3, [pc, #168]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	43db      	mvns	r3, r3
 8002832:	4928      	ldr	r1, [pc, #160]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 8002834:	4013      	ands	r3, r2
 8002836:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d006      	beq.n	8002852 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002844:	4b23      	ldr	r3, [pc, #140]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	4922      	ldr	r1, [pc, #136]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	4313      	orrs	r3, r2
 800284e:	604b      	str	r3, [r1, #4]
 8002850:	e006      	b.n	8002860 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002852:	4b20      	ldr	r3, [pc, #128]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	43db      	mvns	r3, r3
 800285a:	491e      	ldr	r1, [pc, #120]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 800285c:	4013      	ands	r3, r2
 800285e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d006      	beq.n	800287a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800286c:	4b19      	ldr	r3, [pc, #100]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	4918      	ldr	r1, [pc, #96]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	4313      	orrs	r3, r2
 8002876:	608b      	str	r3, [r1, #8]
 8002878:	e006      	b.n	8002888 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800287a:	4b16      	ldr	r3, [pc, #88]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	43db      	mvns	r3, r3
 8002882:	4914      	ldr	r1, [pc, #80]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 8002884:	4013      	ands	r3, r2
 8002886:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d021      	beq.n	80028d8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002894:	4b0f      	ldr	r3, [pc, #60]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	490e      	ldr	r1, [pc, #56]	; (80028d4 <HAL_GPIO_Init+0x2d0>)
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	4313      	orrs	r3, r2
 800289e:	60cb      	str	r3, [r1, #12]
 80028a0:	e021      	b.n	80028e6 <HAL_GPIO_Init+0x2e2>
 80028a2:	bf00      	nop
 80028a4:	10320000 	.word	0x10320000
 80028a8:	10310000 	.word	0x10310000
 80028ac:	10220000 	.word	0x10220000
 80028b0:	10210000 	.word	0x10210000
 80028b4:	10120000 	.word	0x10120000
 80028b8:	10110000 	.word	0x10110000
 80028bc:	40021000 	.word	0x40021000
 80028c0:	40010000 	.word	0x40010000
 80028c4:	40010800 	.word	0x40010800
 80028c8:	40010c00 	.word	0x40010c00
 80028cc:	40011000 	.word	0x40011000
 80028d0:	40011400 	.word	0x40011400
 80028d4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028d8:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <HAL_GPIO_Init+0x304>)
 80028da:	68da      	ldr	r2, [r3, #12]
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	43db      	mvns	r3, r3
 80028e0:	4909      	ldr	r1, [pc, #36]	; (8002908 <HAL_GPIO_Init+0x304>)
 80028e2:	4013      	ands	r3, r2
 80028e4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	3301      	adds	r3, #1
 80028ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f2:	fa22 f303 	lsr.w	r3, r2, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f47f ae8e 	bne.w	8002618 <HAL_GPIO_Init+0x14>
  }
}
 80028fc:	bf00      	nop
 80028fe:	bf00      	nop
 8002900:	372c      	adds	r7, #44	; 0x2c
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr
 8002908:	40010400 	.word	0x40010400

0800290c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	460b      	mov	r3, r1
 8002916:	807b      	strh	r3, [r7, #2]
 8002918:	4613      	mov	r3, r2
 800291a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800291c:	787b      	ldrb	r3, [r7, #1]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002922:	887a      	ldrh	r2, [r7, #2]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002928:	e003      	b.n	8002932 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800292a:	887b      	ldrh	r3, [r7, #2]
 800292c:	041a      	lsls	r2, r3, #16
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	611a      	str	r2, [r3, #16]
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr

0800293c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e12b      	b.n	8002ba6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b00      	cmp	r3, #0
 8002958:	d106      	bne.n	8002968 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff f9c4 	bl	8001cf0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2224      	movs	r2, #36	; 0x24
 800296c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0201 	bic.w	r2, r2, #1
 800297e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800298e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800299e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029a0:	f000 fce4 	bl	800336c <HAL_RCC_GetPCLK1Freq>
 80029a4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	4a81      	ldr	r2, [pc, #516]	; (8002bb0 <HAL_I2C_Init+0x274>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d807      	bhi.n	80029c0 <HAL_I2C_Init+0x84>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4a80      	ldr	r2, [pc, #512]	; (8002bb4 <HAL_I2C_Init+0x278>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	bf94      	ite	ls
 80029b8:	2301      	movls	r3, #1
 80029ba:	2300      	movhi	r3, #0
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	e006      	b.n	80029ce <HAL_I2C_Init+0x92>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4a7d      	ldr	r2, [pc, #500]	; (8002bb8 <HAL_I2C_Init+0x27c>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	bf94      	ite	ls
 80029c8:	2301      	movls	r3, #1
 80029ca:	2300      	movhi	r3, #0
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e0e7      	b.n	8002ba6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	4a78      	ldr	r2, [pc, #480]	; (8002bbc <HAL_I2C_Init+0x280>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	0c9b      	lsrs	r3, r3, #18
 80029e0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	430a      	orrs	r2, r1
 80029f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	4a6a      	ldr	r2, [pc, #424]	; (8002bb0 <HAL_I2C_Init+0x274>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d802      	bhi.n	8002a10 <HAL_I2C_Init+0xd4>
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	e009      	b.n	8002a24 <HAL_I2C_Init+0xe8>
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a16:	fb02 f303 	mul.w	r3, r2, r3
 8002a1a:	4a69      	ldr	r2, [pc, #420]	; (8002bc0 <HAL_I2C_Init+0x284>)
 8002a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a20:	099b      	lsrs	r3, r3, #6
 8002a22:	3301      	adds	r3, #1
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6812      	ldr	r2, [r2, #0]
 8002a28:	430b      	orrs	r3, r1
 8002a2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a36:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	495c      	ldr	r1, [pc, #368]	; (8002bb0 <HAL_I2C_Init+0x274>)
 8002a40:	428b      	cmp	r3, r1
 8002a42:	d819      	bhi.n	8002a78 <HAL_I2C_Init+0x13c>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	1e59      	subs	r1, r3, #1
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a52:	1c59      	adds	r1, r3, #1
 8002a54:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a58:	400b      	ands	r3, r1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00a      	beq.n	8002a74 <HAL_I2C_Init+0x138>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	1e59      	subs	r1, r3, #1
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a72:	e051      	b.n	8002b18 <HAL_I2C_Init+0x1dc>
 8002a74:	2304      	movs	r3, #4
 8002a76:	e04f      	b.n	8002b18 <HAL_I2C_Init+0x1dc>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d111      	bne.n	8002aa4 <HAL_I2C_Init+0x168>
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	1e58      	subs	r0, r3, #1
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6859      	ldr	r1, [r3, #4]
 8002a88:	460b      	mov	r3, r1
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	440b      	add	r3, r1
 8002a8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a92:	3301      	adds	r3, #1
 8002a94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	bf0c      	ite	eq
 8002a9c:	2301      	moveq	r3, #1
 8002a9e:	2300      	movne	r3, #0
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	e012      	b.n	8002aca <HAL_I2C_Init+0x18e>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	1e58      	subs	r0, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6859      	ldr	r1, [r3, #4]
 8002aac:	460b      	mov	r3, r1
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	440b      	add	r3, r1
 8002ab2:	0099      	lsls	r1, r3, #2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aba:	3301      	adds	r3, #1
 8002abc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	bf0c      	ite	eq
 8002ac4:	2301      	moveq	r3, #1
 8002ac6:	2300      	movne	r3, #0
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <HAL_I2C_Init+0x196>
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e022      	b.n	8002b18 <HAL_I2C_Init+0x1dc>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d10e      	bne.n	8002af8 <HAL_I2C_Init+0x1bc>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	1e58      	subs	r0, r3, #1
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6859      	ldr	r1, [r3, #4]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	440b      	add	r3, r1
 8002ae8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aec:	3301      	adds	r3, #1
 8002aee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002af2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002af6:	e00f      	b.n	8002b18 <HAL_I2C_Init+0x1dc>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	1e58      	subs	r0, r3, #1
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6859      	ldr	r1, [r3, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	440b      	add	r3, r1
 8002b06:	0099      	lsls	r1, r3, #2
 8002b08:	440b      	add	r3, r1
 8002b0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b0e:	3301      	adds	r3, #1
 8002b10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b14:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b18:	6879      	ldr	r1, [r7, #4]
 8002b1a:	6809      	ldr	r1, [r1, #0]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69da      	ldr	r2, [r3, #28]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b46:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	6911      	ldr	r1, [r2, #16]
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	68d2      	ldr	r2, [r2, #12]
 8002b52:	4311      	orrs	r1, r2
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	430b      	orrs	r3, r1
 8002b5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	695a      	ldr	r2, [r3, #20]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 0201 	orr.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2220      	movs	r2, #32
 8002b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	000186a0 	.word	0x000186a0
 8002bb4:	001e847f 	.word	0x001e847f
 8002bb8:	003d08ff 	.word	0x003d08ff
 8002bbc:	431bde83 	.word	0x431bde83
 8002bc0:	10624dd3 	.word	0x10624dd3

08002bc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e272      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 8087 	beq.w	8002cf2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002be4:	4b92      	ldr	r3, [pc, #584]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	2b04      	cmp	r3, #4
 8002bee:	d00c      	beq.n	8002c0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bf0:	4b8f      	ldr	r3, [pc, #572]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 030c 	and.w	r3, r3, #12
 8002bf8:	2b08      	cmp	r3, #8
 8002bfa:	d112      	bne.n	8002c22 <HAL_RCC_OscConfig+0x5e>
 8002bfc:	4b8c      	ldr	r3, [pc, #560]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c08:	d10b      	bne.n	8002c22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c0a:	4b89      	ldr	r3, [pc, #548]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d06c      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x12c>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d168      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e24c      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c2a:	d106      	bne.n	8002c3a <HAL_RCC_OscConfig+0x76>
 8002c2c:	4b80      	ldr	r3, [pc, #512]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a7f      	ldr	r2, [pc, #508]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c36:	6013      	str	r3, [r2, #0]
 8002c38:	e02e      	b.n	8002c98 <HAL_RCC_OscConfig+0xd4>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10c      	bne.n	8002c5c <HAL_RCC_OscConfig+0x98>
 8002c42:	4b7b      	ldr	r3, [pc, #492]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a7a      	ldr	r2, [pc, #488]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c4c:	6013      	str	r3, [r2, #0]
 8002c4e:	4b78      	ldr	r3, [pc, #480]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a77      	ldr	r2, [pc, #476]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c58:	6013      	str	r3, [r2, #0]
 8002c5a:	e01d      	b.n	8002c98 <HAL_RCC_OscConfig+0xd4>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c64:	d10c      	bne.n	8002c80 <HAL_RCC_OscConfig+0xbc>
 8002c66:	4b72      	ldr	r3, [pc, #456]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a71      	ldr	r2, [pc, #452]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c70:	6013      	str	r3, [r2, #0]
 8002c72:	4b6f      	ldr	r3, [pc, #444]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a6e      	ldr	r2, [pc, #440]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	e00b      	b.n	8002c98 <HAL_RCC_OscConfig+0xd4>
 8002c80:	4b6b      	ldr	r3, [pc, #428]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a6a      	ldr	r2, [pc, #424]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c8a:	6013      	str	r3, [r2, #0]
 8002c8c:	4b68      	ldr	r3, [pc, #416]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a67      	ldr	r2, [pc, #412]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d013      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca0:	f7ff fae8 	bl	8002274 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca8:	f7ff fae4 	bl	8002274 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b64      	cmp	r3, #100	; 0x64
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e200      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cba:	4b5d      	ldr	r3, [pc, #372]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d0f0      	beq.n	8002ca8 <HAL_RCC_OscConfig+0xe4>
 8002cc6:	e014      	b.n	8002cf2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7ff fad4 	bl	8002274 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd0:	f7ff fad0 	bl	8002274 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b64      	cmp	r3, #100	; 0x64
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e1ec      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ce2:	4b53      	ldr	r3, [pc, #332]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f0      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x10c>
 8002cee:	e000      	b.n	8002cf2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d063      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cfe:	4b4c      	ldr	r3, [pc, #304]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00b      	beq.n	8002d22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d0a:	4b49      	ldr	r3, [pc, #292]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f003 030c 	and.w	r3, r3, #12
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d11c      	bne.n	8002d50 <HAL_RCC_OscConfig+0x18c>
 8002d16:	4b46      	ldr	r3, [pc, #280]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d116      	bne.n	8002d50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d22:	4b43      	ldr	r3, [pc, #268]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d005      	beq.n	8002d3a <HAL_RCC_OscConfig+0x176>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d001      	beq.n	8002d3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e1c0      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3a:	4b3d      	ldr	r3, [pc, #244]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	4939      	ldr	r1, [pc, #228]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d4e:	e03a      	b.n	8002dc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d020      	beq.n	8002d9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d58:	4b36      	ldr	r3, [pc, #216]	; (8002e34 <HAL_RCC_OscConfig+0x270>)
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7ff fa89 	bl	8002274 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d64:	e008      	b.n	8002d78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d66:	f7ff fa85 	bl	8002274 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e1a1      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d78:	4b2d      	ldr	r3, [pc, #180]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0f0      	beq.n	8002d66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d84:	4b2a      	ldr	r3, [pc, #168]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	4927      	ldr	r1, [pc, #156]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	600b      	str	r3, [r1, #0]
 8002d98:	e015      	b.n	8002dc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d9a:	4b26      	ldr	r3, [pc, #152]	; (8002e34 <HAL_RCC_OscConfig+0x270>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7ff fa68 	bl	8002274 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002da8:	f7ff fa64 	bl	8002274 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e180      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dba:	4b1d      	ldr	r3, [pc, #116]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d03a      	beq.n	8002e48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d019      	beq.n	8002e0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dda:	4b17      	ldr	r3, [pc, #92]	; (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002ddc:	2201      	movs	r2, #1
 8002dde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de0:	f7ff fa48 	bl	8002274 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de8:	f7ff fa44 	bl	8002274 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e160      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dfa:	4b0d      	ldr	r3, [pc, #52]	; (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e06:	2001      	movs	r0, #1
 8002e08:	f000 fad8 	bl	80033bc <RCC_Delay>
 8002e0c:	e01c      	b.n	8002e48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e0e:	4b0a      	ldr	r3, [pc, #40]	; (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e14:	f7ff fa2e 	bl	8002274 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e1a:	e00f      	b.n	8002e3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e1c:	f7ff fa2a 	bl	8002274 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d908      	bls.n	8002e3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e146      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000
 8002e34:	42420000 	.word	0x42420000
 8002e38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e3c:	4b92      	ldr	r3, [pc, #584]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1e9      	bne.n	8002e1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 80a6 	beq.w	8002fa2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e56:	2300      	movs	r3, #0
 8002e58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e5a:	4b8b      	ldr	r3, [pc, #556]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10d      	bne.n	8002e82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e66:	4b88      	ldr	r3, [pc, #544]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	4a87      	ldr	r2, [pc, #540]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e70:	61d3      	str	r3, [r2, #28]
 8002e72:	4b85      	ldr	r3, [pc, #532]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7a:	60bb      	str	r3, [r7, #8]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e82:	4b82      	ldr	r3, [pc, #520]	; (800308c <HAL_RCC_OscConfig+0x4c8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d118      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e8e:	4b7f      	ldr	r3, [pc, #508]	; (800308c <HAL_RCC_OscConfig+0x4c8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a7e      	ldr	r2, [pc, #504]	; (800308c <HAL_RCC_OscConfig+0x4c8>)
 8002e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e9a:	f7ff f9eb 	bl	8002274 <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea0:	e008      	b.n	8002eb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea2:	f7ff f9e7 	bl	8002274 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b64      	cmp	r3, #100	; 0x64
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e103      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eb4:	4b75      	ldr	r3, [pc, #468]	; (800308c <HAL_RCC_OscConfig+0x4c8>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d0f0      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d106      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x312>
 8002ec8:	4b6f      	ldr	r3, [pc, #444]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4a6e      	ldr	r2, [pc, #440]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ece:	f043 0301 	orr.w	r3, r3, #1
 8002ed2:	6213      	str	r3, [r2, #32]
 8002ed4:	e02d      	b.n	8002f32 <HAL_RCC_OscConfig+0x36e>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10c      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x334>
 8002ede:	4b6a      	ldr	r3, [pc, #424]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	4a69      	ldr	r2, [pc, #420]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ee4:	f023 0301 	bic.w	r3, r3, #1
 8002ee8:	6213      	str	r3, [r2, #32]
 8002eea:	4b67      	ldr	r3, [pc, #412]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002eec:	6a1b      	ldr	r3, [r3, #32]
 8002eee:	4a66      	ldr	r2, [pc, #408]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ef0:	f023 0304 	bic.w	r3, r3, #4
 8002ef4:	6213      	str	r3, [r2, #32]
 8002ef6:	e01c      	b.n	8002f32 <HAL_RCC_OscConfig+0x36e>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	2b05      	cmp	r3, #5
 8002efe:	d10c      	bne.n	8002f1a <HAL_RCC_OscConfig+0x356>
 8002f00:	4b61      	ldr	r3, [pc, #388]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	4a60      	ldr	r2, [pc, #384]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f06:	f043 0304 	orr.w	r3, r3, #4
 8002f0a:	6213      	str	r3, [r2, #32]
 8002f0c:	4b5e      	ldr	r3, [pc, #376]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f0e:	6a1b      	ldr	r3, [r3, #32]
 8002f10:	4a5d      	ldr	r2, [pc, #372]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f12:	f043 0301 	orr.w	r3, r3, #1
 8002f16:	6213      	str	r3, [r2, #32]
 8002f18:	e00b      	b.n	8002f32 <HAL_RCC_OscConfig+0x36e>
 8002f1a:	4b5b      	ldr	r3, [pc, #364]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	4a5a      	ldr	r2, [pc, #360]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f20:	f023 0301 	bic.w	r3, r3, #1
 8002f24:	6213      	str	r3, [r2, #32]
 8002f26:	4b58      	ldr	r3, [pc, #352]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	4a57      	ldr	r2, [pc, #348]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f2c:	f023 0304 	bic.w	r3, r3, #4
 8002f30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d015      	beq.n	8002f66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f3a:	f7ff f99b 	bl	8002274 <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f40:	e00a      	b.n	8002f58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f42:	f7ff f997 	bl	8002274 <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e0b1      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f58:	4b4b      	ldr	r3, [pc, #300]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d0ee      	beq.n	8002f42 <HAL_RCC_OscConfig+0x37e>
 8002f64:	e014      	b.n	8002f90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f66:	f7ff f985 	bl	8002274 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f6c:	e00a      	b.n	8002f84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f6e:	f7ff f981 	bl	8002274 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e09b      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f84:	4b40      	ldr	r3, [pc, #256]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1ee      	bne.n	8002f6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f90:	7dfb      	ldrb	r3, [r7, #23]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d105      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f96:	4b3c      	ldr	r3, [pc, #240]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	4a3b      	ldr	r2, [pc, #236]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fa0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 8087 	beq.w	80030ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fac:	4b36      	ldr	r3, [pc, #216]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 030c 	and.w	r3, r3, #12
 8002fb4:	2b08      	cmp	r3, #8
 8002fb6:	d061      	beq.n	800307c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d146      	bne.n	800304e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fc0:	4b33      	ldr	r3, [pc, #204]	; (8003090 <HAL_RCC_OscConfig+0x4cc>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc6:	f7ff f955 	bl	8002274 <HAL_GetTick>
 8002fca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fcc:	e008      	b.n	8002fe0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fce:	f7ff f951 	bl	8002274 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e06d      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fe0:	4b29      	ldr	r3, [pc, #164]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1f0      	bne.n	8002fce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ff4:	d108      	bne.n	8003008 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ff6:	4b24      	ldr	r3, [pc, #144]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	4921      	ldr	r1, [pc, #132]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8003004:	4313      	orrs	r3, r2
 8003006:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003008:	4b1f      	ldr	r3, [pc, #124]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a19      	ldr	r1, [r3, #32]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003018:	430b      	orrs	r3, r1
 800301a:	491b      	ldr	r1, [pc, #108]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 800301c:	4313      	orrs	r3, r2
 800301e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003020:	4b1b      	ldr	r3, [pc, #108]	; (8003090 <HAL_RCC_OscConfig+0x4cc>)
 8003022:	2201      	movs	r2, #1
 8003024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003026:	f7ff f925 	bl	8002274 <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302e:	f7ff f921 	bl	8002274 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e03d      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003040:	4b11      	ldr	r3, [pc, #68]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d0f0      	beq.n	800302e <HAL_RCC_OscConfig+0x46a>
 800304c:	e035      	b.n	80030ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800304e:	4b10      	ldr	r3, [pc, #64]	; (8003090 <HAL_RCC_OscConfig+0x4cc>)
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003054:	f7ff f90e 	bl	8002274 <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800305c:	f7ff f90a 	bl	8002274 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e026      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800306e:	4b06      	ldr	r3, [pc, #24]	; (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f0      	bne.n	800305c <HAL_RCC_OscConfig+0x498>
 800307a:	e01e      	b.n	80030ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d107      	bne.n	8003094 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e019      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
 8003088:	40021000 	.word	0x40021000
 800308c:	40007000 	.word	0x40007000
 8003090:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003094:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <HAL_RCC_OscConfig+0x500>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a1b      	ldr	r3, [r3, #32]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d106      	bne.n	80030b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d001      	beq.n	80030ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e000      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40021000 	.word	0x40021000

080030c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e0d0      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030dc:	4b6a      	ldr	r3, [pc, #424]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d910      	bls.n	800310c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ea:	4b67      	ldr	r3, [pc, #412]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f023 0207 	bic.w	r2, r3, #7
 80030f2:	4965      	ldr	r1, [pc, #404]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030fa:	4b63      	ldr	r3, [pc, #396]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d001      	beq.n	800310c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e0b8      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d020      	beq.n	800315a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	d005      	beq.n	8003130 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003124:	4b59      	ldr	r3, [pc, #356]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	4a58      	ldr	r2, [pc, #352]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800312e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	2b00      	cmp	r3, #0
 800313a:	d005      	beq.n	8003148 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800313c:	4b53      	ldr	r3, [pc, #332]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	4a52      	ldr	r2, [pc, #328]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003142:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003146:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003148:	4b50      	ldr	r3, [pc, #320]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	494d      	ldr	r1, [pc, #308]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003156:	4313      	orrs	r3, r2
 8003158:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d040      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d107      	bne.n	800317e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	4b47      	ldr	r3, [pc, #284]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d115      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e07f      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b02      	cmp	r3, #2
 8003184:	d107      	bne.n	8003196 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003186:	4b41      	ldr	r3, [pc, #260]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d109      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e073      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003196:	4b3d      	ldr	r3, [pc, #244]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e06b      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031a6:	4b39      	ldr	r3, [pc, #228]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f023 0203 	bic.w	r2, r3, #3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	4936      	ldr	r1, [pc, #216]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031b8:	f7ff f85c 	bl	8002274 <HAL_GetTick>
 80031bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031be:	e00a      	b.n	80031d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031c0:	f7ff f858 	bl	8002274 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e053      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031d6:	4b2d      	ldr	r3, [pc, #180]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f003 020c 	and.w	r2, r3, #12
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d1eb      	bne.n	80031c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031e8:	4b27      	ldr	r3, [pc, #156]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d210      	bcs.n	8003218 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031f6:	4b24      	ldr	r3, [pc, #144]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f023 0207 	bic.w	r2, r3, #7
 80031fe:	4922      	ldr	r1, [pc, #136]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003206:	4b20      	ldr	r3, [pc, #128]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0307 	and.w	r3, r3, #7
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d001      	beq.n	8003218 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e032      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0304 	and.w	r3, r3, #4
 8003220:	2b00      	cmp	r3, #0
 8003222:	d008      	beq.n	8003236 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003224:	4b19      	ldr	r3, [pc, #100]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	4916      	ldr	r1, [pc, #88]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003232:	4313      	orrs	r3, r2
 8003234:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0308 	and.w	r3, r3, #8
 800323e:	2b00      	cmp	r3, #0
 8003240:	d009      	beq.n	8003256 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003242:	4b12      	ldr	r3, [pc, #72]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	490e      	ldr	r1, [pc, #56]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003252:	4313      	orrs	r3, r2
 8003254:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003256:	f000 f821 	bl	800329c <HAL_RCC_GetSysClockFreq>
 800325a:	4602      	mov	r2, r0
 800325c:	4b0b      	ldr	r3, [pc, #44]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	091b      	lsrs	r3, r3, #4
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	490a      	ldr	r1, [pc, #40]	; (8003290 <HAL_RCC_ClockConfig+0x1c8>)
 8003268:	5ccb      	ldrb	r3, [r1, r3]
 800326a:	fa22 f303 	lsr.w	r3, r2, r3
 800326e:	4a09      	ldr	r2, [pc, #36]	; (8003294 <HAL_RCC_ClockConfig+0x1cc>)
 8003270:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003272:	4b09      	ldr	r3, [pc, #36]	; (8003298 <HAL_RCC_ClockConfig+0x1d0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4618      	mov	r0, r3
 8003278:	f7fe ffba 	bl	80021f0 <HAL_InitTick>

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40022000 	.word	0x40022000
 800328c:	40021000 	.word	0x40021000
 8003290:	08007a88 	.word	0x08007a88
 8003294:	20000000 	.word	0x20000000
 8003298:	20000004 	.word	0x20000004

0800329c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800329c:	b490      	push	{r4, r7}
 800329e:	b08a      	sub	sp, #40	; 0x28
 80032a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80032a2:	4b29      	ldr	r3, [pc, #164]	; (8003348 <HAL_RCC_GetSysClockFreq+0xac>)
 80032a4:	1d3c      	adds	r4, r7, #4
 80032a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80032ac:	f240 2301 	movw	r3, #513	; 0x201
 80032b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	61fb      	str	r3, [r7, #28]
 80032b6:	2300      	movs	r3, #0
 80032b8:	61bb      	str	r3, [r7, #24]
 80032ba:	2300      	movs	r3, #0
 80032bc:	627b      	str	r3, [r7, #36]	; 0x24
 80032be:	2300      	movs	r3, #0
 80032c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032c6:	4b21      	ldr	r3, [pc, #132]	; (800334c <HAL_RCC_GetSysClockFreq+0xb0>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	f003 030c 	and.w	r3, r3, #12
 80032d2:	2b04      	cmp	r3, #4
 80032d4:	d002      	beq.n	80032dc <HAL_RCC_GetSysClockFreq+0x40>
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d003      	beq.n	80032e2 <HAL_RCC_GetSysClockFreq+0x46>
 80032da:	e02b      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032dc:	4b1c      	ldr	r3, [pc, #112]	; (8003350 <HAL_RCC_GetSysClockFreq+0xb4>)
 80032de:	623b      	str	r3, [r7, #32]
      break;
 80032e0:	e02b      	b.n	800333a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	0c9b      	lsrs	r3, r3, #18
 80032e6:	f003 030f 	and.w	r3, r3, #15
 80032ea:	3328      	adds	r3, #40	; 0x28
 80032ec:	443b      	add	r3, r7
 80032ee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80032f2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d012      	beq.n	8003324 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032fe:	4b13      	ldr	r3, [pc, #76]	; (800334c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	0c5b      	lsrs	r3, r3, #17
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	3328      	adds	r3, #40	; 0x28
 800330a:	443b      	add	r3, r7
 800330c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003310:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	4a0e      	ldr	r2, [pc, #56]	; (8003350 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003316:	fb03 f202 	mul.w	r2, r3, r2
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003320:	627b      	str	r3, [r7, #36]	; 0x24
 8003322:	e004      	b.n	800332e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	4a0b      	ldr	r2, [pc, #44]	; (8003354 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003328:	fb02 f303 	mul.w	r3, r2, r3
 800332c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800332e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003330:	623b      	str	r3, [r7, #32]
      break;
 8003332:	e002      	b.n	800333a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003334:	4b06      	ldr	r3, [pc, #24]	; (8003350 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003336:	623b      	str	r3, [r7, #32]
      break;
 8003338:	bf00      	nop
    }
  }
  return sysclockfreq;
 800333a:	6a3b      	ldr	r3, [r7, #32]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3728      	adds	r7, #40	; 0x28
 8003340:	46bd      	mov	sp, r7
 8003342:	bc90      	pop	{r4, r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	08007758 	.word	0x08007758
 800334c:	40021000 	.word	0x40021000
 8003350:	007a1200 	.word	0x007a1200
 8003354:	003d0900 	.word	0x003d0900

08003358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800335c:	4b02      	ldr	r3, [pc, #8]	; (8003368 <HAL_RCC_GetHCLKFreq+0x10>)
 800335e:	681b      	ldr	r3, [r3, #0]
}
 8003360:	4618      	mov	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr
 8003368:	20000000 	.word	0x20000000

0800336c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003370:	f7ff fff2 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 8003374:	4602      	mov	r2, r0
 8003376:	4b05      	ldr	r3, [pc, #20]	; (800338c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	4903      	ldr	r1, [pc, #12]	; (8003390 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003382:	5ccb      	ldrb	r3, [r1, r3]
 8003384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003388:	4618      	mov	r0, r3
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40021000 	.word	0x40021000
 8003390:	08007a98 	.word	0x08007a98

08003394 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003398:	f7ff ffde 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 800339c:	4602      	mov	r2, r0
 800339e:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	0adb      	lsrs	r3, r3, #11
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	4903      	ldr	r1, [pc, #12]	; (80033b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033aa:	5ccb      	ldrb	r3, [r1, r3]
 80033ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	40021000 	.word	0x40021000
 80033b8:	08007a98 	.word	0x08007a98

080033bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033c4:	4b0a      	ldr	r3, [pc, #40]	; (80033f0 <RCC_Delay+0x34>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a0a      	ldr	r2, [pc, #40]	; (80033f4 <RCC_Delay+0x38>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	0a5b      	lsrs	r3, r3, #9
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	fb02 f303 	mul.w	r3, r2, r3
 80033d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033d8:	bf00      	nop
  }
  while (Delay --);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	1e5a      	subs	r2, r3, #1
 80033de:	60fa      	str	r2, [r7, #12]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1f9      	bne.n	80033d8 <RCC_Delay+0x1c>
}
 80033e4:	bf00      	nop
 80033e6:	bf00      	nop
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bc80      	pop	{r7}
 80033ee:	4770      	bx	lr
 80033f0:	20000000 	.word	0x20000000
 80033f4:	10624dd3 	.word	0x10624dd3

080033f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e041      	b.n	800348e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d106      	bne.n	8003424 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7fe fcd4 	bl	8001dcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3304      	adds	r3, #4
 8003434:	4619      	mov	r1, r3
 8003436:	4610      	mov	r0, r2
 8003438:	f000 fc20 	bl	8003c7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
	...

08003498 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d001      	beq.n	80034b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e03a      	b.n	8003526 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2202      	movs	r2, #2
 80034b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a18      	ldr	r2, [pc, #96]	; (8003530 <HAL_TIM_Base_Start_IT+0x98>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d00e      	beq.n	80034f0 <HAL_TIM_Base_Start_IT+0x58>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034da:	d009      	beq.n	80034f0 <HAL_TIM_Base_Start_IT+0x58>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a14      	ldr	r2, [pc, #80]	; (8003534 <HAL_TIM_Base_Start_IT+0x9c>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d004      	beq.n	80034f0 <HAL_TIM_Base_Start_IT+0x58>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a13      	ldr	r2, [pc, #76]	; (8003538 <HAL_TIM_Base_Start_IT+0xa0>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d111      	bne.n	8003514 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2b06      	cmp	r3, #6
 8003500:	d010      	beq.n	8003524 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f042 0201 	orr.w	r2, r2, #1
 8003510:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003512:	e007      	b.n	8003524 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0201 	orr.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3714      	adds	r7, #20
 800352a:	46bd      	mov	sp, r7
 800352c:	bc80      	pop	{r7}
 800352e:	4770      	bx	lr
 8003530:	40012c00 	.word	0x40012c00
 8003534:	40000400 	.word	0x40000400
 8003538:	40000800 	.word	0x40000800

0800353c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e041      	b.n	80035d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d106      	bne.n	8003568 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7fe fc14 	bl	8001d90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2202      	movs	r2, #2
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3304      	adds	r3, #4
 8003578:	4619      	mov	r1, r3
 800357a:	4610      	mov	r0, r2
 800357c:	f000 fb7e 	bl	8003c7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d109      	bne.n	8003600 <HAL_TIM_PWM_Start+0x24>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	bf14      	ite	ne
 80035f8:	2301      	movne	r3, #1
 80035fa:	2300      	moveq	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	e022      	b.n	8003646 <HAL_TIM_PWM_Start+0x6a>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	2b04      	cmp	r3, #4
 8003604:	d109      	bne.n	800361a <HAL_TIM_PWM_Start+0x3e>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b01      	cmp	r3, #1
 8003610:	bf14      	ite	ne
 8003612:	2301      	movne	r3, #1
 8003614:	2300      	moveq	r3, #0
 8003616:	b2db      	uxtb	r3, r3
 8003618:	e015      	b.n	8003646 <HAL_TIM_PWM_Start+0x6a>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b08      	cmp	r3, #8
 800361e:	d109      	bne.n	8003634 <HAL_TIM_PWM_Start+0x58>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b01      	cmp	r3, #1
 800362a:	bf14      	ite	ne
 800362c:	2301      	movne	r3, #1
 800362e:	2300      	moveq	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	e008      	b.n	8003646 <HAL_TIM_PWM_Start+0x6a>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b01      	cmp	r3, #1
 800363e:	bf14      	ite	ne
 8003640:	2301      	movne	r3, #1
 8003642:	2300      	moveq	r3, #0
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e05e      	b.n	800370c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d104      	bne.n	800365e <HAL_TIM_PWM_Start+0x82>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800365c:	e013      	b.n	8003686 <HAL_TIM_PWM_Start+0xaa>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	2b04      	cmp	r3, #4
 8003662:	d104      	bne.n	800366e <HAL_TIM_PWM_Start+0x92>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800366c:	e00b      	b.n	8003686 <HAL_TIM_PWM_Start+0xaa>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	2b08      	cmp	r3, #8
 8003672:	d104      	bne.n	800367e <HAL_TIM_PWM_Start+0xa2>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2202      	movs	r2, #2
 8003678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800367c:	e003      	b.n	8003686 <HAL_TIM_PWM_Start+0xaa>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2202      	movs	r2, #2
 8003682:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2201      	movs	r2, #1
 800368c:	6839      	ldr	r1, [r7, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f000 fd74 	bl	800417c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a1e      	ldr	r2, [pc, #120]	; (8003714 <HAL_TIM_PWM_Start+0x138>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d107      	bne.n	80036ae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a18      	ldr	r2, [pc, #96]	; (8003714 <HAL_TIM_PWM_Start+0x138>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d00e      	beq.n	80036d6 <HAL_TIM_PWM_Start+0xfa>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036c0:	d009      	beq.n	80036d6 <HAL_TIM_PWM_Start+0xfa>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a14      	ldr	r2, [pc, #80]	; (8003718 <HAL_TIM_PWM_Start+0x13c>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d004      	beq.n	80036d6 <HAL_TIM_PWM_Start+0xfa>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a12      	ldr	r2, [pc, #72]	; (800371c <HAL_TIM_PWM_Start+0x140>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d111      	bne.n	80036fa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f003 0307 	and.w	r3, r3, #7
 80036e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2b06      	cmp	r3, #6
 80036e6:	d010      	beq.n	800370a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f8:	e007      	b.n	800370a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f042 0201 	orr.w	r2, r2, #1
 8003708:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40012c00 	.word	0x40012c00
 8003718:	40000400 	.word	0x40000400
 800371c:	40000800 	.word	0x40000800

08003720 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b02      	cmp	r3, #2
 8003734:	d122      	bne.n	800377c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b02      	cmp	r3, #2
 8003742:	d11b      	bne.n	800377c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f06f 0202 	mvn.w	r2, #2
 800374c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d003      	beq.n	800376a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fa6f 	bl	8003c46 <HAL_TIM_IC_CaptureCallback>
 8003768:	e005      	b.n	8003776 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 fa62 	bl	8003c34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 fa71 	bl	8003c58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b04      	cmp	r3, #4
 8003788:	d122      	bne.n	80037d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b04      	cmp	r3, #4
 8003796:	d11b      	bne.n	80037d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f06f 0204 	mvn.w	r2, #4
 80037a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2202      	movs	r2, #2
 80037a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 fa45 	bl	8003c46 <HAL_TIM_IC_CaptureCallback>
 80037bc:	e005      	b.n	80037ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 fa38 	bl	8003c34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 fa47 	bl	8003c58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f003 0308 	and.w	r3, r3, #8
 80037da:	2b08      	cmp	r3, #8
 80037dc:	d122      	bne.n	8003824 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	f003 0308 	and.w	r3, r3, #8
 80037e8:	2b08      	cmp	r3, #8
 80037ea:	d11b      	bne.n	8003824 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f06f 0208 	mvn.w	r2, #8
 80037f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2204      	movs	r2, #4
 80037fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 fa1b 	bl	8003c46 <HAL_TIM_IC_CaptureCallback>
 8003810:	e005      	b.n	800381e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 fa0e 	bl	8003c34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 fa1d 	bl	8003c58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	f003 0310 	and.w	r3, r3, #16
 800382e:	2b10      	cmp	r3, #16
 8003830:	d122      	bne.n	8003878 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	f003 0310 	and.w	r3, r3, #16
 800383c:	2b10      	cmp	r3, #16
 800383e:	d11b      	bne.n	8003878 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f06f 0210 	mvn.w	r2, #16
 8003848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2208      	movs	r2, #8
 800384e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	69db      	ldr	r3, [r3, #28]
 8003856:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800385a:	2b00      	cmp	r3, #0
 800385c:	d003      	beq.n	8003866 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f9f1 	bl	8003c46 <HAL_TIM_IC_CaptureCallback>
 8003864:	e005      	b.n	8003872 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f9e4 	bl	8003c34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 f9f3 	bl	8003c58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b01      	cmp	r3, #1
 8003884:	d10e      	bne.n	80038a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b01      	cmp	r3, #1
 8003892:	d107      	bne.n	80038a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f06f 0201 	mvn.w	r2, #1
 800389c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7fd fe6a 	bl	8001578 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ae:	2b80      	cmp	r3, #128	; 0x80
 80038b0:	d10e      	bne.n	80038d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038bc:	2b80      	cmp	r3, #128	; 0x80
 80038be:	d107      	bne.n	80038d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 fdd0 	bl	8004470 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038da:	2b40      	cmp	r3, #64	; 0x40
 80038dc:	d10e      	bne.n	80038fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e8:	2b40      	cmp	r3, #64	; 0x40
 80038ea:	d107      	bne.n	80038fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 f9b7 	bl	8003c6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	f003 0320 	and.w	r3, r3, #32
 8003906:	2b20      	cmp	r3, #32
 8003908:	d10e      	bne.n	8003928 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	f003 0320 	and.w	r3, r3, #32
 8003914:	2b20      	cmp	r3, #32
 8003916:	d107      	bne.n	8003928 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f06f 0220 	mvn.w	r2, #32
 8003920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 fd9b 	bl	800445e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003928:	bf00      	nop
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003942:	2b01      	cmp	r3, #1
 8003944:	d101      	bne.n	800394a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003946:	2302      	movs	r3, #2
 8003948:	e0ac      	b.n	8003aa4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b0c      	cmp	r3, #12
 8003956:	f200 809f 	bhi.w	8003a98 <HAL_TIM_PWM_ConfigChannel+0x168>
 800395a:	a201      	add	r2, pc, #4	; (adr r2, 8003960 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800395c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003960:	08003995 	.word	0x08003995
 8003964:	08003a99 	.word	0x08003a99
 8003968:	08003a99 	.word	0x08003a99
 800396c:	08003a99 	.word	0x08003a99
 8003970:	080039d5 	.word	0x080039d5
 8003974:	08003a99 	.word	0x08003a99
 8003978:	08003a99 	.word	0x08003a99
 800397c:	08003a99 	.word	0x08003a99
 8003980:	08003a17 	.word	0x08003a17
 8003984:	08003a99 	.word	0x08003a99
 8003988:	08003a99 	.word	0x08003a99
 800398c:	08003a99 	.word	0x08003a99
 8003990:	08003a57 	.word	0x08003a57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68b9      	ldr	r1, [r7, #8]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 f9d0 	bl	8003d40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	699a      	ldr	r2, [r3, #24]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0208 	orr.w	r2, r2, #8
 80039ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	699a      	ldr	r2, [r3, #24]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0204 	bic.w	r2, r2, #4
 80039be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6999      	ldr	r1, [r3, #24]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	691a      	ldr	r2, [r3, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	619a      	str	r2, [r3, #24]
      break;
 80039d2:	e062      	b.n	8003a9a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68b9      	ldr	r1, [r7, #8]
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 fa16 	bl	8003e0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699a      	ldr	r2, [r3, #24]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	699a      	ldr	r2, [r3, #24]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6999      	ldr	r1, [r3, #24]
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	021a      	lsls	r2, r3, #8
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	619a      	str	r2, [r3, #24]
      break;
 8003a14:	e041      	b.n	8003a9a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68b9      	ldr	r1, [r7, #8]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 fa5f 	bl	8003ee0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	69da      	ldr	r2, [r3, #28]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f042 0208 	orr.w	r2, r2, #8
 8003a30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	69da      	ldr	r2, [r3, #28]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0204 	bic.w	r2, r2, #4
 8003a40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69d9      	ldr	r1, [r3, #28]
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	691a      	ldr	r2, [r3, #16]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	61da      	str	r2, [r3, #28]
      break;
 8003a54:	e021      	b.n	8003a9a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68b9      	ldr	r1, [r7, #8]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f000 faa9 	bl	8003fb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	69da      	ldr	r2, [r3, #28]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	69da      	ldr	r2, [r3, #28]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	69d9      	ldr	r1, [r3, #28]
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	021a      	lsls	r2, r3, #8
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	61da      	str	r2, [r3, #28]
      break;
 8003a96:	e000      	b.n	8003a9a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003a98:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <HAL_TIM_ConfigClockSource+0x18>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	e0b3      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x180>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003ae2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003aea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003afc:	d03e      	beq.n	8003b7c <HAL_TIM_ConfigClockSource+0xd0>
 8003afe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b02:	f200 8087 	bhi.w	8003c14 <HAL_TIM_ConfigClockSource+0x168>
 8003b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b0a:	f000 8085 	beq.w	8003c18 <HAL_TIM_ConfigClockSource+0x16c>
 8003b0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b12:	d87f      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x168>
 8003b14:	2b70      	cmp	r3, #112	; 0x70
 8003b16:	d01a      	beq.n	8003b4e <HAL_TIM_ConfigClockSource+0xa2>
 8003b18:	2b70      	cmp	r3, #112	; 0x70
 8003b1a:	d87b      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x168>
 8003b1c:	2b60      	cmp	r3, #96	; 0x60
 8003b1e:	d050      	beq.n	8003bc2 <HAL_TIM_ConfigClockSource+0x116>
 8003b20:	2b60      	cmp	r3, #96	; 0x60
 8003b22:	d877      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x168>
 8003b24:	2b50      	cmp	r3, #80	; 0x50
 8003b26:	d03c      	beq.n	8003ba2 <HAL_TIM_ConfigClockSource+0xf6>
 8003b28:	2b50      	cmp	r3, #80	; 0x50
 8003b2a:	d873      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x168>
 8003b2c:	2b40      	cmp	r3, #64	; 0x40
 8003b2e:	d058      	beq.n	8003be2 <HAL_TIM_ConfigClockSource+0x136>
 8003b30:	2b40      	cmp	r3, #64	; 0x40
 8003b32:	d86f      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x168>
 8003b34:	2b30      	cmp	r3, #48	; 0x30
 8003b36:	d064      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x156>
 8003b38:	2b30      	cmp	r3, #48	; 0x30
 8003b3a:	d86b      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x168>
 8003b3c:	2b20      	cmp	r3, #32
 8003b3e:	d060      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x156>
 8003b40:	2b20      	cmp	r3, #32
 8003b42:	d867      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x168>
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d05c      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x156>
 8003b48:	2b10      	cmp	r3, #16
 8003b4a:	d05a      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003b4c:	e062      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6818      	ldr	r0, [r3, #0]
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	6899      	ldr	r1, [r3, #8]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	f000 faee 	bl	800413e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b70:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	609a      	str	r2, [r3, #8]
      break;
 8003b7a:	e04e      	b.n	8003c1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6818      	ldr	r0, [r3, #0]
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	6899      	ldr	r1, [r3, #8]
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f000 fad7 	bl	800413e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689a      	ldr	r2, [r3, #8]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b9e:	609a      	str	r2, [r3, #8]
      break;
 8003ba0:	e03b      	b.n	8003c1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6818      	ldr	r0, [r3, #0]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	6859      	ldr	r1, [r3, #4]
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	f000 fa4e 	bl	8004050 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2150      	movs	r1, #80	; 0x50
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 faa5 	bl	800410a <TIM_ITRx_SetConfig>
      break;
 8003bc0:	e02b      	b.n	8003c1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6818      	ldr	r0, [r3, #0]
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	6859      	ldr	r1, [r3, #4]
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f000 fa6c 	bl	80040ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2160      	movs	r1, #96	; 0x60
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 fa95 	bl	800410a <TIM_ITRx_SetConfig>
      break;
 8003be0:	e01b      	b.n	8003c1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6818      	ldr	r0, [r3, #0]
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	6859      	ldr	r1, [r3, #4]
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	461a      	mov	r2, r3
 8003bf0:	f000 fa2e 	bl	8004050 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2140      	movs	r1, #64	; 0x40
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f000 fa85 	bl	800410a <TIM_ITRx_SetConfig>
      break;
 8003c00:	e00b      	b.n	8003c1a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	4610      	mov	r0, r2
 8003c0e:	f000 fa7c 	bl	800410a <TIM_ITRx_SetConfig>
        break;
 8003c12:	e002      	b.n	8003c1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003c14:	bf00      	nop
 8003c16:	e000      	b.n	8003c1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003c18:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bc80      	pop	{r7}
 8003c44:	4770      	bx	lr

08003c46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c46:	b480      	push	{r7}
 8003c48:	b083      	sub	sp, #12
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr

08003c58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bc80      	pop	{r7}
 8003c68:	4770      	bx	lr

08003c6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr

08003c7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a29      	ldr	r2, [pc, #164]	; (8003d34 <TIM_Base_SetConfig+0xb8>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d00b      	beq.n	8003cac <TIM_Base_SetConfig+0x30>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c9a:	d007      	beq.n	8003cac <TIM_Base_SetConfig+0x30>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a26      	ldr	r2, [pc, #152]	; (8003d38 <TIM_Base_SetConfig+0xbc>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d003      	beq.n	8003cac <TIM_Base_SetConfig+0x30>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4a25      	ldr	r2, [pc, #148]	; (8003d3c <TIM_Base_SetConfig+0xc0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d108      	bne.n	8003cbe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a1c      	ldr	r2, [pc, #112]	; (8003d34 <TIM_Base_SetConfig+0xb8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d00b      	beq.n	8003cde <TIM_Base_SetConfig+0x62>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ccc:	d007      	beq.n	8003cde <TIM_Base_SetConfig+0x62>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a19      	ldr	r2, [pc, #100]	; (8003d38 <TIM_Base_SetConfig+0xbc>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d003      	beq.n	8003cde <TIM_Base_SetConfig+0x62>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a18      	ldr	r2, [pc, #96]	; (8003d3c <TIM_Base_SetConfig+0xc0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d108      	bne.n	8003cf0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ce4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a07      	ldr	r2, [pc, #28]	; (8003d34 <TIM_Base_SetConfig+0xb8>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d103      	bne.n	8003d24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	691a      	ldr	r2, [r3, #16]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	615a      	str	r2, [r3, #20]
}
 8003d2a:	bf00      	nop
 8003d2c:	3714      	adds	r7, #20
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr
 8003d34:	40012c00 	.word	0x40012c00
 8003d38:	40000400 	.word	0x40000400
 8003d3c:	40000800 	.word	0x40000800

08003d40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b087      	sub	sp, #28
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	f023 0201 	bic.w	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f023 0303 	bic.w	r3, r3, #3
 8003d76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f023 0302 	bic.w	r3, r3, #2
 8003d88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a1c      	ldr	r2, [pc, #112]	; (8003e08 <TIM_OC1_SetConfig+0xc8>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d10c      	bne.n	8003db6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	f023 0308 	bic.w	r3, r3, #8
 8003da2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f023 0304 	bic.w	r3, r3, #4
 8003db4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a13      	ldr	r2, [pc, #76]	; (8003e08 <TIM_OC1_SetConfig+0xc8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d111      	bne.n	8003de2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	621a      	str	r2, [r3, #32]
}
 8003dfc:	bf00      	nop
 8003dfe:	371c      	adds	r7, #28
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	40012c00 	.word	0x40012c00

08003e0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b087      	sub	sp, #28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	f023 0210 	bic.w	r2, r3, #16
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	021b      	lsls	r3, r3, #8
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	f023 0320 	bic.w	r3, r3, #32
 8003e56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	011b      	lsls	r3, r3, #4
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a1d      	ldr	r2, [pc, #116]	; (8003edc <TIM_OC2_SetConfig+0xd0>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d10d      	bne.n	8003e88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a14      	ldr	r2, [pc, #80]	; (8003edc <TIM_OC2_SetConfig+0xd0>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d113      	bne.n	8003eb8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	621a      	str	r2, [r3, #32]
}
 8003ed2:	bf00      	nop
 8003ed4:	371c      	adds	r7, #28
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bc80      	pop	{r7}
 8003eda:	4770      	bx	lr
 8003edc:	40012c00 	.word	0x40012c00

08003ee0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b087      	sub	sp, #28
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f023 0303 	bic.w	r3, r3, #3
 8003f16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	021b      	lsls	r3, r3, #8
 8003f30:	697a      	ldr	r2, [r7, #20]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a1d      	ldr	r2, [pc, #116]	; (8003fb0 <TIM_OC3_SetConfig+0xd0>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d10d      	bne.n	8003f5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	021b      	lsls	r3, r3, #8
 8003f4c:	697a      	ldr	r2, [r7, #20]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a14      	ldr	r2, [pc, #80]	; (8003fb0 <TIM_OC3_SetConfig+0xd0>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d113      	bne.n	8003f8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	011b      	lsls	r3, r3, #4
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	685a      	ldr	r2, [r3, #4]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	621a      	str	r2, [r3, #32]
}
 8003fa4:	bf00      	nop
 8003fa6:	371c      	adds	r7, #28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40012c00 	.word	0x40012c00

08003fb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b087      	sub	sp, #28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	021b      	lsls	r3, r3, #8
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ffe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	031b      	lsls	r3, r3, #12
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	4313      	orrs	r3, r2
 800400a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a0f      	ldr	r2, [pc, #60]	; (800404c <TIM_OC4_SetConfig+0x98>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d109      	bne.n	8004028 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800401a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	695b      	ldr	r3, [r3, #20]
 8004020:	019b      	lsls	r3, r3, #6
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	4313      	orrs	r3, r2
 8004026:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	621a      	str	r2, [r3, #32]
}
 8004042:	bf00      	nop
 8004044:	371c      	adds	r7, #28
 8004046:	46bd      	mov	sp, r7
 8004048:	bc80      	pop	{r7}
 800404a:	4770      	bx	lr
 800404c:	40012c00 	.word	0x40012c00

08004050 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	f023 0201 	bic.w	r2, r3, #1
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800407a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	4313      	orrs	r3, r2
 8004084:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	f023 030a 	bic.w	r3, r3, #10
 800408c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	693a      	ldr	r2, [r7, #16]
 800409a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	621a      	str	r2, [r3, #32]
}
 80040a2:	bf00      	nop
 80040a4:	371c      	adds	r7, #28
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bc80      	pop	{r7}
 80040aa:	4770      	bx	lr

080040ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	f023 0210 	bic.w	r2, r3, #16
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6a1b      	ldr	r3, [r3, #32]
 80040ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	031b      	lsls	r3, r3, #12
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	4313      	orrs	r3, r2
 80040e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	621a      	str	r2, [r3, #32]
}
 8004100:	bf00      	nop
 8004102:	371c      	adds	r7, #28
 8004104:	46bd      	mov	sp, r7
 8004106:	bc80      	pop	{r7}
 8004108:	4770      	bx	lr

0800410a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800410a:	b480      	push	{r7}
 800410c:	b085      	sub	sp, #20
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
 8004112:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004120:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	4313      	orrs	r3, r2
 8004128:	f043 0307 	orr.w	r3, r3, #7
 800412c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	609a      	str	r2, [r3, #8]
}
 8004134:	bf00      	nop
 8004136:	3714      	adds	r7, #20
 8004138:	46bd      	mov	sp, r7
 800413a:	bc80      	pop	{r7}
 800413c:	4770      	bx	lr

0800413e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800413e:	b480      	push	{r7}
 8004140:	b087      	sub	sp, #28
 8004142:	af00      	add	r7, sp, #0
 8004144:	60f8      	str	r0, [r7, #12]
 8004146:	60b9      	str	r1, [r7, #8]
 8004148:	607a      	str	r2, [r7, #4]
 800414a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004158:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	021a      	lsls	r2, r3, #8
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	431a      	orrs	r2, r3
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	4313      	orrs	r3, r2
 8004166:	697a      	ldr	r2, [r7, #20]
 8004168:	4313      	orrs	r3, r2
 800416a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	609a      	str	r2, [r3, #8]
}
 8004172:	bf00      	nop
 8004174:	371c      	adds	r7, #28
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr

0800417c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800417c:	b480      	push	{r7}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 031f 	and.w	r3, r3, #31
 800418e:	2201      	movs	r2, #1
 8004190:	fa02 f303 	lsl.w	r3, r2, r3
 8004194:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6a1a      	ldr	r2, [r3, #32]
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	43db      	mvns	r3, r3
 800419e:	401a      	ands	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6a1a      	ldr	r2, [r3, #32]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	f003 031f 	and.w	r3, r3, #31
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	fa01 f303 	lsl.w	r3, r1, r3
 80041b4:	431a      	orrs	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	621a      	str	r2, [r3, #32]
}
 80041ba:	bf00      	nop
 80041bc:	371c      	adds	r7, #28
 80041be:	46bd      	mov	sp, r7
 80041c0:	bc80      	pop	{r7}
 80041c2:	4770      	bx	lr

080041c4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d109      	bne.n	80041e8 <HAL_TIMEx_PWMN_Start+0x24>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b01      	cmp	r3, #1
 80041de:	bf14      	ite	ne
 80041e0:	2301      	movne	r3, #1
 80041e2:	2300      	moveq	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	e022      	b.n	800422e <HAL_TIMEx_PWMN_Start+0x6a>
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	2b04      	cmp	r3, #4
 80041ec:	d109      	bne.n	8004202 <HAL_TIMEx_PWMN_Start+0x3e>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	bf14      	ite	ne
 80041fa:	2301      	movne	r3, #1
 80041fc:	2300      	moveq	r3, #0
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	e015      	b.n	800422e <HAL_TIMEx_PWMN_Start+0x6a>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b08      	cmp	r3, #8
 8004206:	d109      	bne.n	800421c <HAL_TIMEx_PWMN_Start+0x58>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b01      	cmp	r3, #1
 8004212:	bf14      	ite	ne
 8004214:	2301      	movne	r3, #1
 8004216:	2300      	moveq	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	e008      	b.n	800422e <HAL_TIMEx_PWMN_Start+0x6a>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b01      	cmp	r3, #1
 8004226:	bf14      	ite	ne
 8004228:	2301      	movne	r3, #1
 800422a:	2300      	moveq	r3, #0
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e059      	b.n	80042ea <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d104      	bne.n	8004246 <HAL_TIMEx_PWMN_Start+0x82>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2202      	movs	r2, #2
 8004240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004244:	e013      	b.n	800426e <HAL_TIMEx_PWMN_Start+0xaa>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b04      	cmp	r3, #4
 800424a:	d104      	bne.n	8004256 <HAL_TIMEx_PWMN_Start+0x92>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2202      	movs	r2, #2
 8004250:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004254:	e00b      	b.n	800426e <HAL_TIMEx_PWMN_Start+0xaa>
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	2b08      	cmp	r3, #8
 800425a:	d104      	bne.n	8004266 <HAL_TIMEx_PWMN_Start+0xa2>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004264:	e003      	b.n	800426e <HAL_TIMEx_PWMN_Start+0xaa>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2202      	movs	r2, #2
 800426a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2204      	movs	r2, #4
 8004274:	6839      	ldr	r1, [r7, #0]
 8004276:	4618      	mov	r0, r3
 8004278:	f000 f903 	bl	8004482 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800428a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a18      	ldr	r2, [pc, #96]	; (80042f4 <HAL_TIMEx_PWMN_Start+0x130>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d00e      	beq.n	80042b4 <HAL_TIMEx_PWMN_Start+0xf0>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800429e:	d009      	beq.n	80042b4 <HAL_TIMEx_PWMN_Start+0xf0>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a14      	ldr	r2, [pc, #80]	; (80042f8 <HAL_TIMEx_PWMN_Start+0x134>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d004      	beq.n	80042b4 <HAL_TIMEx_PWMN_Start+0xf0>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a13      	ldr	r2, [pc, #76]	; (80042fc <HAL_TIMEx_PWMN_Start+0x138>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d111      	bne.n	80042d8 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 0307 	and.w	r3, r3, #7
 80042be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2b06      	cmp	r3, #6
 80042c4:	d010      	beq.n	80042e8 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f042 0201 	orr.w	r2, r2, #1
 80042d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d6:	e007      	b.n	80042e8 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0201 	orr.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40012c00 	.word	0x40012c00
 80042f8:	40000400 	.word	0x40000400
 80042fc:	40000800 	.word	0x40000800

08004300 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004310:	2b01      	cmp	r3, #1
 8004312:	d101      	bne.n	8004318 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004314:	2302      	movs	r3, #2
 8004316:	e046      	b.n	80043a6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800433e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	4313      	orrs	r3, r2
 8004348:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a16      	ldr	r2, [pc, #88]	; (80043b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d00e      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004364:	d009      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a12      	ldr	r2, [pc, #72]	; (80043b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d004      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a10      	ldr	r2, [pc, #64]	; (80043b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d10c      	bne.n	8004394 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004380:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	4313      	orrs	r3, r2
 800438a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3714      	adds	r7, #20
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bc80      	pop	{r7}
 80043ae:	4770      	bx	lr
 80043b0:	40012c00 	.word	0x40012c00
 80043b4:	40000400 	.word	0x40000400
 80043b8:	40000800 	.word	0x40000800

080043bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d101      	bne.n	80043d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80043d4:	2302      	movs	r3, #2
 80043d6:	e03d      	b.n	8004454 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	4313      	orrs	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4313      	orrs	r3, r2
 8004416:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	4313      	orrs	r3, r2
 8004424:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	695b      	ldr	r3, [r3, #20]
 8004430:	4313      	orrs	r3, r2
 8004432:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	69db      	ldr	r3, [r3, #28]
 800443e:	4313      	orrs	r3, r2
 8004440:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3714      	adds	r7, #20
 8004458:	46bd      	mov	sp, r7
 800445a:	bc80      	pop	{r7}
 800445c:	4770      	bx	lr

0800445e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr

08004470 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	bc80      	pop	{r7}
 8004480:	4770      	bx	lr

08004482 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8004482:	b480      	push	{r7}
 8004484:	b087      	sub	sp, #28
 8004486:	af00      	add	r7, sp, #0
 8004488:	60f8      	str	r0, [r7, #12]
 800448a:	60b9      	str	r1, [r7, #8]
 800448c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f003 031f 	and.w	r3, r3, #31
 8004494:	2204      	movs	r2, #4
 8004496:	fa02 f303 	lsl.w	r3, r2, r3
 800449a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a1a      	ldr	r2, [r3, #32]
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	43db      	mvns	r3, r3
 80044a4:	401a      	ands	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6a1a      	ldr	r2, [r3, #32]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	f003 031f 	and.w	r3, r3, #31
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ba:	431a      	orrs	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	621a      	str	r2, [r3, #32]
}
 80044c0:	bf00      	nop
 80044c2:	371c      	adds	r7, #28
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bc80      	pop	{r7}
 80044c8:	4770      	bx	lr

080044ca <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b082      	sub	sp, #8
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d101      	bne.n	80044dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e03f      	b.n	800455c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d106      	bne.n	80044f6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f7fd fcdd 	bl	8001eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2224      	movs	r2, #36	; 0x24
 80044fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68da      	ldr	r2, [r3, #12]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800450c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fb48 	bl	8004ba4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004522:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695a      	ldr	r2, [r3, #20]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004532:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68da      	ldr	r2, [r3, #12]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004542:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2220      	movs	r2, #32
 800454e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2220      	movs	r2, #32
 8004556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08a      	sub	sp, #40	; 0x28
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004584:	2300      	movs	r3, #0
 8004586:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004588:	2300      	movs	r3, #0
 800458a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10d      	bne.n	80045b6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459c:	f003 0320 	and.w	r3, r3, #32
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d008      	beq.n	80045b6 <HAL_UART_IRQHandler+0x52>
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	f003 0320 	and.w	r3, r3, #32
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fa4f 	bl	8004a52 <UART_Receive_IT>
      return;
 80045b4:	e17b      	b.n	80048ae <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 80b1 	beq.w	8004720 <HAL_UART_IRQHandler+0x1bc>
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d105      	bne.n	80045d4 <HAL_UART_IRQHandler+0x70>
 80045c8:	6a3b      	ldr	r3, [r7, #32]
 80045ca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 80a6 	beq.w	8004720 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <HAL_UART_IRQHandler+0x90>
 80045de:	6a3b      	ldr	r3, [r7, #32]
 80045e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ec:	f043 0201 	orr.w	r2, r3, #1
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f6:	f003 0304 	and.w	r3, r3, #4
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00a      	beq.n	8004614 <HAL_UART_IRQHandler+0xb0>
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b00      	cmp	r3, #0
 8004606:	d005      	beq.n	8004614 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460c:	f043 0202 	orr.w	r2, r3, #2
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <HAL_UART_IRQHandler+0xd0>
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b00      	cmp	r3, #0
 8004626:	d005      	beq.n	8004634 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462c:	f043 0204 	orr.w	r2, r3, #4
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004636:	f003 0308 	and.w	r3, r3, #8
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00f      	beq.n	800465e <HAL_UART_IRQHandler+0xfa>
 800463e:	6a3b      	ldr	r3, [r7, #32]
 8004640:	f003 0320 	and.w	r3, r3, #32
 8004644:	2b00      	cmp	r3, #0
 8004646:	d104      	bne.n	8004652 <HAL_UART_IRQHandler+0xee>
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004656:	f043 0208 	orr.w	r2, r3, #8
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 811e 	beq.w	80048a4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466a:	f003 0320 	and.w	r3, r3, #32
 800466e:	2b00      	cmp	r3, #0
 8004670:	d007      	beq.n	8004682 <HAL_UART_IRQHandler+0x11e>
 8004672:	6a3b      	ldr	r3, [r7, #32]
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b00      	cmp	r3, #0
 800467a:	d002      	beq.n	8004682 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f9e8 	bl	8004a52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468c:	2b00      	cmp	r3, #0
 800468e:	bf14      	ite	ne
 8004690:	2301      	movne	r3, #1
 8004692:	2300      	moveq	r3, #0
 8004694:	b2db      	uxtb	r3, r3
 8004696:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469c:	f003 0308 	and.w	r3, r3, #8
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d102      	bne.n	80046aa <HAL_UART_IRQHandler+0x146>
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d031      	beq.n	800470e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f92a 	bl	8004904 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d023      	beq.n	8004706 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	695a      	ldr	r2, [r3, #20]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d013      	beq.n	80046fe <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046da:	4a76      	ldr	r2, [pc, #472]	; (80048b4 <HAL_UART_IRQHandler+0x350>)
 80046dc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fd ff18 	bl	8002518 <HAL_DMA_Abort_IT>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d016      	beq.n	800471c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046f8:	4610      	mov	r0, r2
 80046fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046fc:	e00e      	b.n	800471c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 f8ec 	bl	80048dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004704:	e00a      	b.n	800471c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 f8e8 	bl	80048dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800470c:	e006      	b.n	800471c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f8e4 	bl	80048dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800471a:	e0c3      	b.n	80048a4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800471c:	bf00      	nop
    return;
 800471e:	e0c1      	b.n	80048a4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004724:	2b01      	cmp	r3, #1
 8004726:	f040 80a1 	bne.w	800486c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800472a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472c:	f003 0310 	and.w	r3, r3, #16
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 809b 	beq.w	800486c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004736:	6a3b      	ldr	r3, [r7, #32]
 8004738:	f003 0310 	and.w	r3, r3, #16
 800473c:	2b00      	cmp	r3, #0
 800473e:	f000 8095 	beq.w	800486c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004742:	2300      	movs	r3, #0
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	60fb      	str	r3, [r7, #12]
 8004756:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004762:	2b00      	cmp	r3, #0
 8004764:	d04e      	beq.n	8004804 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004770:	8a3b      	ldrh	r3, [r7, #16]
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 8098 	beq.w	80048a8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800477c:	8a3a      	ldrh	r2, [r7, #16]
 800477e:	429a      	cmp	r2, r3
 8004780:	f080 8092 	bcs.w	80048a8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	8a3a      	ldrh	r2, [r7, #16]
 8004788:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	2b20      	cmp	r3, #32
 8004792:	d02b      	beq.n	80047ec <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047a2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	695a      	ldr	r2, [r3, #20]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 0201 	bic.w	r2, r2, #1
 80047b2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	695a      	ldr	r2, [r3, #20]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047c2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2220      	movs	r2, #32
 80047c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68da      	ldr	r2, [r3, #12]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0210 	bic.w	r2, r2, #16
 80047e0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fd fe5b 	bl	80024a2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	4619      	mov	r1, r3
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 f876 	bl	80048ee <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004802:	e051      	b.n	80048a8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800480c:	b29b      	uxth	r3, r3
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d047      	beq.n	80048ac <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800481c:	8a7b      	ldrh	r3, [r7, #18]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d044      	beq.n	80048ac <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68da      	ldr	r2, [r3, #12]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004830:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695a      	ldr	r2, [r3, #20]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0201 	bic.w	r2, r2, #1
 8004840:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68da      	ldr	r2, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0210 	bic.w	r2, r2, #16
 800485e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004860:	8a7b      	ldrh	r3, [r7, #18]
 8004862:	4619      	mov	r1, r3
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 f842 	bl	80048ee <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800486a:	e01f      	b.n	80048ac <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800486c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004872:	2b00      	cmp	r3, #0
 8004874:	d008      	beq.n	8004888 <HAL_UART_IRQHandler+0x324>
 8004876:	6a3b      	ldr	r3, [r7, #32]
 8004878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f87f 	bl	8004984 <UART_Transmit_IT>
    return;
 8004886:	e012      	b.n	80048ae <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00d      	beq.n	80048ae <HAL_UART_IRQHandler+0x34a>
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004898:	2b00      	cmp	r3, #0
 800489a:	d008      	beq.n	80048ae <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 f8c0 	bl	8004a22 <UART_EndTransmit_IT>
    return;
 80048a2:	e004      	b.n	80048ae <HAL_UART_IRQHandler+0x34a>
    return;
 80048a4:	bf00      	nop
 80048a6:	e002      	b.n	80048ae <HAL_UART_IRQHandler+0x34a>
      return;
 80048a8:	bf00      	nop
 80048aa:	e000      	b.n	80048ae <HAL_UART_IRQHandler+0x34a>
      return;
 80048ac:	bf00      	nop
  }
}
 80048ae:	3728      	adds	r7, #40	; 0x28
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	0800495d 	.word	0x0800495d

080048b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bc80      	pop	{r7}
 80048c8:	4770      	bx	lr

080048ca <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bc80      	pop	{r7}
 80048da:	4770      	bx	lr

080048dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bc80      	pop	{r7}
 80048ec:	4770      	bx	lr

080048ee <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
 80048f6:	460b      	mov	r3, r1
 80048f8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr

08004904 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68da      	ldr	r2, [r3, #12]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800491a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	695a      	ldr	r2, [r3, #20]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f022 0201 	bic.w	r2, r2, #1
 800492a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004930:	2b01      	cmp	r3, #1
 8004932:	d107      	bne.n	8004944 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68da      	ldr	r2, [r3, #12]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0210 	bic.w	r2, r2, #16
 8004942:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2220      	movs	r2, #32
 8004948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr

0800495c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f7ff ffb0 	bl	80048dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800497c:	bf00      	nop
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b21      	cmp	r3, #33	; 0x21
 8004996:	d13e      	bne.n	8004a16 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049a0:	d114      	bne.n	80049cc <UART_Transmit_IT+0x48>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d110      	bne.n	80049cc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	881b      	ldrh	r3, [r3, #0]
 80049b4:	461a      	mov	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049be:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	1c9a      	adds	r2, r3, #2
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	621a      	str	r2, [r3, #32]
 80049ca:	e008      	b.n	80049de <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	1c59      	adds	r1, r3, #1
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	6211      	str	r1, [r2, #32]
 80049d6:	781a      	ldrb	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	3b01      	subs	r3, #1
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	4619      	mov	r1, r3
 80049ec:	84d1      	strh	r1, [r2, #38]	; 0x26
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d10f      	bne.n	8004a12 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68da      	ldr	r2, [r3, #12]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	68da      	ldr	r2, [r3, #12]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a12:	2300      	movs	r3, #0
 8004a14:	e000      	b.n	8004a18 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a16:	2302      	movs	r3, #2
  }
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3714      	adds	r7, #20
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bc80      	pop	{r7}
 8004a20:	4770      	bx	lr

08004a22 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b082      	sub	sp, #8
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68da      	ldr	r2, [r3, #12]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a38:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7ff ff38 	bl	80048b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b086      	sub	sp, #24
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b22      	cmp	r3, #34	; 0x22
 8004a64:	f040 8099 	bne.w	8004b9a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a70:	d117      	bne.n	8004aa2 <UART_Receive_IT+0x50>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d113      	bne.n	8004aa2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a82:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9a:	1c9a      	adds	r2, r3, #2
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	629a      	str	r2, [r3, #40]	; 0x28
 8004aa0:	e026      	b.n	8004af0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ab4:	d007      	beq.n	8004ac6 <UART_Receive_IT+0x74>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10a      	bne.n	8004ad4 <UART_Receive_IT+0x82>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d106      	bne.n	8004ad4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	701a      	strb	r2, [r3, #0]
 8004ad2:	e008      	b.n	8004ae6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aea:	1c5a      	adds	r2, r3, #1
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	4619      	mov	r1, r3
 8004afe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d148      	bne.n	8004b96 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f022 0220 	bic.w	r2, r2, #32
 8004b12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68da      	ldr	r2, [r3, #12]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	695a      	ldr	r2, [r3, #20]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 0201 	bic.w	r2, r2, #1
 8004b32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2220      	movs	r2, #32
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d123      	bne.n	8004b8c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68da      	ldr	r2, [r3, #12]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 0210 	bic.w	r2, r2, #16
 8004b58:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0310 	and.w	r3, r3, #16
 8004b64:	2b10      	cmp	r3, #16
 8004b66:	d10a      	bne.n	8004b7e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b68:	2300      	movs	r3, #0
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	60fb      	str	r3, [r7, #12]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b82:	4619      	mov	r1, r3
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff feb2 	bl	80048ee <HAL_UARTEx_RxEventCallback>
 8004b8a:	e002      	b.n	8004b92 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f7ff fe9c 	bl	80048ca <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004b92:	2300      	movs	r3, #0
 8004b94:	e002      	b.n	8004b9c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004b96:	2300      	movs	r3, #0
 8004b98:	e000      	b.n	8004b9c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004b9a:	2302      	movs	r3, #2
  }
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	68da      	ldr	r2, [r3, #12]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	695b      	ldr	r3, [r3, #20]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004bde:	f023 030c 	bic.w	r3, r3, #12
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6812      	ldr	r2, [r2, #0]
 8004be6:	68b9      	ldr	r1, [r7, #8]
 8004be8:	430b      	orrs	r3, r1
 8004bea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a2c      	ldr	r2, [pc, #176]	; (8004cb8 <UART_SetConfig+0x114>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d103      	bne.n	8004c14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c0c:	f7fe fbc2 	bl	8003394 <HAL_RCC_GetPCLK2Freq>
 8004c10:	60f8      	str	r0, [r7, #12]
 8004c12:	e002      	b.n	8004c1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c14:	f7fe fbaa 	bl	800336c <HAL_RCC_GetPCLK1Freq>
 8004c18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	4413      	add	r3, r2
 8004c22:	009a      	lsls	r2, r3, #2
 8004c24:	441a      	add	r2, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c30:	4a22      	ldr	r2, [pc, #136]	; (8004cbc <UART_SetConfig+0x118>)
 8004c32:	fba2 2303 	umull	r2, r3, r2, r3
 8004c36:	095b      	lsrs	r3, r3, #5
 8004c38:	0119      	lsls	r1, r3, #4
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	4413      	add	r3, r2
 8004c42:	009a      	lsls	r2, r3, #2
 8004c44:	441a      	add	r2, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c50:	4b1a      	ldr	r3, [pc, #104]	; (8004cbc <UART_SetConfig+0x118>)
 8004c52:	fba3 0302 	umull	r0, r3, r3, r2
 8004c56:	095b      	lsrs	r3, r3, #5
 8004c58:	2064      	movs	r0, #100	; 0x64
 8004c5a:	fb00 f303 	mul.w	r3, r0, r3
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	3332      	adds	r3, #50	; 0x32
 8004c64:	4a15      	ldr	r2, [pc, #84]	; (8004cbc <UART_SetConfig+0x118>)
 8004c66:	fba2 2303 	umull	r2, r3, r2, r3
 8004c6a:	095b      	lsrs	r3, r3, #5
 8004c6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c70:	4419      	add	r1, r3
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	4613      	mov	r3, r2
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	4413      	add	r3, r2
 8004c7a:	009a      	lsls	r2, r3, #2
 8004c7c:	441a      	add	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c88:	4b0c      	ldr	r3, [pc, #48]	; (8004cbc <UART_SetConfig+0x118>)
 8004c8a:	fba3 0302 	umull	r0, r3, r3, r2
 8004c8e:	095b      	lsrs	r3, r3, #5
 8004c90:	2064      	movs	r0, #100	; 0x64
 8004c92:	fb00 f303 	mul.w	r3, r0, r3
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	011b      	lsls	r3, r3, #4
 8004c9a:	3332      	adds	r3, #50	; 0x32
 8004c9c:	4a07      	ldr	r2, [pc, #28]	; (8004cbc <UART_SetConfig+0x118>)
 8004c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca2:	095b      	lsrs	r3, r3, #5
 8004ca4:	f003 020f 	and.w	r2, r3, #15
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	440a      	add	r2, r1
 8004cae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004cb0:	bf00      	nop
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	40013800 	.word	0x40013800
 8004cbc:	51eb851f 	.word	0x51eb851f

08004cc0 <__errno>:
 8004cc0:	4b01      	ldr	r3, [pc, #4]	; (8004cc8 <__errno+0x8>)
 8004cc2:	6818      	ldr	r0, [r3, #0]
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	2000000c 	.word	0x2000000c

08004ccc <__libc_init_array>:
 8004ccc:	b570      	push	{r4, r5, r6, lr}
 8004cce:	2600      	movs	r6, #0
 8004cd0:	4d0c      	ldr	r5, [pc, #48]	; (8004d04 <__libc_init_array+0x38>)
 8004cd2:	4c0d      	ldr	r4, [pc, #52]	; (8004d08 <__libc_init_array+0x3c>)
 8004cd4:	1b64      	subs	r4, r4, r5
 8004cd6:	10a4      	asrs	r4, r4, #2
 8004cd8:	42a6      	cmp	r6, r4
 8004cda:	d109      	bne.n	8004cf0 <__libc_init_array+0x24>
 8004cdc:	f002 fd2e 	bl	800773c <_init>
 8004ce0:	2600      	movs	r6, #0
 8004ce2:	4d0a      	ldr	r5, [pc, #40]	; (8004d0c <__libc_init_array+0x40>)
 8004ce4:	4c0a      	ldr	r4, [pc, #40]	; (8004d10 <__libc_init_array+0x44>)
 8004ce6:	1b64      	subs	r4, r4, r5
 8004ce8:	10a4      	asrs	r4, r4, #2
 8004cea:	42a6      	cmp	r6, r4
 8004cec:	d105      	bne.n	8004cfa <__libc_init_array+0x2e>
 8004cee:	bd70      	pop	{r4, r5, r6, pc}
 8004cf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cf4:	4798      	blx	r3
 8004cf6:	3601      	adds	r6, #1
 8004cf8:	e7ee      	b.n	8004cd8 <__libc_init_array+0xc>
 8004cfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cfe:	4798      	blx	r3
 8004d00:	3601      	adds	r6, #1
 8004d02:	e7f2      	b.n	8004cea <__libc_init_array+0x1e>
 8004d04:	08007e7c 	.word	0x08007e7c
 8004d08:	08007e7c 	.word	0x08007e7c
 8004d0c:	08007e7c 	.word	0x08007e7c
 8004d10:	08007e80 	.word	0x08007e80

08004d14 <memcpy>:
 8004d14:	440a      	add	r2, r1
 8004d16:	4291      	cmp	r1, r2
 8004d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d1c:	d100      	bne.n	8004d20 <memcpy+0xc>
 8004d1e:	4770      	bx	lr
 8004d20:	b510      	push	{r4, lr}
 8004d22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d26:	4291      	cmp	r1, r2
 8004d28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d2c:	d1f9      	bne.n	8004d22 <memcpy+0xe>
 8004d2e:	bd10      	pop	{r4, pc}

08004d30 <memset>:
 8004d30:	4603      	mov	r3, r0
 8004d32:	4402      	add	r2, r0
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d100      	bne.n	8004d3a <memset+0xa>
 8004d38:	4770      	bx	lr
 8004d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d3e:	e7f9      	b.n	8004d34 <memset+0x4>

08004d40 <__cvt>:
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d46:	461f      	mov	r7, r3
 8004d48:	bfbb      	ittet	lt
 8004d4a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004d4e:	461f      	movlt	r7, r3
 8004d50:	2300      	movge	r3, #0
 8004d52:	232d      	movlt	r3, #45	; 0x2d
 8004d54:	b088      	sub	sp, #32
 8004d56:	4614      	mov	r4, r2
 8004d58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004d5a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004d5c:	7013      	strb	r3, [r2, #0]
 8004d5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004d60:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004d64:	f023 0820 	bic.w	r8, r3, #32
 8004d68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d6c:	d005      	beq.n	8004d7a <__cvt+0x3a>
 8004d6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004d72:	d100      	bne.n	8004d76 <__cvt+0x36>
 8004d74:	3501      	adds	r5, #1
 8004d76:	2302      	movs	r3, #2
 8004d78:	e000      	b.n	8004d7c <__cvt+0x3c>
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	aa07      	add	r2, sp, #28
 8004d7e:	9204      	str	r2, [sp, #16]
 8004d80:	aa06      	add	r2, sp, #24
 8004d82:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004d86:	e9cd 3500 	strd	r3, r5, [sp]
 8004d8a:	4622      	mov	r2, r4
 8004d8c:	463b      	mov	r3, r7
 8004d8e:	f000 fcc3 	bl	8005718 <_dtoa_r>
 8004d92:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004d96:	4606      	mov	r6, r0
 8004d98:	d102      	bne.n	8004da0 <__cvt+0x60>
 8004d9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d9c:	07db      	lsls	r3, r3, #31
 8004d9e:	d522      	bpl.n	8004de6 <__cvt+0xa6>
 8004da0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004da4:	eb06 0905 	add.w	r9, r6, r5
 8004da8:	d110      	bne.n	8004dcc <__cvt+0x8c>
 8004daa:	7833      	ldrb	r3, [r6, #0]
 8004dac:	2b30      	cmp	r3, #48	; 0x30
 8004dae:	d10a      	bne.n	8004dc6 <__cvt+0x86>
 8004db0:	2200      	movs	r2, #0
 8004db2:	2300      	movs	r3, #0
 8004db4:	4620      	mov	r0, r4
 8004db6:	4639      	mov	r1, r7
 8004db8:	f7fb fdf6 	bl	80009a8 <__aeabi_dcmpeq>
 8004dbc:	b918      	cbnz	r0, 8004dc6 <__cvt+0x86>
 8004dbe:	f1c5 0501 	rsb	r5, r5, #1
 8004dc2:	f8ca 5000 	str.w	r5, [sl]
 8004dc6:	f8da 3000 	ldr.w	r3, [sl]
 8004dca:	4499      	add	r9, r3
 8004dcc:	2200      	movs	r2, #0
 8004dce:	2300      	movs	r3, #0
 8004dd0:	4620      	mov	r0, r4
 8004dd2:	4639      	mov	r1, r7
 8004dd4:	f7fb fde8 	bl	80009a8 <__aeabi_dcmpeq>
 8004dd8:	b108      	cbz	r0, 8004dde <__cvt+0x9e>
 8004dda:	f8cd 901c 	str.w	r9, [sp, #28]
 8004dde:	2230      	movs	r2, #48	; 0x30
 8004de0:	9b07      	ldr	r3, [sp, #28]
 8004de2:	454b      	cmp	r3, r9
 8004de4:	d307      	bcc.n	8004df6 <__cvt+0xb6>
 8004de6:	4630      	mov	r0, r6
 8004de8:	9b07      	ldr	r3, [sp, #28]
 8004dea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004dec:	1b9b      	subs	r3, r3, r6
 8004dee:	6013      	str	r3, [r2, #0]
 8004df0:	b008      	add	sp, #32
 8004df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004df6:	1c59      	adds	r1, r3, #1
 8004df8:	9107      	str	r1, [sp, #28]
 8004dfa:	701a      	strb	r2, [r3, #0]
 8004dfc:	e7f0      	b.n	8004de0 <__cvt+0xa0>

08004dfe <__exponent>:
 8004dfe:	4603      	mov	r3, r0
 8004e00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e02:	2900      	cmp	r1, #0
 8004e04:	f803 2b02 	strb.w	r2, [r3], #2
 8004e08:	bfb6      	itet	lt
 8004e0a:	222d      	movlt	r2, #45	; 0x2d
 8004e0c:	222b      	movge	r2, #43	; 0x2b
 8004e0e:	4249      	neglt	r1, r1
 8004e10:	2909      	cmp	r1, #9
 8004e12:	7042      	strb	r2, [r0, #1]
 8004e14:	dd2b      	ble.n	8004e6e <__exponent+0x70>
 8004e16:	f10d 0407 	add.w	r4, sp, #7
 8004e1a:	46a4      	mov	ip, r4
 8004e1c:	270a      	movs	r7, #10
 8004e1e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004e22:	460a      	mov	r2, r1
 8004e24:	46a6      	mov	lr, r4
 8004e26:	fb07 1516 	mls	r5, r7, r6, r1
 8004e2a:	2a63      	cmp	r2, #99	; 0x63
 8004e2c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004e30:	4631      	mov	r1, r6
 8004e32:	f104 34ff 	add.w	r4, r4, #4294967295
 8004e36:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004e3a:	dcf0      	bgt.n	8004e1e <__exponent+0x20>
 8004e3c:	3130      	adds	r1, #48	; 0x30
 8004e3e:	f1ae 0502 	sub.w	r5, lr, #2
 8004e42:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004e46:	4629      	mov	r1, r5
 8004e48:	1c44      	adds	r4, r0, #1
 8004e4a:	4561      	cmp	r1, ip
 8004e4c:	d30a      	bcc.n	8004e64 <__exponent+0x66>
 8004e4e:	f10d 0209 	add.w	r2, sp, #9
 8004e52:	eba2 020e 	sub.w	r2, r2, lr
 8004e56:	4565      	cmp	r5, ip
 8004e58:	bf88      	it	hi
 8004e5a:	2200      	movhi	r2, #0
 8004e5c:	4413      	add	r3, r2
 8004e5e:	1a18      	subs	r0, r3, r0
 8004e60:	b003      	add	sp, #12
 8004e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e64:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e68:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004e6c:	e7ed      	b.n	8004e4a <__exponent+0x4c>
 8004e6e:	2330      	movs	r3, #48	; 0x30
 8004e70:	3130      	adds	r1, #48	; 0x30
 8004e72:	7083      	strb	r3, [r0, #2]
 8004e74:	70c1      	strb	r1, [r0, #3]
 8004e76:	1d03      	adds	r3, r0, #4
 8004e78:	e7f1      	b.n	8004e5e <__exponent+0x60>
	...

08004e7c <_printf_float>:
 8004e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e80:	b091      	sub	sp, #68	; 0x44
 8004e82:	460c      	mov	r4, r1
 8004e84:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004e88:	4616      	mov	r6, r2
 8004e8a:	461f      	mov	r7, r3
 8004e8c:	4605      	mov	r5, r0
 8004e8e:	f001 fa31 	bl	80062f4 <_localeconv_r>
 8004e92:	6803      	ldr	r3, [r0, #0]
 8004e94:	4618      	mov	r0, r3
 8004e96:	9309      	str	r3, [sp, #36]	; 0x24
 8004e98:	f7fb f95a 	bl	8000150 <strlen>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	930e      	str	r3, [sp, #56]	; 0x38
 8004ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8004ea4:	900a      	str	r0, [sp, #40]	; 0x28
 8004ea6:	3307      	adds	r3, #7
 8004ea8:	f023 0307 	bic.w	r3, r3, #7
 8004eac:	f103 0208 	add.w	r2, r3, #8
 8004eb0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004eb4:	f8d4 b000 	ldr.w	fp, [r4]
 8004eb8:	f8c8 2000 	str.w	r2, [r8]
 8004ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004ec4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004ec8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004ecc:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ece:	f04f 32ff 	mov.w	r2, #4294967295
 8004ed2:	4640      	mov	r0, r8
 8004ed4:	4b9c      	ldr	r3, [pc, #624]	; (8005148 <_printf_float+0x2cc>)
 8004ed6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ed8:	f7fb fd98 	bl	8000a0c <__aeabi_dcmpun>
 8004edc:	bb70      	cbnz	r0, 8004f3c <_printf_float+0xc0>
 8004ede:	f04f 32ff 	mov.w	r2, #4294967295
 8004ee2:	4640      	mov	r0, r8
 8004ee4:	4b98      	ldr	r3, [pc, #608]	; (8005148 <_printf_float+0x2cc>)
 8004ee6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ee8:	f7fb fd72 	bl	80009d0 <__aeabi_dcmple>
 8004eec:	bb30      	cbnz	r0, 8004f3c <_printf_float+0xc0>
 8004eee:	2200      	movs	r2, #0
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	4640      	mov	r0, r8
 8004ef4:	4651      	mov	r1, sl
 8004ef6:	f7fb fd61 	bl	80009bc <__aeabi_dcmplt>
 8004efa:	b110      	cbz	r0, 8004f02 <_printf_float+0x86>
 8004efc:	232d      	movs	r3, #45	; 0x2d
 8004efe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f02:	4b92      	ldr	r3, [pc, #584]	; (800514c <_printf_float+0x2d0>)
 8004f04:	4892      	ldr	r0, [pc, #584]	; (8005150 <_printf_float+0x2d4>)
 8004f06:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004f0a:	bf94      	ite	ls
 8004f0c:	4698      	movls	r8, r3
 8004f0e:	4680      	movhi	r8, r0
 8004f10:	2303      	movs	r3, #3
 8004f12:	f04f 0a00 	mov.w	sl, #0
 8004f16:	6123      	str	r3, [r4, #16]
 8004f18:	f02b 0304 	bic.w	r3, fp, #4
 8004f1c:	6023      	str	r3, [r4, #0]
 8004f1e:	4633      	mov	r3, r6
 8004f20:	4621      	mov	r1, r4
 8004f22:	4628      	mov	r0, r5
 8004f24:	9700      	str	r7, [sp, #0]
 8004f26:	aa0f      	add	r2, sp, #60	; 0x3c
 8004f28:	f000 f9d4 	bl	80052d4 <_printf_common>
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	f040 8090 	bne.w	8005052 <_printf_float+0x1d6>
 8004f32:	f04f 30ff 	mov.w	r0, #4294967295
 8004f36:	b011      	add	sp, #68	; 0x44
 8004f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f3c:	4642      	mov	r2, r8
 8004f3e:	4653      	mov	r3, sl
 8004f40:	4640      	mov	r0, r8
 8004f42:	4651      	mov	r1, sl
 8004f44:	f7fb fd62 	bl	8000a0c <__aeabi_dcmpun>
 8004f48:	b148      	cbz	r0, 8004f5e <_printf_float+0xe2>
 8004f4a:	f1ba 0f00 	cmp.w	sl, #0
 8004f4e:	bfb8      	it	lt
 8004f50:	232d      	movlt	r3, #45	; 0x2d
 8004f52:	4880      	ldr	r0, [pc, #512]	; (8005154 <_printf_float+0x2d8>)
 8004f54:	bfb8      	it	lt
 8004f56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f5a:	4b7f      	ldr	r3, [pc, #508]	; (8005158 <_printf_float+0x2dc>)
 8004f5c:	e7d3      	b.n	8004f06 <_printf_float+0x8a>
 8004f5e:	6863      	ldr	r3, [r4, #4]
 8004f60:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	d142      	bne.n	8004fee <_printf_float+0x172>
 8004f68:	2306      	movs	r3, #6
 8004f6a:	6063      	str	r3, [r4, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	9206      	str	r2, [sp, #24]
 8004f70:	aa0e      	add	r2, sp, #56	; 0x38
 8004f72:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004f76:	aa0d      	add	r2, sp, #52	; 0x34
 8004f78:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004f7c:	9203      	str	r2, [sp, #12]
 8004f7e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004f82:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004f86:	6023      	str	r3, [r4, #0]
 8004f88:	6863      	ldr	r3, [r4, #4]
 8004f8a:	4642      	mov	r2, r8
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	4628      	mov	r0, r5
 8004f90:	4653      	mov	r3, sl
 8004f92:	910b      	str	r1, [sp, #44]	; 0x2c
 8004f94:	f7ff fed4 	bl	8004d40 <__cvt>
 8004f98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f9a:	4680      	mov	r8, r0
 8004f9c:	2947      	cmp	r1, #71	; 0x47
 8004f9e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004fa0:	d108      	bne.n	8004fb4 <_printf_float+0x138>
 8004fa2:	1cc8      	adds	r0, r1, #3
 8004fa4:	db02      	blt.n	8004fac <_printf_float+0x130>
 8004fa6:	6863      	ldr	r3, [r4, #4]
 8004fa8:	4299      	cmp	r1, r3
 8004faa:	dd40      	ble.n	800502e <_printf_float+0x1b2>
 8004fac:	f1a9 0902 	sub.w	r9, r9, #2
 8004fb0:	fa5f f989 	uxtb.w	r9, r9
 8004fb4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004fb8:	d81f      	bhi.n	8004ffa <_printf_float+0x17e>
 8004fba:	464a      	mov	r2, r9
 8004fbc:	3901      	subs	r1, #1
 8004fbe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004fc2:	910d      	str	r1, [sp, #52]	; 0x34
 8004fc4:	f7ff ff1b 	bl	8004dfe <__exponent>
 8004fc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004fca:	4682      	mov	sl, r0
 8004fcc:	1813      	adds	r3, r2, r0
 8004fce:	2a01      	cmp	r2, #1
 8004fd0:	6123      	str	r3, [r4, #16]
 8004fd2:	dc02      	bgt.n	8004fda <_printf_float+0x15e>
 8004fd4:	6822      	ldr	r2, [r4, #0]
 8004fd6:	07d2      	lsls	r2, r2, #31
 8004fd8:	d501      	bpl.n	8004fde <_printf_float+0x162>
 8004fda:	3301      	adds	r3, #1
 8004fdc:	6123      	str	r3, [r4, #16]
 8004fde:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d09b      	beq.n	8004f1e <_printf_float+0xa2>
 8004fe6:	232d      	movs	r3, #45	; 0x2d
 8004fe8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fec:	e797      	b.n	8004f1e <_printf_float+0xa2>
 8004fee:	2947      	cmp	r1, #71	; 0x47
 8004ff0:	d1bc      	bne.n	8004f6c <_printf_float+0xf0>
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1ba      	bne.n	8004f6c <_printf_float+0xf0>
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e7b7      	b.n	8004f6a <_printf_float+0xee>
 8004ffa:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004ffe:	d118      	bne.n	8005032 <_printf_float+0x1b6>
 8005000:	2900      	cmp	r1, #0
 8005002:	6863      	ldr	r3, [r4, #4]
 8005004:	dd0b      	ble.n	800501e <_printf_float+0x1a2>
 8005006:	6121      	str	r1, [r4, #16]
 8005008:	b913      	cbnz	r3, 8005010 <_printf_float+0x194>
 800500a:	6822      	ldr	r2, [r4, #0]
 800500c:	07d0      	lsls	r0, r2, #31
 800500e:	d502      	bpl.n	8005016 <_printf_float+0x19a>
 8005010:	3301      	adds	r3, #1
 8005012:	440b      	add	r3, r1
 8005014:	6123      	str	r3, [r4, #16]
 8005016:	f04f 0a00 	mov.w	sl, #0
 800501a:	65a1      	str	r1, [r4, #88]	; 0x58
 800501c:	e7df      	b.n	8004fde <_printf_float+0x162>
 800501e:	b913      	cbnz	r3, 8005026 <_printf_float+0x1aa>
 8005020:	6822      	ldr	r2, [r4, #0]
 8005022:	07d2      	lsls	r2, r2, #31
 8005024:	d501      	bpl.n	800502a <_printf_float+0x1ae>
 8005026:	3302      	adds	r3, #2
 8005028:	e7f4      	b.n	8005014 <_printf_float+0x198>
 800502a:	2301      	movs	r3, #1
 800502c:	e7f2      	b.n	8005014 <_printf_float+0x198>
 800502e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005032:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005034:	4299      	cmp	r1, r3
 8005036:	db05      	blt.n	8005044 <_printf_float+0x1c8>
 8005038:	6823      	ldr	r3, [r4, #0]
 800503a:	6121      	str	r1, [r4, #16]
 800503c:	07d8      	lsls	r0, r3, #31
 800503e:	d5ea      	bpl.n	8005016 <_printf_float+0x19a>
 8005040:	1c4b      	adds	r3, r1, #1
 8005042:	e7e7      	b.n	8005014 <_printf_float+0x198>
 8005044:	2900      	cmp	r1, #0
 8005046:	bfcc      	ite	gt
 8005048:	2201      	movgt	r2, #1
 800504a:	f1c1 0202 	rsble	r2, r1, #2
 800504e:	4413      	add	r3, r2
 8005050:	e7e0      	b.n	8005014 <_printf_float+0x198>
 8005052:	6823      	ldr	r3, [r4, #0]
 8005054:	055a      	lsls	r2, r3, #21
 8005056:	d407      	bmi.n	8005068 <_printf_float+0x1ec>
 8005058:	6923      	ldr	r3, [r4, #16]
 800505a:	4642      	mov	r2, r8
 800505c:	4631      	mov	r1, r6
 800505e:	4628      	mov	r0, r5
 8005060:	47b8      	blx	r7
 8005062:	3001      	adds	r0, #1
 8005064:	d12b      	bne.n	80050be <_printf_float+0x242>
 8005066:	e764      	b.n	8004f32 <_printf_float+0xb6>
 8005068:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800506c:	f240 80dd 	bls.w	800522a <_printf_float+0x3ae>
 8005070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	f7fb fc96 	bl	80009a8 <__aeabi_dcmpeq>
 800507c:	2800      	cmp	r0, #0
 800507e:	d033      	beq.n	80050e8 <_printf_float+0x26c>
 8005080:	2301      	movs	r3, #1
 8005082:	4631      	mov	r1, r6
 8005084:	4628      	mov	r0, r5
 8005086:	4a35      	ldr	r2, [pc, #212]	; (800515c <_printf_float+0x2e0>)
 8005088:	47b8      	blx	r7
 800508a:	3001      	adds	r0, #1
 800508c:	f43f af51 	beq.w	8004f32 <_printf_float+0xb6>
 8005090:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005094:	429a      	cmp	r2, r3
 8005096:	db02      	blt.n	800509e <_printf_float+0x222>
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	07d8      	lsls	r0, r3, #31
 800509c:	d50f      	bpl.n	80050be <_printf_float+0x242>
 800509e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050a2:	4631      	mov	r1, r6
 80050a4:	4628      	mov	r0, r5
 80050a6:	47b8      	blx	r7
 80050a8:	3001      	adds	r0, #1
 80050aa:	f43f af42 	beq.w	8004f32 <_printf_float+0xb6>
 80050ae:	f04f 0800 	mov.w	r8, #0
 80050b2:	f104 091a 	add.w	r9, r4, #26
 80050b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050b8:	3b01      	subs	r3, #1
 80050ba:	4543      	cmp	r3, r8
 80050bc:	dc09      	bgt.n	80050d2 <_printf_float+0x256>
 80050be:	6823      	ldr	r3, [r4, #0]
 80050c0:	079b      	lsls	r3, r3, #30
 80050c2:	f100 8102 	bmi.w	80052ca <_printf_float+0x44e>
 80050c6:	68e0      	ldr	r0, [r4, #12]
 80050c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050ca:	4298      	cmp	r0, r3
 80050cc:	bfb8      	it	lt
 80050ce:	4618      	movlt	r0, r3
 80050d0:	e731      	b.n	8004f36 <_printf_float+0xba>
 80050d2:	2301      	movs	r3, #1
 80050d4:	464a      	mov	r2, r9
 80050d6:	4631      	mov	r1, r6
 80050d8:	4628      	mov	r0, r5
 80050da:	47b8      	blx	r7
 80050dc:	3001      	adds	r0, #1
 80050de:	f43f af28 	beq.w	8004f32 <_printf_float+0xb6>
 80050e2:	f108 0801 	add.w	r8, r8, #1
 80050e6:	e7e6      	b.n	80050b6 <_printf_float+0x23a>
 80050e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	dc38      	bgt.n	8005160 <_printf_float+0x2e4>
 80050ee:	2301      	movs	r3, #1
 80050f0:	4631      	mov	r1, r6
 80050f2:	4628      	mov	r0, r5
 80050f4:	4a19      	ldr	r2, [pc, #100]	; (800515c <_printf_float+0x2e0>)
 80050f6:	47b8      	blx	r7
 80050f8:	3001      	adds	r0, #1
 80050fa:	f43f af1a 	beq.w	8004f32 <_printf_float+0xb6>
 80050fe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005102:	4313      	orrs	r3, r2
 8005104:	d102      	bne.n	800510c <_printf_float+0x290>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	07d9      	lsls	r1, r3, #31
 800510a:	d5d8      	bpl.n	80050be <_printf_float+0x242>
 800510c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005110:	4631      	mov	r1, r6
 8005112:	4628      	mov	r0, r5
 8005114:	47b8      	blx	r7
 8005116:	3001      	adds	r0, #1
 8005118:	f43f af0b 	beq.w	8004f32 <_printf_float+0xb6>
 800511c:	f04f 0900 	mov.w	r9, #0
 8005120:	f104 0a1a 	add.w	sl, r4, #26
 8005124:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005126:	425b      	negs	r3, r3
 8005128:	454b      	cmp	r3, r9
 800512a:	dc01      	bgt.n	8005130 <_printf_float+0x2b4>
 800512c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800512e:	e794      	b.n	800505a <_printf_float+0x1de>
 8005130:	2301      	movs	r3, #1
 8005132:	4652      	mov	r2, sl
 8005134:	4631      	mov	r1, r6
 8005136:	4628      	mov	r0, r5
 8005138:	47b8      	blx	r7
 800513a:	3001      	adds	r0, #1
 800513c:	f43f aef9 	beq.w	8004f32 <_printf_float+0xb6>
 8005140:	f109 0901 	add.w	r9, r9, #1
 8005144:	e7ee      	b.n	8005124 <_printf_float+0x2a8>
 8005146:	bf00      	nop
 8005148:	7fefffff 	.word	0x7fefffff
 800514c:	08007aa4 	.word	0x08007aa4
 8005150:	08007aa8 	.word	0x08007aa8
 8005154:	08007ab0 	.word	0x08007ab0
 8005158:	08007aac 	.word	0x08007aac
 800515c:	08007ab4 	.word	0x08007ab4
 8005160:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005162:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005164:	429a      	cmp	r2, r3
 8005166:	bfa8      	it	ge
 8005168:	461a      	movge	r2, r3
 800516a:	2a00      	cmp	r2, #0
 800516c:	4691      	mov	r9, r2
 800516e:	dc37      	bgt.n	80051e0 <_printf_float+0x364>
 8005170:	f04f 0b00 	mov.w	fp, #0
 8005174:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005178:	f104 021a 	add.w	r2, r4, #26
 800517c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005180:	ebaa 0309 	sub.w	r3, sl, r9
 8005184:	455b      	cmp	r3, fp
 8005186:	dc33      	bgt.n	80051f0 <_printf_float+0x374>
 8005188:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800518c:	429a      	cmp	r2, r3
 800518e:	db3b      	blt.n	8005208 <_printf_float+0x38c>
 8005190:	6823      	ldr	r3, [r4, #0]
 8005192:	07da      	lsls	r2, r3, #31
 8005194:	d438      	bmi.n	8005208 <_printf_float+0x38c>
 8005196:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005198:	990d      	ldr	r1, [sp, #52]	; 0x34
 800519a:	eba3 020a 	sub.w	r2, r3, sl
 800519e:	eba3 0901 	sub.w	r9, r3, r1
 80051a2:	4591      	cmp	r9, r2
 80051a4:	bfa8      	it	ge
 80051a6:	4691      	movge	r9, r2
 80051a8:	f1b9 0f00 	cmp.w	r9, #0
 80051ac:	dc34      	bgt.n	8005218 <_printf_float+0x39c>
 80051ae:	f04f 0800 	mov.w	r8, #0
 80051b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051b6:	f104 0a1a 	add.w	sl, r4, #26
 80051ba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80051be:	1a9b      	subs	r3, r3, r2
 80051c0:	eba3 0309 	sub.w	r3, r3, r9
 80051c4:	4543      	cmp	r3, r8
 80051c6:	f77f af7a 	ble.w	80050be <_printf_float+0x242>
 80051ca:	2301      	movs	r3, #1
 80051cc:	4652      	mov	r2, sl
 80051ce:	4631      	mov	r1, r6
 80051d0:	4628      	mov	r0, r5
 80051d2:	47b8      	blx	r7
 80051d4:	3001      	adds	r0, #1
 80051d6:	f43f aeac 	beq.w	8004f32 <_printf_float+0xb6>
 80051da:	f108 0801 	add.w	r8, r8, #1
 80051de:	e7ec      	b.n	80051ba <_printf_float+0x33e>
 80051e0:	4613      	mov	r3, r2
 80051e2:	4631      	mov	r1, r6
 80051e4:	4642      	mov	r2, r8
 80051e6:	4628      	mov	r0, r5
 80051e8:	47b8      	blx	r7
 80051ea:	3001      	adds	r0, #1
 80051ec:	d1c0      	bne.n	8005170 <_printf_float+0x2f4>
 80051ee:	e6a0      	b.n	8004f32 <_printf_float+0xb6>
 80051f0:	2301      	movs	r3, #1
 80051f2:	4631      	mov	r1, r6
 80051f4:	4628      	mov	r0, r5
 80051f6:	920b      	str	r2, [sp, #44]	; 0x2c
 80051f8:	47b8      	blx	r7
 80051fa:	3001      	adds	r0, #1
 80051fc:	f43f ae99 	beq.w	8004f32 <_printf_float+0xb6>
 8005200:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005202:	f10b 0b01 	add.w	fp, fp, #1
 8005206:	e7b9      	b.n	800517c <_printf_float+0x300>
 8005208:	4631      	mov	r1, r6
 800520a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800520e:	4628      	mov	r0, r5
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	d1bf      	bne.n	8005196 <_printf_float+0x31a>
 8005216:	e68c      	b.n	8004f32 <_printf_float+0xb6>
 8005218:	464b      	mov	r3, r9
 800521a:	4631      	mov	r1, r6
 800521c:	4628      	mov	r0, r5
 800521e:	eb08 020a 	add.w	r2, r8, sl
 8005222:	47b8      	blx	r7
 8005224:	3001      	adds	r0, #1
 8005226:	d1c2      	bne.n	80051ae <_printf_float+0x332>
 8005228:	e683      	b.n	8004f32 <_printf_float+0xb6>
 800522a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800522c:	2a01      	cmp	r2, #1
 800522e:	dc01      	bgt.n	8005234 <_printf_float+0x3b8>
 8005230:	07db      	lsls	r3, r3, #31
 8005232:	d537      	bpl.n	80052a4 <_printf_float+0x428>
 8005234:	2301      	movs	r3, #1
 8005236:	4642      	mov	r2, r8
 8005238:	4631      	mov	r1, r6
 800523a:	4628      	mov	r0, r5
 800523c:	47b8      	blx	r7
 800523e:	3001      	adds	r0, #1
 8005240:	f43f ae77 	beq.w	8004f32 <_printf_float+0xb6>
 8005244:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005248:	4631      	mov	r1, r6
 800524a:	4628      	mov	r0, r5
 800524c:	47b8      	blx	r7
 800524e:	3001      	adds	r0, #1
 8005250:	f43f ae6f 	beq.w	8004f32 <_printf_float+0xb6>
 8005254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005258:	2200      	movs	r2, #0
 800525a:	2300      	movs	r3, #0
 800525c:	f7fb fba4 	bl	80009a8 <__aeabi_dcmpeq>
 8005260:	b9d8      	cbnz	r0, 800529a <_printf_float+0x41e>
 8005262:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005264:	f108 0201 	add.w	r2, r8, #1
 8005268:	3b01      	subs	r3, #1
 800526a:	4631      	mov	r1, r6
 800526c:	4628      	mov	r0, r5
 800526e:	47b8      	blx	r7
 8005270:	3001      	adds	r0, #1
 8005272:	d10e      	bne.n	8005292 <_printf_float+0x416>
 8005274:	e65d      	b.n	8004f32 <_printf_float+0xb6>
 8005276:	2301      	movs	r3, #1
 8005278:	464a      	mov	r2, r9
 800527a:	4631      	mov	r1, r6
 800527c:	4628      	mov	r0, r5
 800527e:	47b8      	blx	r7
 8005280:	3001      	adds	r0, #1
 8005282:	f43f ae56 	beq.w	8004f32 <_printf_float+0xb6>
 8005286:	f108 0801 	add.w	r8, r8, #1
 800528a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800528c:	3b01      	subs	r3, #1
 800528e:	4543      	cmp	r3, r8
 8005290:	dcf1      	bgt.n	8005276 <_printf_float+0x3fa>
 8005292:	4653      	mov	r3, sl
 8005294:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005298:	e6e0      	b.n	800505c <_printf_float+0x1e0>
 800529a:	f04f 0800 	mov.w	r8, #0
 800529e:	f104 091a 	add.w	r9, r4, #26
 80052a2:	e7f2      	b.n	800528a <_printf_float+0x40e>
 80052a4:	2301      	movs	r3, #1
 80052a6:	4642      	mov	r2, r8
 80052a8:	e7df      	b.n	800526a <_printf_float+0x3ee>
 80052aa:	2301      	movs	r3, #1
 80052ac:	464a      	mov	r2, r9
 80052ae:	4631      	mov	r1, r6
 80052b0:	4628      	mov	r0, r5
 80052b2:	47b8      	blx	r7
 80052b4:	3001      	adds	r0, #1
 80052b6:	f43f ae3c 	beq.w	8004f32 <_printf_float+0xb6>
 80052ba:	f108 0801 	add.w	r8, r8, #1
 80052be:	68e3      	ldr	r3, [r4, #12]
 80052c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80052c2:	1a5b      	subs	r3, r3, r1
 80052c4:	4543      	cmp	r3, r8
 80052c6:	dcf0      	bgt.n	80052aa <_printf_float+0x42e>
 80052c8:	e6fd      	b.n	80050c6 <_printf_float+0x24a>
 80052ca:	f04f 0800 	mov.w	r8, #0
 80052ce:	f104 0919 	add.w	r9, r4, #25
 80052d2:	e7f4      	b.n	80052be <_printf_float+0x442>

080052d4 <_printf_common>:
 80052d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d8:	4616      	mov	r6, r2
 80052da:	4699      	mov	r9, r3
 80052dc:	688a      	ldr	r2, [r1, #8]
 80052de:	690b      	ldr	r3, [r1, #16]
 80052e0:	4607      	mov	r7, r0
 80052e2:	4293      	cmp	r3, r2
 80052e4:	bfb8      	it	lt
 80052e6:	4613      	movlt	r3, r2
 80052e8:	6033      	str	r3, [r6, #0]
 80052ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052ee:	460c      	mov	r4, r1
 80052f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052f4:	b10a      	cbz	r2, 80052fa <_printf_common+0x26>
 80052f6:	3301      	adds	r3, #1
 80052f8:	6033      	str	r3, [r6, #0]
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	0699      	lsls	r1, r3, #26
 80052fe:	bf42      	ittt	mi
 8005300:	6833      	ldrmi	r3, [r6, #0]
 8005302:	3302      	addmi	r3, #2
 8005304:	6033      	strmi	r3, [r6, #0]
 8005306:	6825      	ldr	r5, [r4, #0]
 8005308:	f015 0506 	ands.w	r5, r5, #6
 800530c:	d106      	bne.n	800531c <_printf_common+0x48>
 800530e:	f104 0a19 	add.w	sl, r4, #25
 8005312:	68e3      	ldr	r3, [r4, #12]
 8005314:	6832      	ldr	r2, [r6, #0]
 8005316:	1a9b      	subs	r3, r3, r2
 8005318:	42ab      	cmp	r3, r5
 800531a:	dc28      	bgt.n	800536e <_printf_common+0x9a>
 800531c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005320:	1e13      	subs	r3, r2, #0
 8005322:	6822      	ldr	r2, [r4, #0]
 8005324:	bf18      	it	ne
 8005326:	2301      	movne	r3, #1
 8005328:	0692      	lsls	r2, r2, #26
 800532a:	d42d      	bmi.n	8005388 <_printf_common+0xb4>
 800532c:	4649      	mov	r1, r9
 800532e:	4638      	mov	r0, r7
 8005330:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005334:	47c0      	blx	r8
 8005336:	3001      	adds	r0, #1
 8005338:	d020      	beq.n	800537c <_printf_common+0xa8>
 800533a:	6823      	ldr	r3, [r4, #0]
 800533c:	68e5      	ldr	r5, [r4, #12]
 800533e:	f003 0306 	and.w	r3, r3, #6
 8005342:	2b04      	cmp	r3, #4
 8005344:	bf18      	it	ne
 8005346:	2500      	movne	r5, #0
 8005348:	6832      	ldr	r2, [r6, #0]
 800534a:	f04f 0600 	mov.w	r6, #0
 800534e:	68a3      	ldr	r3, [r4, #8]
 8005350:	bf08      	it	eq
 8005352:	1aad      	subeq	r5, r5, r2
 8005354:	6922      	ldr	r2, [r4, #16]
 8005356:	bf08      	it	eq
 8005358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800535c:	4293      	cmp	r3, r2
 800535e:	bfc4      	itt	gt
 8005360:	1a9b      	subgt	r3, r3, r2
 8005362:	18ed      	addgt	r5, r5, r3
 8005364:	341a      	adds	r4, #26
 8005366:	42b5      	cmp	r5, r6
 8005368:	d11a      	bne.n	80053a0 <_printf_common+0xcc>
 800536a:	2000      	movs	r0, #0
 800536c:	e008      	b.n	8005380 <_printf_common+0xac>
 800536e:	2301      	movs	r3, #1
 8005370:	4652      	mov	r2, sl
 8005372:	4649      	mov	r1, r9
 8005374:	4638      	mov	r0, r7
 8005376:	47c0      	blx	r8
 8005378:	3001      	adds	r0, #1
 800537a:	d103      	bne.n	8005384 <_printf_common+0xb0>
 800537c:	f04f 30ff 	mov.w	r0, #4294967295
 8005380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005384:	3501      	adds	r5, #1
 8005386:	e7c4      	b.n	8005312 <_printf_common+0x3e>
 8005388:	2030      	movs	r0, #48	; 0x30
 800538a:	18e1      	adds	r1, r4, r3
 800538c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005390:	1c5a      	adds	r2, r3, #1
 8005392:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005396:	4422      	add	r2, r4
 8005398:	3302      	adds	r3, #2
 800539a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800539e:	e7c5      	b.n	800532c <_printf_common+0x58>
 80053a0:	2301      	movs	r3, #1
 80053a2:	4622      	mov	r2, r4
 80053a4:	4649      	mov	r1, r9
 80053a6:	4638      	mov	r0, r7
 80053a8:	47c0      	blx	r8
 80053aa:	3001      	adds	r0, #1
 80053ac:	d0e6      	beq.n	800537c <_printf_common+0xa8>
 80053ae:	3601      	adds	r6, #1
 80053b0:	e7d9      	b.n	8005366 <_printf_common+0x92>
	...

080053b4 <_printf_i>:
 80053b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053b8:	7e0f      	ldrb	r7, [r1, #24]
 80053ba:	4691      	mov	r9, r2
 80053bc:	2f78      	cmp	r7, #120	; 0x78
 80053be:	4680      	mov	r8, r0
 80053c0:	460c      	mov	r4, r1
 80053c2:	469a      	mov	sl, r3
 80053c4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80053ca:	d807      	bhi.n	80053dc <_printf_i+0x28>
 80053cc:	2f62      	cmp	r7, #98	; 0x62
 80053ce:	d80a      	bhi.n	80053e6 <_printf_i+0x32>
 80053d0:	2f00      	cmp	r7, #0
 80053d2:	f000 80d9 	beq.w	8005588 <_printf_i+0x1d4>
 80053d6:	2f58      	cmp	r7, #88	; 0x58
 80053d8:	f000 80a4 	beq.w	8005524 <_printf_i+0x170>
 80053dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053e4:	e03a      	b.n	800545c <_printf_i+0xa8>
 80053e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053ea:	2b15      	cmp	r3, #21
 80053ec:	d8f6      	bhi.n	80053dc <_printf_i+0x28>
 80053ee:	a101      	add	r1, pc, #4	; (adr r1, 80053f4 <_printf_i+0x40>)
 80053f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053f4:	0800544d 	.word	0x0800544d
 80053f8:	08005461 	.word	0x08005461
 80053fc:	080053dd 	.word	0x080053dd
 8005400:	080053dd 	.word	0x080053dd
 8005404:	080053dd 	.word	0x080053dd
 8005408:	080053dd 	.word	0x080053dd
 800540c:	08005461 	.word	0x08005461
 8005410:	080053dd 	.word	0x080053dd
 8005414:	080053dd 	.word	0x080053dd
 8005418:	080053dd 	.word	0x080053dd
 800541c:	080053dd 	.word	0x080053dd
 8005420:	0800556f 	.word	0x0800556f
 8005424:	08005491 	.word	0x08005491
 8005428:	08005551 	.word	0x08005551
 800542c:	080053dd 	.word	0x080053dd
 8005430:	080053dd 	.word	0x080053dd
 8005434:	08005591 	.word	0x08005591
 8005438:	080053dd 	.word	0x080053dd
 800543c:	08005491 	.word	0x08005491
 8005440:	080053dd 	.word	0x080053dd
 8005444:	080053dd 	.word	0x080053dd
 8005448:	08005559 	.word	0x08005559
 800544c:	682b      	ldr	r3, [r5, #0]
 800544e:	1d1a      	adds	r2, r3, #4
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	602a      	str	r2, [r5, #0]
 8005454:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005458:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800545c:	2301      	movs	r3, #1
 800545e:	e0a4      	b.n	80055aa <_printf_i+0x1f6>
 8005460:	6820      	ldr	r0, [r4, #0]
 8005462:	6829      	ldr	r1, [r5, #0]
 8005464:	0606      	lsls	r6, r0, #24
 8005466:	f101 0304 	add.w	r3, r1, #4
 800546a:	d50a      	bpl.n	8005482 <_printf_i+0xce>
 800546c:	680e      	ldr	r6, [r1, #0]
 800546e:	602b      	str	r3, [r5, #0]
 8005470:	2e00      	cmp	r6, #0
 8005472:	da03      	bge.n	800547c <_printf_i+0xc8>
 8005474:	232d      	movs	r3, #45	; 0x2d
 8005476:	4276      	negs	r6, r6
 8005478:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800547c:	230a      	movs	r3, #10
 800547e:	485e      	ldr	r0, [pc, #376]	; (80055f8 <_printf_i+0x244>)
 8005480:	e019      	b.n	80054b6 <_printf_i+0x102>
 8005482:	680e      	ldr	r6, [r1, #0]
 8005484:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005488:	602b      	str	r3, [r5, #0]
 800548a:	bf18      	it	ne
 800548c:	b236      	sxthne	r6, r6
 800548e:	e7ef      	b.n	8005470 <_printf_i+0xbc>
 8005490:	682b      	ldr	r3, [r5, #0]
 8005492:	6820      	ldr	r0, [r4, #0]
 8005494:	1d19      	adds	r1, r3, #4
 8005496:	6029      	str	r1, [r5, #0]
 8005498:	0601      	lsls	r1, r0, #24
 800549a:	d501      	bpl.n	80054a0 <_printf_i+0xec>
 800549c:	681e      	ldr	r6, [r3, #0]
 800549e:	e002      	b.n	80054a6 <_printf_i+0xf2>
 80054a0:	0646      	lsls	r6, r0, #25
 80054a2:	d5fb      	bpl.n	800549c <_printf_i+0xe8>
 80054a4:	881e      	ldrh	r6, [r3, #0]
 80054a6:	2f6f      	cmp	r7, #111	; 0x6f
 80054a8:	bf0c      	ite	eq
 80054aa:	2308      	moveq	r3, #8
 80054ac:	230a      	movne	r3, #10
 80054ae:	4852      	ldr	r0, [pc, #328]	; (80055f8 <_printf_i+0x244>)
 80054b0:	2100      	movs	r1, #0
 80054b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054b6:	6865      	ldr	r5, [r4, #4]
 80054b8:	2d00      	cmp	r5, #0
 80054ba:	bfa8      	it	ge
 80054bc:	6821      	ldrge	r1, [r4, #0]
 80054be:	60a5      	str	r5, [r4, #8]
 80054c0:	bfa4      	itt	ge
 80054c2:	f021 0104 	bicge.w	r1, r1, #4
 80054c6:	6021      	strge	r1, [r4, #0]
 80054c8:	b90e      	cbnz	r6, 80054ce <_printf_i+0x11a>
 80054ca:	2d00      	cmp	r5, #0
 80054cc:	d04d      	beq.n	800556a <_printf_i+0x1b6>
 80054ce:	4615      	mov	r5, r2
 80054d0:	fbb6 f1f3 	udiv	r1, r6, r3
 80054d4:	fb03 6711 	mls	r7, r3, r1, r6
 80054d8:	5dc7      	ldrb	r7, [r0, r7]
 80054da:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80054de:	4637      	mov	r7, r6
 80054e0:	42bb      	cmp	r3, r7
 80054e2:	460e      	mov	r6, r1
 80054e4:	d9f4      	bls.n	80054d0 <_printf_i+0x11c>
 80054e6:	2b08      	cmp	r3, #8
 80054e8:	d10b      	bne.n	8005502 <_printf_i+0x14e>
 80054ea:	6823      	ldr	r3, [r4, #0]
 80054ec:	07de      	lsls	r6, r3, #31
 80054ee:	d508      	bpl.n	8005502 <_printf_i+0x14e>
 80054f0:	6923      	ldr	r3, [r4, #16]
 80054f2:	6861      	ldr	r1, [r4, #4]
 80054f4:	4299      	cmp	r1, r3
 80054f6:	bfde      	ittt	le
 80054f8:	2330      	movle	r3, #48	; 0x30
 80054fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054fe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005502:	1b52      	subs	r2, r2, r5
 8005504:	6122      	str	r2, [r4, #16]
 8005506:	464b      	mov	r3, r9
 8005508:	4621      	mov	r1, r4
 800550a:	4640      	mov	r0, r8
 800550c:	f8cd a000 	str.w	sl, [sp]
 8005510:	aa03      	add	r2, sp, #12
 8005512:	f7ff fedf 	bl	80052d4 <_printf_common>
 8005516:	3001      	adds	r0, #1
 8005518:	d14c      	bne.n	80055b4 <_printf_i+0x200>
 800551a:	f04f 30ff 	mov.w	r0, #4294967295
 800551e:	b004      	add	sp, #16
 8005520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005524:	4834      	ldr	r0, [pc, #208]	; (80055f8 <_printf_i+0x244>)
 8005526:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800552a:	6829      	ldr	r1, [r5, #0]
 800552c:	6823      	ldr	r3, [r4, #0]
 800552e:	f851 6b04 	ldr.w	r6, [r1], #4
 8005532:	6029      	str	r1, [r5, #0]
 8005534:	061d      	lsls	r5, r3, #24
 8005536:	d514      	bpl.n	8005562 <_printf_i+0x1ae>
 8005538:	07df      	lsls	r7, r3, #31
 800553a:	bf44      	itt	mi
 800553c:	f043 0320 	orrmi.w	r3, r3, #32
 8005540:	6023      	strmi	r3, [r4, #0]
 8005542:	b91e      	cbnz	r6, 800554c <_printf_i+0x198>
 8005544:	6823      	ldr	r3, [r4, #0]
 8005546:	f023 0320 	bic.w	r3, r3, #32
 800554a:	6023      	str	r3, [r4, #0]
 800554c:	2310      	movs	r3, #16
 800554e:	e7af      	b.n	80054b0 <_printf_i+0xfc>
 8005550:	6823      	ldr	r3, [r4, #0]
 8005552:	f043 0320 	orr.w	r3, r3, #32
 8005556:	6023      	str	r3, [r4, #0]
 8005558:	2378      	movs	r3, #120	; 0x78
 800555a:	4828      	ldr	r0, [pc, #160]	; (80055fc <_printf_i+0x248>)
 800555c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005560:	e7e3      	b.n	800552a <_printf_i+0x176>
 8005562:	0659      	lsls	r1, r3, #25
 8005564:	bf48      	it	mi
 8005566:	b2b6      	uxthmi	r6, r6
 8005568:	e7e6      	b.n	8005538 <_printf_i+0x184>
 800556a:	4615      	mov	r5, r2
 800556c:	e7bb      	b.n	80054e6 <_printf_i+0x132>
 800556e:	682b      	ldr	r3, [r5, #0]
 8005570:	6826      	ldr	r6, [r4, #0]
 8005572:	1d18      	adds	r0, r3, #4
 8005574:	6961      	ldr	r1, [r4, #20]
 8005576:	6028      	str	r0, [r5, #0]
 8005578:	0635      	lsls	r5, r6, #24
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	d501      	bpl.n	8005582 <_printf_i+0x1ce>
 800557e:	6019      	str	r1, [r3, #0]
 8005580:	e002      	b.n	8005588 <_printf_i+0x1d4>
 8005582:	0670      	lsls	r0, r6, #25
 8005584:	d5fb      	bpl.n	800557e <_printf_i+0x1ca>
 8005586:	8019      	strh	r1, [r3, #0]
 8005588:	2300      	movs	r3, #0
 800558a:	4615      	mov	r5, r2
 800558c:	6123      	str	r3, [r4, #16]
 800558e:	e7ba      	b.n	8005506 <_printf_i+0x152>
 8005590:	682b      	ldr	r3, [r5, #0]
 8005592:	2100      	movs	r1, #0
 8005594:	1d1a      	adds	r2, r3, #4
 8005596:	602a      	str	r2, [r5, #0]
 8005598:	681d      	ldr	r5, [r3, #0]
 800559a:	6862      	ldr	r2, [r4, #4]
 800559c:	4628      	mov	r0, r5
 800559e:	f000 feb5 	bl	800630c <memchr>
 80055a2:	b108      	cbz	r0, 80055a8 <_printf_i+0x1f4>
 80055a4:	1b40      	subs	r0, r0, r5
 80055a6:	6060      	str	r0, [r4, #4]
 80055a8:	6863      	ldr	r3, [r4, #4]
 80055aa:	6123      	str	r3, [r4, #16]
 80055ac:	2300      	movs	r3, #0
 80055ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055b2:	e7a8      	b.n	8005506 <_printf_i+0x152>
 80055b4:	462a      	mov	r2, r5
 80055b6:	4649      	mov	r1, r9
 80055b8:	4640      	mov	r0, r8
 80055ba:	6923      	ldr	r3, [r4, #16]
 80055bc:	47d0      	blx	sl
 80055be:	3001      	adds	r0, #1
 80055c0:	d0ab      	beq.n	800551a <_printf_i+0x166>
 80055c2:	6823      	ldr	r3, [r4, #0]
 80055c4:	079b      	lsls	r3, r3, #30
 80055c6:	d413      	bmi.n	80055f0 <_printf_i+0x23c>
 80055c8:	68e0      	ldr	r0, [r4, #12]
 80055ca:	9b03      	ldr	r3, [sp, #12]
 80055cc:	4298      	cmp	r0, r3
 80055ce:	bfb8      	it	lt
 80055d0:	4618      	movlt	r0, r3
 80055d2:	e7a4      	b.n	800551e <_printf_i+0x16a>
 80055d4:	2301      	movs	r3, #1
 80055d6:	4632      	mov	r2, r6
 80055d8:	4649      	mov	r1, r9
 80055da:	4640      	mov	r0, r8
 80055dc:	47d0      	blx	sl
 80055de:	3001      	adds	r0, #1
 80055e0:	d09b      	beq.n	800551a <_printf_i+0x166>
 80055e2:	3501      	adds	r5, #1
 80055e4:	68e3      	ldr	r3, [r4, #12]
 80055e6:	9903      	ldr	r1, [sp, #12]
 80055e8:	1a5b      	subs	r3, r3, r1
 80055ea:	42ab      	cmp	r3, r5
 80055ec:	dcf2      	bgt.n	80055d4 <_printf_i+0x220>
 80055ee:	e7eb      	b.n	80055c8 <_printf_i+0x214>
 80055f0:	2500      	movs	r5, #0
 80055f2:	f104 0619 	add.w	r6, r4, #25
 80055f6:	e7f5      	b.n	80055e4 <_printf_i+0x230>
 80055f8:	08007ab6 	.word	0x08007ab6
 80055fc:	08007ac7 	.word	0x08007ac7

08005600 <quorem>:
 8005600:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005604:	6903      	ldr	r3, [r0, #16]
 8005606:	690c      	ldr	r4, [r1, #16]
 8005608:	4607      	mov	r7, r0
 800560a:	42a3      	cmp	r3, r4
 800560c:	f2c0 8082 	blt.w	8005714 <quorem+0x114>
 8005610:	3c01      	subs	r4, #1
 8005612:	f100 0514 	add.w	r5, r0, #20
 8005616:	f101 0814 	add.w	r8, r1, #20
 800561a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800561e:	9301      	str	r3, [sp, #4]
 8005620:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005624:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005628:	3301      	adds	r3, #1
 800562a:	429a      	cmp	r2, r3
 800562c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005630:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005634:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005638:	d331      	bcc.n	800569e <quorem+0x9e>
 800563a:	f04f 0e00 	mov.w	lr, #0
 800563e:	4640      	mov	r0, r8
 8005640:	46ac      	mov	ip, r5
 8005642:	46f2      	mov	sl, lr
 8005644:	f850 2b04 	ldr.w	r2, [r0], #4
 8005648:	b293      	uxth	r3, r2
 800564a:	fb06 e303 	mla	r3, r6, r3, lr
 800564e:	0c12      	lsrs	r2, r2, #16
 8005650:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005654:	b29b      	uxth	r3, r3
 8005656:	fb06 e202 	mla	r2, r6, r2, lr
 800565a:	ebaa 0303 	sub.w	r3, sl, r3
 800565e:	f8dc a000 	ldr.w	sl, [ip]
 8005662:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005666:	fa1f fa8a 	uxth.w	sl, sl
 800566a:	4453      	add	r3, sl
 800566c:	f8dc a000 	ldr.w	sl, [ip]
 8005670:	b292      	uxth	r2, r2
 8005672:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005676:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800567a:	b29b      	uxth	r3, r3
 800567c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005680:	4581      	cmp	r9, r0
 8005682:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005686:	f84c 3b04 	str.w	r3, [ip], #4
 800568a:	d2db      	bcs.n	8005644 <quorem+0x44>
 800568c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005690:	b92b      	cbnz	r3, 800569e <quorem+0x9e>
 8005692:	9b01      	ldr	r3, [sp, #4]
 8005694:	3b04      	subs	r3, #4
 8005696:	429d      	cmp	r5, r3
 8005698:	461a      	mov	r2, r3
 800569a:	d32f      	bcc.n	80056fc <quorem+0xfc>
 800569c:	613c      	str	r4, [r7, #16]
 800569e:	4638      	mov	r0, r7
 80056a0:	f001 f8c0 	bl	8006824 <__mcmp>
 80056a4:	2800      	cmp	r0, #0
 80056a6:	db25      	blt.n	80056f4 <quorem+0xf4>
 80056a8:	4628      	mov	r0, r5
 80056aa:	f04f 0c00 	mov.w	ip, #0
 80056ae:	3601      	adds	r6, #1
 80056b0:	f858 1b04 	ldr.w	r1, [r8], #4
 80056b4:	f8d0 e000 	ldr.w	lr, [r0]
 80056b8:	b28b      	uxth	r3, r1
 80056ba:	ebac 0303 	sub.w	r3, ip, r3
 80056be:	fa1f f28e 	uxth.w	r2, lr
 80056c2:	4413      	add	r3, r2
 80056c4:	0c0a      	lsrs	r2, r1, #16
 80056c6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80056ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056d4:	45c1      	cmp	r9, r8
 80056d6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80056da:	f840 3b04 	str.w	r3, [r0], #4
 80056de:	d2e7      	bcs.n	80056b0 <quorem+0xb0>
 80056e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056e8:	b922      	cbnz	r2, 80056f4 <quorem+0xf4>
 80056ea:	3b04      	subs	r3, #4
 80056ec:	429d      	cmp	r5, r3
 80056ee:	461a      	mov	r2, r3
 80056f0:	d30a      	bcc.n	8005708 <quorem+0x108>
 80056f2:	613c      	str	r4, [r7, #16]
 80056f4:	4630      	mov	r0, r6
 80056f6:	b003      	add	sp, #12
 80056f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056fc:	6812      	ldr	r2, [r2, #0]
 80056fe:	3b04      	subs	r3, #4
 8005700:	2a00      	cmp	r2, #0
 8005702:	d1cb      	bne.n	800569c <quorem+0x9c>
 8005704:	3c01      	subs	r4, #1
 8005706:	e7c6      	b.n	8005696 <quorem+0x96>
 8005708:	6812      	ldr	r2, [r2, #0]
 800570a:	3b04      	subs	r3, #4
 800570c:	2a00      	cmp	r2, #0
 800570e:	d1f0      	bne.n	80056f2 <quorem+0xf2>
 8005710:	3c01      	subs	r4, #1
 8005712:	e7eb      	b.n	80056ec <quorem+0xec>
 8005714:	2000      	movs	r0, #0
 8005716:	e7ee      	b.n	80056f6 <quorem+0xf6>

08005718 <_dtoa_r>:
 8005718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800571c:	4616      	mov	r6, r2
 800571e:	461f      	mov	r7, r3
 8005720:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005722:	b099      	sub	sp, #100	; 0x64
 8005724:	4605      	mov	r5, r0
 8005726:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800572a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800572e:	b974      	cbnz	r4, 800574e <_dtoa_r+0x36>
 8005730:	2010      	movs	r0, #16
 8005732:	f000 fde3 	bl	80062fc <malloc>
 8005736:	4602      	mov	r2, r0
 8005738:	6268      	str	r0, [r5, #36]	; 0x24
 800573a:	b920      	cbnz	r0, 8005746 <_dtoa_r+0x2e>
 800573c:	21ea      	movs	r1, #234	; 0xea
 800573e:	4ba8      	ldr	r3, [pc, #672]	; (80059e0 <_dtoa_r+0x2c8>)
 8005740:	48a8      	ldr	r0, [pc, #672]	; (80059e4 <_dtoa_r+0x2cc>)
 8005742:	f001 fa73 	bl	8006c2c <__assert_func>
 8005746:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800574a:	6004      	str	r4, [r0, #0]
 800574c:	60c4      	str	r4, [r0, #12]
 800574e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005750:	6819      	ldr	r1, [r3, #0]
 8005752:	b151      	cbz	r1, 800576a <_dtoa_r+0x52>
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	2301      	movs	r3, #1
 8005758:	4093      	lsls	r3, r2
 800575a:	604a      	str	r2, [r1, #4]
 800575c:	608b      	str	r3, [r1, #8]
 800575e:	4628      	mov	r0, r5
 8005760:	f000 fe22 	bl	80063a8 <_Bfree>
 8005764:	2200      	movs	r2, #0
 8005766:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005768:	601a      	str	r2, [r3, #0]
 800576a:	1e3b      	subs	r3, r7, #0
 800576c:	bfaf      	iteee	ge
 800576e:	2300      	movge	r3, #0
 8005770:	2201      	movlt	r2, #1
 8005772:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005776:	9305      	strlt	r3, [sp, #20]
 8005778:	bfa8      	it	ge
 800577a:	f8c8 3000 	strge.w	r3, [r8]
 800577e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005782:	4b99      	ldr	r3, [pc, #612]	; (80059e8 <_dtoa_r+0x2d0>)
 8005784:	bfb8      	it	lt
 8005786:	f8c8 2000 	strlt.w	r2, [r8]
 800578a:	ea33 0309 	bics.w	r3, r3, r9
 800578e:	d119      	bne.n	80057c4 <_dtoa_r+0xac>
 8005790:	f242 730f 	movw	r3, #9999	; 0x270f
 8005794:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800579c:	4333      	orrs	r3, r6
 800579e:	f000 857f 	beq.w	80062a0 <_dtoa_r+0xb88>
 80057a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057a4:	b953      	cbnz	r3, 80057bc <_dtoa_r+0xa4>
 80057a6:	4b91      	ldr	r3, [pc, #580]	; (80059ec <_dtoa_r+0x2d4>)
 80057a8:	e022      	b.n	80057f0 <_dtoa_r+0xd8>
 80057aa:	4b91      	ldr	r3, [pc, #580]	; (80059f0 <_dtoa_r+0x2d8>)
 80057ac:	9303      	str	r3, [sp, #12]
 80057ae:	3308      	adds	r3, #8
 80057b0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80057b2:	6013      	str	r3, [r2, #0]
 80057b4:	9803      	ldr	r0, [sp, #12]
 80057b6:	b019      	add	sp, #100	; 0x64
 80057b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057bc:	4b8b      	ldr	r3, [pc, #556]	; (80059ec <_dtoa_r+0x2d4>)
 80057be:	9303      	str	r3, [sp, #12]
 80057c0:	3303      	adds	r3, #3
 80057c2:	e7f5      	b.n	80057b0 <_dtoa_r+0x98>
 80057c4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80057c8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80057cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80057d0:	2200      	movs	r2, #0
 80057d2:	2300      	movs	r3, #0
 80057d4:	f7fb f8e8 	bl	80009a8 <__aeabi_dcmpeq>
 80057d8:	4680      	mov	r8, r0
 80057da:	b158      	cbz	r0, 80057f4 <_dtoa_r+0xdc>
 80057dc:	2301      	movs	r3, #1
 80057de:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f000 8558 	beq.w	800629a <_dtoa_r+0xb82>
 80057ea:	4882      	ldr	r0, [pc, #520]	; (80059f4 <_dtoa_r+0x2dc>)
 80057ec:	6018      	str	r0, [r3, #0]
 80057ee:	1e43      	subs	r3, r0, #1
 80057f0:	9303      	str	r3, [sp, #12]
 80057f2:	e7df      	b.n	80057b4 <_dtoa_r+0x9c>
 80057f4:	ab16      	add	r3, sp, #88	; 0x58
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	ab17      	add	r3, sp, #92	; 0x5c
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	4628      	mov	r0, r5
 80057fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005802:	f001 f8b7 	bl	8006974 <__d2b>
 8005806:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800580a:	4683      	mov	fp, r0
 800580c:	2c00      	cmp	r4, #0
 800580e:	d07f      	beq.n	8005910 <_dtoa_r+0x1f8>
 8005810:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005814:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005816:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800581a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800581e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005822:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005826:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800582a:	2200      	movs	r2, #0
 800582c:	4b72      	ldr	r3, [pc, #456]	; (80059f8 <_dtoa_r+0x2e0>)
 800582e:	f7fa fc9b 	bl	8000168 <__aeabi_dsub>
 8005832:	a365      	add	r3, pc, #404	; (adr r3, 80059c8 <_dtoa_r+0x2b0>)
 8005834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005838:	f7fa fe4e 	bl	80004d8 <__aeabi_dmul>
 800583c:	a364      	add	r3, pc, #400	; (adr r3, 80059d0 <_dtoa_r+0x2b8>)
 800583e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005842:	f7fa fc93 	bl	800016c <__adddf3>
 8005846:	4606      	mov	r6, r0
 8005848:	4620      	mov	r0, r4
 800584a:	460f      	mov	r7, r1
 800584c:	f7fa fdda 	bl	8000404 <__aeabi_i2d>
 8005850:	a361      	add	r3, pc, #388	; (adr r3, 80059d8 <_dtoa_r+0x2c0>)
 8005852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005856:	f7fa fe3f 	bl	80004d8 <__aeabi_dmul>
 800585a:	4602      	mov	r2, r0
 800585c:	460b      	mov	r3, r1
 800585e:	4630      	mov	r0, r6
 8005860:	4639      	mov	r1, r7
 8005862:	f7fa fc83 	bl	800016c <__adddf3>
 8005866:	4606      	mov	r6, r0
 8005868:	460f      	mov	r7, r1
 800586a:	f7fb f8e5 	bl	8000a38 <__aeabi_d2iz>
 800586e:	2200      	movs	r2, #0
 8005870:	4682      	mov	sl, r0
 8005872:	2300      	movs	r3, #0
 8005874:	4630      	mov	r0, r6
 8005876:	4639      	mov	r1, r7
 8005878:	f7fb f8a0 	bl	80009bc <__aeabi_dcmplt>
 800587c:	b148      	cbz	r0, 8005892 <_dtoa_r+0x17a>
 800587e:	4650      	mov	r0, sl
 8005880:	f7fa fdc0 	bl	8000404 <__aeabi_i2d>
 8005884:	4632      	mov	r2, r6
 8005886:	463b      	mov	r3, r7
 8005888:	f7fb f88e 	bl	80009a8 <__aeabi_dcmpeq>
 800588c:	b908      	cbnz	r0, 8005892 <_dtoa_r+0x17a>
 800588e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005892:	f1ba 0f16 	cmp.w	sl, #22
 8005896:	d858      	bhi.n	800594a <_dtoa_r+0x232>
 8005898:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800589c:	4b57      	ldr	r3, [pc, #348]	; (80059fc <_dtoa_r+0x2e4>)
 800589e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80058a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a6:	f7fb f889 	bl	80009bc <__aeabi_dcmplt>
 80058aa:	2800      	cmp	r0, #0
 80058ac:	d04f      	beq.n	800594e <_dtoa_r+0x236>
 80058ae:	2300      	movs	r3, #0
 80058b0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80058b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80058b8:	1b1c      	subs	r4, r3, r4
 80058ba:	1e63      	subs	r3, r4, #1
 80058bc:	9309      	str	r3, [sp, #36]	; 0x24
 80058be:	bf49      	itett	mi
 80058c0:	f1c4 0301 	rsbmi	r3, r4, #1
 80058c4:	2300      	movpl	r3, #0
 80058c6:	9306      	strmi	r3, [sp, #24]
 80058c8:	2300      	movmi	r3, #0
 80058ca:	bf54      	ite	pl
 80058cc:	9306      	strpl	r3, [sp, #24]
 80058ce:	9309      	strmi	r3, [sp, #36]	; 0x24
 80058d0:	f1ba 0f00 	cmp.w	sl, #0
 80058d4:	db3d      	blt.n	8005952 <_dtoa_r+0x23a>
 80058d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058d8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80058dc:	4453      	add	r3, sl
 80058de:	9309      	str	r3, [sp, #36]	; 0x24
 80058e0:	2300      	movs	r3, #0
 80058e2:	930a      	str	r3, [sp, #40]	; 0x28
 80058e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058e6:	2b09      	cmp	r3, #9
 80058e8:	f200 808c 	bhi.w	8005a04 <_dtoa_r+0x2ec>
 80058ec:	2b05      	cmp	r3, #5
 80058ee:	bfc4      	itt	gt
 80058f0:	3b04      	subgt	r3, #4
 80058f2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80058f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058f6:	bfc8      	it	gt
 80058f8:	2400      	movgt	r4, #0
 80058fa:	f1a3 0302 	sub.w	r3, r3, #2
 80058fe:	bfd8      	it	le
 8005900:	2401      	movle	r4, #1
 8005902:	2b03      	cmp	r3, #3
 8005904:	f200 808a 	bhi.w	8005a1c <_dtoa_r+0x304>
 8005908:	e8df f003 	tbb	[pc, r3]
 800590c:	5b4d4f2d 	.word	0x5b4d4f2d
 8005910:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005914:	441c      	add	r4, r3
 8005916:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800591a:	2b20      	cmp	r3, #32
 800591c:	bfc3      	ittte	gt
 800591e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005922:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005926:	fa09 f303 	lslgt.w	r3, r9, r3
 800592a:	f1c3 0320 	rsble	r3, r3, #32
 800592e:	bfc6      	itte	gt
 8005930:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005934:	4318      	orrgt	r0, r3
 8005936:	fa06 f003 	lslle.w	r0, r6, r3
 800593a:	f7fa fd53 	bl	80003e4 <__aeabi_ui2d>
 800593e:	2301      	movs	r3, #1
 8005940:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005944:	3c01      	subs	r4, #1
 8005946:	9313      	str	r3, [sp, #76]	; 0x4c
 8005948:	e76f      	b.n	800582a <_dtoa_r+0x112>
 800594a:	2301      	movs	r3, #1
 800594c:	e7b2      	b.n	80058b4 <_dtoa_r+0x19c>
 800594e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005950:	e7b1      	b.n	80058b6 <_dtoa_r+0x19e>
 8005952:	9b06      	ldr	r3, [sp, #24]
 8005954:	eba3 030a 	sub.w	r3, r3, sl
 8005958:	9306      	str	r3, [sp, #24]
 800595a:	f1ca 0300 	rsb	r3, sl, #0
 800595e:	930a      	str	r3, [sp, #40]	; 0x28
 8005960:	2300      	movs	r3, #0
 8005962:	930e      	str	r3, [sp, #56]	; 0x38
 8005964:	e7be      	b.n	80058e4 <_dtoa_r+0x1cc>
 8005966:	2300      	movs	r3, #0
 8005968:	930b      	str	r3, [sp, #44]	; 0x2c
 800596a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800596c:	2b00      	cmp	r3, #0
 800596e:	dc58      	bgt.n	8005a22 <_dtoa_r+0x30a>
 8005970:	f04f 0901 	mov.w	r9, #1
 8005974:	464b      	mov	r3, r9
 8005976:	f8cd 9020 	str.w	r9, [sp, #32]
 800597a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800597e:	2200      	movs	r2, #0
 8005980:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005982:	6042      	str	r2, [r0, #4]
 8005984:	2204      	movs	r2, #4
 8005986:	f102 0614 	add.w	r6, r2, #20
 800598a:	429e      	cmp	r6, r3
 800598c:	6841      	ldr	r1, [r0, #4]
 800598e:	d94e      	bls.n	8005a2e <_dtoa_r+0x316>
 8005990:	4628      	mov	r0, r5
 8005992:	f000 fcc9 	bl	8006328 <_Balloc>
 8005996:	9003      	str	r0, [sp, #12]
 8005998:	2800      	cmp	r0, #0
 800599a:	d14c      	bne.n	8005a36 <_dtoa_r+0x31e>
 800599c:	4602      	mov	r2, r0
 800599e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80059a2:	4b17      	ldr	r3, [pc, #92]	; (8005a00 <_dtoa_r+0x2e8>)
 80059a4:	e6cc      	b.n	8005740 <_dtoa_r+0x28>
 80059a6:	2301      	movs	r3, #1
 80059a8:	e7de      	b.n	8005968 <_dtoa_r+0x250>
 80059aa:	2300      	movs	r3, #0
 80059ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80059ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059b0:	eb0a 0903 	add.w	r9, sl, r3
 80059b4:	f109 0301 	add.w	r3, r9, #1
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	9308      	str	r3, [sp, #32]
 80059bc:	bfb8      	it	lt
 80059be:	2301      	movlt	r3, #1
 80059c0:	e7dd      	b.n	800597e <_dtoa_r+0x266>
 80059c2:	2301      	movs	r3, #1
 80059c4:	e7f2      	b.n	80059ac <_dtoa_r+0x294>
 80059c6:	bf00      	nop
 80059c8:	636f4361 	.word	0x636f4361
 80059cc:	3fd287a7 	.word	0x3fd287a7
 80059d0:	8b60c8b3 	.word	0x8b60c8b3
 80059d4:	3fc68a28 	.word	0x3fc68a28
 80059d8:	509f79fb 	.word	0x509f79fb
 80059dc:	3fd34413 	.word	0x3fd34413
 80059e0:	08007ae5 	.word	0x08007ae5
 80059e4:	08007afc 	.word	0x08007afc
 80059e8:	7ff00000 	.word	0x7ff00000
 80059ec:	08007ae1 	.word	0x08007ae1
 80059f0:	08007ad8 	.word	0x08007ad8
 80059f4:	08007ab5 	.word	0x08007ab5
 80059f8:	3ff80000 	.word	0x3ff80000
 80059fc:	08007bf0 	.word	0x08007bf0
 8005a00:	08007b57 	.word	0x08007b57
 8005a04:	2401      	movs	r4, #1
 8005a06:	2300      	movs	r3, #0
 8005a08:	940b      	str	r4, [sp, #44]	; 0x2c
 8005a0a:	9322      	str	r3, [sp, #136]	; 0x88
 8005a0c:	f04f 39ff 	mov.w	r9, #4294967295
 8005a10:	2200      	movs	r2, #0
 8005a12:	2312      	movs	r3, #18
 8005a14:	f8cd 9020 	str.w	r9, [sp, #32]
 8005a18:	9223      	str	r2, [sp, #140]	; 0x8c
 8005a1a:	e7b0      	b.n	800597e <_dtoa_r+0x266>
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a20:	e7f4      	b.n	8005a0c <_dtoa_r+0x2f4>
 8005a22:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005a26:	464b      	mov	r3, r9
 8005a28:	f8cd 9020 	str.w	r9, [sp, #32]
 8005a2c:	e7a7      	b.n	800597e <_dtoa_r+0x266>
 8005a2e:	3101      	adds	r1, #1
 8005a30:	6041      	str	r1, [r0, #4]
 8005a32:	0052      	lsls	r2, r2, #1
 8005a34:	e7a7      	b.n	8005986 <_dtoa_r+0x26e>
 8005a36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a38:	9a03      	ldr	r2, [sp, #12]
 8005a3a:	601a      	str	r2, [r3, #0]
 8005a3c:	9b08      	ldr	r3, [sp, #32]
 8005a3e:	2b0e      	cmp	r3, #14
 8005a40:	f200 80a8 	bhi.w	8005b94 <_dtoa_r+0x47c>
 8005a44:	2c00      	cmp	r4, #0
 8005a46:	f000 80a5 	beq.w	8005b94 <_dtoa_r+0x47c>
 8005a4a:	f1ba 0f00 	cmp.w	sl, #0
 8005a4e:	dd34      	ble.n	8005aba <_dtoa_r+0x3a2>
 8005a50:	4a9a      	ldr	r2, [pc, #616]	; (8005cbc <_dtoa_r+0x5a4>)
 8005a52:	f00a 030f 	and.w	r3, sl, #15
 8005a56:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005a5a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005a5e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a62:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005a66:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005a6a:	d016      	beq.n	8005a9a <_dtoa_r+0x382>
 8005a6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005a70:	4b93      	ldr	r3, [pc, #588]	; (8005cc0 <_dtoa_r+0x5a8>)
 8005a72:	2703      	movs	r7, #3
 8005a74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a78:	f7fa fe58 	bl	800072c <__aeabi_ddiv>
 8005a7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a80:	f004 040f 	and.w	r4, r4, #15
 8005a84:	4e8e      	ldr	r6, [pc, #568]	; (8005cc0 <_dtoa_r+0x5a8>)
 8005a86:	b954      	cbnz	r4, 8005a9e <_dtoa_r+0x386>
 8005a88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005a8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a90:	f7fa fe4c 	bl	800072c <__aeabi_ddiv>
 8005a94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a98:	e029      	b.n	8005aee <_dtoa_r+0x3d6>
 8005a9a:	2702      	movs	r7, #2
 8005a9c:	e7f2      	b.n	8005a84 <_dtoa_r+0x36c>
 8005a9e:	07e1      	lsls	r1, r4, #31
 8005aa0:	d508      	bpl.n	8005ab4 <_dtoa_r+0x39c>
 8005aa2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005aa6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005aaa:	f7fa fd15 	bl	80004d8 <__aeabi_dmul>
 8005aae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005ab2:	3701      	adds	r7, #1
 8005ab4:	1064      	asrs	r4, r4, #1
 8005ab6:	3608      	adds	r6, #8
 8005ab8:	e7e5      	b.n	8005a86 <_dtoa_r+0x36e>
 8005aba:	f000 80a5 	beq.w	8005c08 <_dtoa_r+0x4f0>
 8005abe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ac2:	f1ca 0400 	rsb	r4, sl, #0
 8005ac6:	4b7d      	ldr	r3, [pc, #500]	; (8005cbc <_dtoa_r+0x5a4>)
 8005ac8:	f004 020f 	and.w	r2, r4, #15
 8005acc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad4:	f7fa fd00 	bl	80004d8 <__aeabi_dmul>
 8005ad8:	2702      	movs	r7, #2
 8005ada:	2300      	movs	r3, #0
 8005adc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ae0:	4e77      	ldr	r6, [pc, #476]	; (8005cc0 <_dtoa_r+0x5a8>)
 8005ae2:	1124      	asrs	r4, r4, #4
 8005ae4:	2c00      	cmp	r4, #0
 8005ae6:	f040 8084 	bne.w	8005bf2 <_dtoa_r+0x4da>
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1d2      	bne.n	8005a94 <_dtoa_r+0x37c>
 8005aee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f000 808b 	beq.w	8005c0c <_dtoa_r+0x4f4>
 8005af6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005afa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005afe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b02:	2200      	movs	r2, #0
 8005b04:	4b6f      	ldr	r3, [pc, #444]	; (8005cc4 <_dtoa_r+0x5ac>)
 8005b06:	f7fa ff59 	bl	80009bc <__aeabi_dcmplt>
 8005b0a:	2800      	cmp	r0, #0
 8005b0c:	d07e      	beq.n	8005c0c <_dtoa_r+0x4f4>
 8005b0e:	9b08      	ldr	r3, [sp, #32]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d07b      	beq.n	8005c0c <_dtoa_r+0x4f4>
 8005b14:	f1b9 0f00 	cmp.w	r9, #0
 8005b18:	dd38      	ble.n	8005b8c <_dtoa_r+0x474>
 8005b1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b1e:	2200      	movs	r2, #0
 8005b20:	4b69      	ldr	r3, [pc, #420]	; (8005cc8 <_dtoa_r+0x5b0>)
 8005b22:	f7fa fcd9 	bl	80004d8 <__aeabi_dmul>
 8005b26:	464c      	mov	r4, r9
 8005b28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b2c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005b30:	3701      	adds	r7, #1
 8005b32:	4638      	mov	r0, r7
 8005b34:	f7fa fc66 	bl	8000404 <__aeabi_i2d>
 8005b38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b3c:	f7fa fccc 	bl	80004d8 <__aeabi_dmul>
 8005b40:	2200      	movs	r2, #0
 8005b42:	4b62      	ldr	r3, [pc, #392]	; (8005ccc <_dtoa_r+0x5b4>)
 8005b44:	f7fa fb12 	bl	800016c <__adddf3>
 8005b48:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005b4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b50:	9611      	str	r6, [sp, #68]	; 0x44
 8005b52:	2c00      	cmp	r4, #0
 8005b54:	d15d      	bne.n	8005c12 <_dtoa_r+0x4fa>
 8005b56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	4b5c      	ldr	r3, [pc, #368]	; (8005cd0 <_dtoa_r+0x5b8>)
 8005b5e:	f7fa fb03 	bl	8000168 <__aeabi_dsub>
 8005b62:	4602      	mov	r2, r0
 8005b64:	460b      	mov	r3, r1
 8005b66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b6a:	4633      	mov	r3, r6
 8005b6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005b6e:	f7fa ff43 	bl	80009f8 <__aeabi_dcmpgt>
 8005b72:	2800      	cmp	r0, #0
 8005b74:	f040 829c 	bne.w	80060b0 <_dtoa_r+0x998>
 8005b78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005b7e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005b82:	f7fa ff1b 	bl	80009bc <__aeabi_dcmplt>
 8005b86:	2800      	cmp	r0, #0
 8005b88:	f040 8290 	bne.w	80060ac <_dtoa_r+0x994>
 8005b8c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005b90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f2c0 8152 	blt.w	8005e40 <_dtoa_r+0x728>
 8005b9c:	f1ba 0f0e 	cmp.w	sl, #14
 8005ba0:	f300 814e 	bgt.w	8005e40 <_dtoa_r+0x728>
 8005ba4:	4b45      	ldr	r3, [pc, #276]	; (8005cbc <_dtoa_r+0x5a4>)
 8005ba6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005baa:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005bae:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005bb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	f280 80db 	bge.w	8005d70 <_dtoa_r+0x658>
 8005bba:	9b08      	ldr	r3, [sp, #32]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f300 80d7 	bgt.w	8005d70 <_dtoa_r+0x658>
 8005bc2:	f040 8272 	bne.w	80060aa <_dtoa_r+0x992>
 8005bc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	4b40      	ldr	r3, [pc, #256]	; (8005cd0 <_dtoa_r+0x5b8>)
 8005bce:	f7fa fc83 	bl	80004d8 <__aeabi_dmul>
 8005bd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bd6:	f7fa ff05 	bl	80009e4 <__aeabi_dcmpge>
 8005bda:	9c08      	ldr	r4, [sp, #32]
 8005bdc:	4626      	mov	r6, r4
 8005bde:	2800      	cmp	r0, #0
 8005be0:	f040 8248 	bne.w	8006074 <_dtoa_r+0x95c>
 8005be4:	2331      	movs	r3, #49	; 0x31
 8005be6:	9f03      	ldr	r7, [sp, #12]
 8005be8:	f10a 0a01 	add.w	sl, sl, #1
 8005bec:	f807 3b01 	strb.w	r3, [r7], #1
 8005bf0:	e244      	b.n	800607c <_dtoa_r+0x964>
 8005bf2:	07e2      	lsls	r2, r4, #31
 8005bf4:	d505      	bpl.n	8005c02 <_dtoa_r+0x4ea>
 8005bf6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005bfa:	f7fa fc6d 	bl	80004d8 <__aeabi_dmul>
 8005bfe:	2301      	movs	r3, #1
 8005c00:	3701      	adds	r7, #1
 8005c02:	1064      	asrs	r4, r4, #1
 8005c04:	3608      	adds	r6, #8
 8005c06:	e76d      	b.n	8005ae4 <_dtoa_r+0x3cc>
 8005c08:	2702      	movs	r7, #2
 8005c0a:	e770      	b.n	8005aee <_dtoa_r+0x3d6>
 8005c0c:	46d0      	mov	r8, sl
 8005c0e:	9c08      	ldr	r4, [sp, #32]
 8005c10:	e78f      	b.n	8005b32 <_dtoa_r+0x41a>
 8005c12:	9903      	ldr	r1, [sp, #12]
 8005c14:	4b29      	ldr	r3, [pc, #164]	; (8005cbc <_dtoa_r+0x5a4>)
 8005c16:	4421      	add	r1, r4
 8005c18:	9112      	str	r1, [sp, #72]	; 0x48
 8005c1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c20:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005c24:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c28:	2900      	cmp	r1, #0
 8005c2a:	d055      	beq.n	8005cd8 <_dtoa_r+0x5c0>
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	4929      	ldr	r1, [pc, #164]	; (8005cd4 <_dtoa_r+0x5bc>)
 8005c30:	f7fa fd7c 	bl	800072c <__aeabi_ddiv>
 8005c34:	463b      	mov	r3, r7
 8005c36:	4632      	mov	r2, r6
 8005c38:	f7fa fa96 	bl	8000168 <__aeabi_dsub>
 8005c3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005c40:	9f03      	ldr	r7, [sp, #12]
 8005c42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c46:	f7fa fef7 	bl	8000a38 <__aeabi_d2iz>
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	f7fa fbda 	bl	8000404 <__aeabi_i2d>
 8005c50:	4602      	mov	r2, r0
 8005c52:	460b      	mov	r3, r1
 8005c54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c58:	f7fa fa86 	bl	8000168 <__aeabi_dsub>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	3430      	adds	r4, #48	; 0x30
 8005c62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c6a:	f807 4b01 	strb.w	r4, [r7], #1
 8005c6e:	f7fa fea5 	bl	80009bc <__aeabi_dcmplt>
 8005c72:	2800      	cmp	r0, #0
 8005c74:	d174      	bne.n	8005d60 <_dtoa_r+0x648>
 8005c76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c7a:	2000      	movs	r0, #0
 8005c7c:	4911      	ldr	r1, [pc, #68]	; (8005cc4 <_dtoa_r+0x5ac>)
 8005c7e:	f7fa fa73 	bl	8000168 <__aeabi_dsub>
 8005c82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c86:	f7fa fe99 	bl	80009bc <__aeabi_dcmplt>
 8005c8a:	2800      	cmp	r0, #0
 8005c8c:	f040 80b7 	bne.w	8005dfe <_dtoa_r+0x6e6>
 8005c90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c92:	429f      	cmp	r7, r3
 8005c94:	f43f af7a 	beq.w	8005b8c <_dtoa_r+0x474>
 8005c98:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	4b0a      	ldr	r3, [pc, #40]	; (8005cc8 <_dtoa_r+0x5b0>)
 8005ca0:	f7fa fc1a 	bl	80004d8 <__aeabi_dmul>
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005caa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cae:	4b06      	ldr	r3, [pc, #24]	; (8005cc8 <_dtoa_r+0x5b0>)
 8005cb0:	f7fa fc12 	bl	80004d8 <__aeabi_dmul>
 8005cb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cb8:	e7c3      	b.n	8005c42 <_dtoa_r+0x52a>
 8005cba:	bf00      	nop
 8005cbc:	08007bf0 	.word	0x08007bf0
 8005cc0:	08007bc8 	.word	0x08007bc8
 8005cc4:	3ff00000 	.word	0x3ff00000
 8005cc8:	40240000 	.word	0x40240000
 8005ccc:	401c0000 	.word	0x401c0000
 8005cd0:	40140000 	.word	0x40140000
 8005cd4:	3fe00000 	.word	0x3fe00000
 8005cd8:	4630      	mov	r0, r6
 8005cda:	4639      	mov	r1, r7
 8005cdc:	f7fa fbfc 	bl	80004d8 <__aeabi_dmul>
 8005ce0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ce2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005ce6:	9c03      	ldr	r4, [sp, #12]
 8005ce8:	9314      	str	r3, [sp, #80]	; 0x50
 8005cea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cee:	f7fa fea3 	bl	8000a38 <__aeabi_d2iz>
 8005cf2:	9015      	str	r0, [sp, #84]	; 0x54
 8005cf4:	f7fa fb86 	bl	8000404 <__aeabi_i2d>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d00:	f7fa fa32 	bl	8000168 <__aeabi_dsub>
 8005d04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d06:	4606      	mov	r6, r0
 8005d08:	3330      	adds	r3, #48	; 0x30
 8005d0a:	f804 3b01 	strb.w	r3, [r4], #1
 8005d0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d10:	460f      	mov	r7, r1
 8005d12:	429c      	cmp	r4, r3
 8005d14:	f04f 0200 	mov.w	r2, #0
 8005d18:	d124      	bne.n	8005d64 <_dtoa_r+0x64c>
 8005d1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d1e:	4bb0      	ldr	r3, [pc, #704]	; (8005fe0 <_dtoa_r+0x8c8>)
 8005d20:	f7fa fa24 	bl	800016c <__adddf3>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	4630      	mov	r0, r6
 8005d2a:	4639      	mov	r1, r7
 8005d2c:	f7fa fe64 	bl	80009f8 <__aeabi_dcmpgt>
 8005d30:	2800      	cmp	r0, #0
 8005d32:	d163      	bne.n	8005dfc <_dtoa_r+0x6e4>
 8005d34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005d38:	2000      	movs	r0, #0
 8005d3a:	49a9      	ldr	r1, [pc, #676]	; (8005fe0 <_dtoa_r+0x8c8>)
 8005d3c:	f7fa fa14 	bl	8000168 <__aeabi_dsub>
 8005d40:	4602      	mov	r2, r0
 8005d42:	460b      	mov	r3, r1
 8005d44:	4630      	mov	r0, r6
 8005d46:	4639      	mov	r1, r7
 8005d48:	f7fa fe38 	bl	80009bc <__aeabi_dcmplt>
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	f43f af1d 	beq.w	8005b8c <_dtoa_r+0x474>
 8005d52:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005d54:	1e7b      	subs	r3, r7, #1
 8005d56:	9314      	str	r3, [sp, #80]	; 0x50
 8005d58:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005d5c:	2b30      	cmp	r3, #48	; 0x30
 8005d5e:	d0f8      	beq.n	8005d52 <_dtoa_r+0x63a>
 8005d60:	46c2      	mov	sl, r8
 8005d62:	e03b      	b.n	8005ddc <_dtoa_r+0x6c4>
 8005d64:	4b9f      	ldr	r3, [pc, #636]	; (8005fe4 <_dtoa_r+0x8cc>)
 8005d66:	f7fa fbb7 	bl	80004d8 <__aeabi_dmul>
 8005d6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d6e:	e7bc      	b.n	8005cea <_dtoa_r+0x5d2>
 8005d70:	9f03      	ldr	r7, [sp, #12]
 8005d72:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005d76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d7a:	4640      	mov	r0, r8
 8005d7c:	4649      	mov	r1, r9
 8005d7e:	f7fa fcd5 	bl	800072c <__aeabi_ddiv>
 8005d82:	f7fa fe59 	bl	8000a38 <__aeabi_d2iz>
 8005d86:	4604      	mov	r4, r0
 8005d88:	f7fa fb3c 	bl	8000404 <__aeabi_i2d>
 8005d8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d90:	f7fa fba2 	bl	80004d8 <__aeabi_dmul>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4640      	mov	r0, r8
 8005d9a:	4649      	mov	r1, r9
 8005d9c:	f7fa f9e4 	bl	8000168 <__aeabi_dsub>
 8005da0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005da4:	f807 6b01 	strb.w	r6, [r7], #1
 8005da8:	9e03      	ldr	r6, [sp, #12]
 8005daa:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005dae:	1bbe      	subs	r6, r7, r6
 8005db0:	45b4      	cmp	ip, r6
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	d136      	bne.n	8005e26 <_dtoa_r+0x70e>
 8005db8:	f7fa f9d8 	bl	800016c <__adddf3>
 8005dbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005dc0:	4680      	mov	r8, r0
 8005dc2:	4689      	mov	r9, r1
 8005dc4:	f7fa fe18 	bl	80009f8 <__aeabi_dcmpgt>
 8005dc8:	bb58      	cbnz	r0, 8005e22 <_dtoa_r+0x70a>
 8005dca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005dce:	4640      	mov	r0, r8
 8005dd0:	4649      	mov	r1, r9
 8005dd2:	f7fa fde9 	bl	80009a8 <__aeabi_dcmpeq>
 8005dd6:	b108      	cbz	r0, 8005ddc <_dtoa_r+0x6c4>
 8005dd8:	07e1      	lsls	r1, r4, #31
 8005dda:	d422      	bmi.n	8005e22 <_dtoa_r+0x70a>
 8005ddc:	4628      	mov	r0, r5
 8005dde:	4659      	mov	r1, fp
 8005de0:	f000 fae2 	bl	80063a8 <_Bfree>
 8005de4:	2300      	movs	r3, #0
 8005de6:	703b      	strb	r3, [r7, #0]
 8005de8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005dea:	f10a 0001 	add.w	r0, sl, #1
 8005dee:	6018      	str	r0, [r3, #0]
 8005df0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f43f acde 	beq.w	80057b4 <_dtoa_r+0x9c>
 8005df8:	601f      	str	r7, [r3, #0]
 8005dfa:	e4db      	b.n	80057b4 <_dtoa_r+0x9c>
 8005dfc:	4627      	mov	r7, r4
 8005dfe:	463b      	mov	r3, r7
 8005e00:	461f      	mov	r7, r3
 8005e02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e06:	2a39      	cmp	r2, #57	; 0x39
 8005e08:	d107      	bne.n	8005e1a <_dtoa_r+0x702>
 8005e0a:	9a03      	ldr	r2, [sp, #12]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d1f7      	bne.n	8005e00 <_dtoa_r+0x6e8>
 8005e10:	2230      	movs	r2, #48	; 0x30
 8005e12:	9903      	ldr	r1, [sp, #12]
 8005e14:	f108 0801 	add.w	r8, r8, #1
 8005e18:	700a      	strb	r2, [r1, #0]
 8005e1a:	781a      	ldrb	r2, [r3, #0]
 8005e1c:	3201      	adds	r2, #1
 8005e1e:	701a      	strb	r2, [r3, #0]
 8005e20:	e79e      	b.n	8005d60 <_dtoa_r+0x648>
 8005e22:	46d0      	mov	r8, sl
 8005e24:	e7eb      	b.n	8005dfe <_dtoa_r+0x6e6>
 8005e26:	2200      	movs	r2, #0
 8005e28:	4b6e      	ldr	r3, [pc, #440]	; (8005fe4 <_dtoa_r+0x8cc>)
 8005e2a:	f7fa fb55 	bl	80004d8 <__aeabi_dmul>
 8005e2e:	2200      	movs	r2, #0
 8005e30:	2300      	movs	r3, #0
 8005e32:	4680      	mov	r8, r0
 8005e34:	4689      	mov	r9, r1
 8005e36:	f7fa fdb7 	bl	80009a8 <__aeabi_dcmpeq>
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	d09b      	beq.n	8005d76 <_dtoa_r+0x65e>
 8005e3e:	e7cd      	b.n	8005ddc <_dtoa_r+0x6c4>
 8005e40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e42:	2a00      	cmp	r2, #0
 8005e44:	f000 80d0 	beq.w	8005fe8 <_dtoa_r+0x8d0>
 8005e48:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005e4a:	2a01      	cmp	r2, #1
 8005e4c:	f300 80ae 	bgt.w	8005fac <_dtoa_r+0x894>
 8005e50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005e52:	2a00      	cmp	r2, #0
 8005e54:	f000 80a6 	beq.w	8005fa4 <_dtoa_r+0x88c>
 8005e58:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005e5c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005e5e:	9f06      	ldr	r7, [sp, #24]
 8005e60:	9a06      	ldr	r2, [sp, #24]
 8005e62:	2101      	movs	r1, #1
 8005e64:	441a      	add	r2, r3
 8005e66:	9206      	str	r2, [sp, #24]
 8005e68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	441a      	add	r2, r3
 8005e6e:	9209      	str	r2, [sp, #36]	; 0x24
 8005e70:	f000 fb50 	bl	8006514 <__i2b>
 8005e74:	4606      	mov	r6, r0
 8005e76:	2f00      	cmp	r7, #0
 8005e78:	dd0c      	ble.n	8005e94 <_dtoa_r+0x77c>
 8005e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	dd09      	ble.n	8005e94 <_dtoa_r+0x77c>
 8005e80:	42bb      	cmp	r3, r7
 8005e82:	bfa8      	it	ge
 8005e84:	463b      	movge	r3, r7
 8005e86:	9a06      	ldr	r2, [sp, #24]
 8005e88:	1aff      	subs	r7, r7, r3
 8005e8a:	1ad2      	subs	r2, r2, r3
 8005e8c:	9206      	str	r2, [sp, #24]
 8005e8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	9309      	str	r3, [sp, #36]	; 0x24
 8005e94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e96:	b1f3      	cbz	r3, 8005ed6 <_dtoa_r+0x7be>
 8005e98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	f000 80a8 	beq.w	8005ff0 <_dtoa_r+0x8d8>
 8005ea0:	2c00      	cmp	r4, #0
 8005ea2:	dd10      	ble.n	8005ec6 <_dtoa_r+0x7ae>
 8005ea4:	4631      	mov	r1, r6
 8005ea6:	4622      	mov	r2, r4
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	f000 fbf1 	bl	8006690 <__pow5mult>
 8005eae:	465a      	mov	r2, fp
 8005eb0:	4601      	mov	r1, r0
 8005eb2:	4606      	mov	r6, r0
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	f000 fb43 	bl	8006540 <__multiply>
 8005eba:	4680      	mov	r8, r0
 8005ebc:	4659      	mov	r1, fp
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	f000 fa72 	bl	80063a8 <_Bfree>
 8005ec4:	46c3      	mov	fp, r8
 8005ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ec8:	1b1a      	subs	r2, r3, r4
 8005eca:	d004      	beq.n	8005ed6 <_dtoa_r+0x7be>
 8005ecc:	4659      	mov	r1, fp
 8005ece:	4628      	mov	r0, r5
 8005ed0:	f000 fbde 	bl	8006690 <__pow5mult>
 8005ed4:	4683      	mov	fp, r0
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	4628      	mov	r0, r5
 8005eda:	f000 fb1b 	bl	8006514 <__i2b>
 8005ede:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ee0:	4604      	mov	r4, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f340 8086 	ble.w	8005ff4 <_dtoa_r+0x8dc>
 8005ee8:	461a      	mov	r2, r3
 8005eea:	4601      	mov	r1, r0
 8005eec:	4628      	mov	r0, r5
 8005eee:	f000 fbcf 	bl	8006690 <__pow5mult>
 8005ef2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	dd7f      	ble.n	8005ffa <_dtoa_r+0x8e2>
 8005efa:	f04f 0800 	mov.w	r8, #0
 8005efe:	6923      	ldr	r3, [r4, #16]
 8005f00:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f04:	6918      	ldr	r0, [r3, #16]
 8005f06:	f000 fab7 	bl	8006478 <__hi0bits>
 8005f0a:	f1c0 0020 	rsb	r0, r0, #32
 8005f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f10:	4418      	add	r0, r3
 8005f12:	f010 001f 	ands.w	r0, r0, #31
 8005f16:	f000 8092 	beq.w	800603e <_dtoa_r+0x926>
 8005f1a:	f1c0 0320 	rsb	r3, r0, #32
 8005f1e:	2b04      	cmp	r3, #4
 8005f20:	f340 808a 	ble.w	8006038 <_dtoa_r+0x920>
 8005f24:	f1c0 001c 	rsb	r0, r0, #28
 8005f28:	9b06      	ldr	r3, [sp, #24]
 8005f2a:	4407      	add	r7, r0
 8005f2c:	4403      	add	r3, r0
 8005f2e:	9306      	str	r3, [sp, #24]
 8005f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f32:	4403      	add	r3, r0
 8005f34:	9309      	str	r3, [sp, #36]	; 0x24
 8005f36:	9b06      	ldr	r3, [sp, #24]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	dd05      	ble.n	8005f48 <_dtoa_r+0x830>
 8005f3c:	4659      	mov	r1, fp
 8005f3e:	461a      	mov	r2, r3
 8005f40:	4628      	mov	r0, r5
 8005f42:	f000 fbff 	bl	8006744 <__lshift>
 8005f46:	4683      	mov	fp, r0
 8005f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	dd05      	ble.n	8005f5a <_dtoa_r+0x842>
 8005f4e:	4621      	mov	r1, r4
 8005f50:	461a      	mov	r2, r3
 8005f52:	4628      	mov	r0, r5
 8005f54:	f000 fbf6 	bl	8006744 <__lshift>
 8005f58:	4604      	mov	r4, r0
 8005f5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d070      	beq.n	8006042 <_dtoa_r+0x92a>
 8005f60:	4621      	mov	r1, r4
 8005f62:	4658      	mov	r0, fp
 8005f64:	f000 fc5e 	bl	8006824 <__mcmp>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	da6a      	bge.n	8006042 <_dtoa_r+0x92a>
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	4659      	mov	r1, fp
 8005f70:	220a      	movs	r2, #10
 8005f72:	4628      	mov	r0, r5
 8005f74:	f000 fa3a 	bl	80063ec <__multadd>
 8005f78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f7a:	4683      	mov	fp, r0
 8005f7c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 8194 	beq.w	80062ae <_dtoa_r+0xb96>
 8005f86:	4631      	mov	r1, r6
 8005f88:	2300      	movs	r3, #0
 8005f8a:	220a      	movs	r2, #10
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	f000 fa2d 	bl	80063ec <__multadd>
 8005f92:	f1b9 0f00 	cmp.w	r9, #0
 8005f96:	4606      	mov	r6, r0
 8005f98:	f300 8093 	bgt.w	80060c2 <_dtoa_r+0x9aa>
 8005f9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	dc57      	bgt.n	8006052 <_dtoa_r+0x93a>
 8005fa2:	e08e      	b.n	80060c2 <_dtoa_r+0x9aa>
 8005fa4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005fa6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005faa:	e757      	b.n	8005e5c <_dtoa_r+0x744>
 8005fac:	9b08      	ldr	r3, [sp, #32]
 8005fae:	1e5c      	subs	r4, r3, #1
 8005fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fb2:	42a3      	cmp	r3, r4
 8005fb4:	bfb7      	itett	lt
 8005fb6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005fb8:	1b1c      	subge	r4, r3, r4
 8005fba:	1ae2      	sublt	r2, r4, r3
 8005fbc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005fbe:	bfbe      	ittt	lt
 8005fc0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005fc2:	189b      	addlt	r3, r3, r2
 8005fc4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005fc6:	9b08      	ldr	r3, [sp, #32]
 8005fc8:	bfb8      	it	lt
 8005fca:	2400      	movlt	r4, #0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	bfbb      	ittet	lt
 8005fd0:	9b06      	ldrlt	r3, [sp, #24]
 8005fd2:	9a08      	ldrlt	r2, [sp, #32]
 8005fd4:	9f06      	ldrge	r7, [sp, #24]
 8005fd6:	1a9f      	sublt	r7, r3, r2
 8005fd8:	bfac      	ite	ge
 8005fda:	9b08      	ldrge	r3, [sp, #32]
 8005fdc:	2300      	movlt	r3, #0
 8005fde:	e73f      	b.n	8005e60 <_dtoa_r+0x748>
 8005fe0:	3fe00000 	.word	0x3fe00000
 8005fe4:	40240000 	.word	0x40240000
 8005fe8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005fea:	9f06      	ldr	r7, [sp, #24]
 8005fec:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005fee:	e742      	b.n	8005e76 <_dtoa_r+0x75e>
 8005ff0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ff2:	e76b      	b.n	8005ecc <_dtoa_r+0x7b4>
 8005ff4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	dc19      	bgt.n	800602e <_dtoa_r+0x916>
 8005ffa:	9b04      	ldr	r3, [sp, #16]
 8005ffc:	b9bb      	cbnz	r3, 800602e <_dtoa_r+0x916>
 8005ffe:	9b05      	ldr	r3, [sp, #20]
 8006000:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006004:	b99b      	cbnz	r3, 800602e <_dtoa_r+0x916>
 8006006:	9b05      	ldr	r3, [sp, #20]
 8006008:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800600c:	0d1b      	lsrs	r3, r3, #20
 800600e:	051b      	lsls	r3, r3, #20
 8006010:	b183      	cbz	r3, 8006034 <_dtoa_r+0x91c>
 8006012:	f04f 0801 	mov.w	r8, #1
 8006016:	9b06      	ldr	r3, [sp, #24]
 8006018:	3301      	adds	r3, #1
 800601a:	9306      	str	r3, [sp, #24]
 800601c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800601e:	3301      	adds	r3, #1
 8006020:	9309      	str	r3, [sp, #36]	; 0x24
 8006022:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006024:	2b00      	cmp	r3, #0
 8006026:	f47f af6a 	bne.w	8005efe <_dtoa_r+0x7e6>
 800602a:	2001      	movs	r0, #1
 800602c:	e76f      	b.n	8005f0e <_dtoa_r+0x7f6>
 800602e:	f04f 0800 	mov.w	r8, #0
 8006032:	e7f6      	b.n	8006022 <_dtoa_r+0x90a>
 8006034:	4698      	mov	r8, r3
 8006036:	e7f4      	b.n	8006022 <_dtoa_r+0x90a>
 8006038:	f43f af7d 	beq.w	8005f36 <_dtoa_r+0x81e>
 800603c:	4618      	mov	r0, r3
 800603e:	301c      	adds	r0, #28
 8006040:	e772      	b.n	8005f28 <_dtoa_r+0x810>
 8006042:	9b08      	ldr	r3, [sp, #32]
 8006044:	2b00      	cmp	r3, #0
 8006046:	dc36      	bgt.n	80060b6 <_dtoa_r+0x99e>
 8006048:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800604a:	2b02      	cmp	r3, #2
 800604c:	dd33      	ble.n	80060b6 <_dtoa_r+0x99e>
 800604e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006052:	f1b9 0f00 	cmp.w	r9, #0
 8006056:	d10d      	bne.n	8006074 <_dtoa_r+0x95c>
 8006058:	4621      	mov	r1, r4
 800605a:	464b      	mov	r3, r9
 800605c:	2205      	movs	r2, #5
 800605e:	4628      	mov	r0, r5
 8006060:	f000 f9c4 	bl	80063ec <__multadd>
 8006064:	4601      	mov	r1, r0
 8006066:	4604      	mov	r4, r0
 8006068:	4658      	mov	r0, fp
 800606a:	f000 fbdb 	bl	8006824 <__mcmp>
 800606e:	2800      	cmp	r0, #0
 8006070:	f73f adb8 	bgt.w	8005be4 <_dtoa_r+0x4cc>
 8006074:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006076:	9f03      	ldr	r7, [sp, #12]
 8006078:	ea6f 0a03 	mvn.w	sl, r3
 800607c:	f04f 0800 	mov.w	r8, #0
 8006080:	4621      	mov	r1, r4
 8006082:	4628      	mov	r0, r5
 8006084:	f000 f990 	bl	80063a8 <_Bfree>
 8006088:	2e00      	cmp	r6, #0
 800608a:	f43f aea7 	beq.w	8005ddc <_dtoa_r+0x6c4>
 800608e:	f1b8 0f00 	cmp.w	r8, #0
 8006092:	d005      	beq.n	80060a0 <_dtoa_r+0x988>
 8006094:	45b0      	cmp	r8, r6
 8006096:	d003      	beq.n	80060a0 <_dtoa_r+0x988>
 8006098:	4641      	mov	r1, r8
 800609a:	4628      	mov	r0, r5
 800609c:	f000 f984 	bl	80063a8 <_Bfree>
 80060a0:	4631      	mov	r1, r6
 80060a2:	4628      	mov	r0, r5
 80060a4:	f000 f980 	bl	80063a8 <_Bfree>
 80060a8:	e698      	b.n	8005ddc <_dtoa_r+0x6c4>
 80060aa:	2400      	movs	r4, #0
 80060ac:	4626      	mov	r6, r4
 80060ae:	e7e1      	b.n	8006074 <_dtoa_r+0x95c>
 80060b0:	46c2      	mov	sl, r8
 80060b2:	4626      	mov	r6, r4
 80060b4:	e596      	b.n	8005be4 <_dtoa_r+0x4cc>
 80060b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f000 80fd 	beq.w	80062bc <_dtoa_r+0xba4>
 80060c2:	2f00      	cmp	r7, #0
 80060c4:	dd05      	ble.n	80060d2 <_dtoa_r+0x9ba>
 80060c6:	4631      	mov	r1, r6
 80060c8:	463a      	mov	r2, r7
 80060ca:	4628      	mov	r0, r5
 80060cc:	f000 fb3a 	bl	8006744 <__lshift>
 80060d0:	4606      	mov	r6, r0
 80060d2:	f1b8 0f00 	cmp.w	r8, #0
 80060d6:	d05c      	beq.n	8006192 <_dtoa_r+0xa7a>
 80060d8:	4628      	mov	r0, r5
 80060da:	6871      	ldr	r1, [r6, #4]
 80060dc:	f000 f924 	bl	8006328 <_Balloc>
 80060e0:	4607      	mov	r7, r0
 80060e2:	b928      	cbnz	r0, 80060f0 <_dtoa_r+0x9d8>
 80060e4:	4602      	mov	r2, r0
 80060e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80060ea:	4b7f      	ldr	r3, [pc, #508]	; (80062e8 <_dtoa_r+0xbd0>)
 80060ec:	f7ff bb28 	b.w	8005740 <_dtoa_r+0x28>
 80060f0:	6932      	ldr	r2, [r6, #16]
 80060f2:	f106 010c 	add.w	r1, r6, #12
 80060f6:	3202      	adds	r2, #2
 80060f8:	0092      	lsls	r2, r2, #2
 80060fa:	300c      	adds	r0, #12
 80060fc:	f7fe fe0a 	bl	8004d14 <memcpy>
 8006100:	2201      	movs	r2, #1
 8006102:	4639      	mov	r1, r7
 8006104:	4628      	mov	r0, r5
 8006106:	f000 fb1d 	bl	8006744 <__lshift>
 800610a:	46b0      	mov	r8, r6
 800610c:	4606      	mov	r6, r0
 800610e:	9b03      	ldr	r3, [sp, #12]
 8006110:	3301      	adds	r3, #1
 8006112:	9308      	str	r3, [sp, #32]
 8006114:	9b03      	ldr	r3, [sp, #12]
 8006116:	444b      	add	r3, r9
 8006118:	930a      	str	r3, [sp, #40]	; 0x28
 800611a:	9b04      	ldr	r3, [sp, #16]
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	9309      	str	r3, [sp, #36]	; 0x24
 8006122:	9b08      	ldr	r3, [sp, #32]
 8006124:	4621      	mov	r1, r4
 8006126:	3b01      	subs	r3, #1
 8006128:	4658      	mov	r0, fp
 800612a:	9304      	str	r3, [sp, #16]
 800612c:	f7ff fa68 	bl	8005600 <quorem>
 8006130:	4603      	mov	r3, r0
 8006132:	4641      	mov	r1, r8
 8006134:	3330      	adds	r3, #48	; 0x30
 8006136:	9006      	str	r0, [sp, #24]
 8006138:	4658      	mov	r0, fp
 800613a:	930b      	str	r3, [sp, #44]	; 0x2c
 800613c:	f000 fb72 	bl	8006824 <__mcmp>
 8006140:	4632      	mov	r2, r6
 8006142:	4681      	mov	r9, r0
 8006144:	4621      	mov	r1, r4
 8006146:	4628      	mov	r0, r5
 8006148:	f000 fb88 	bl	800685c <__mdiff>
 800614c:	68c2      	ldr	r2, [r0, #12]
 800614e:	4607      	mov	r7, r0
 8006150:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006152:	bb02      	cbnz	r2, 8006196 <_dtoa_r+0xa7e>
 8006154:	4601      	mov	r1, r0
 8006156:	4658      	mov	r0, fp
 8006158:	f000 fb64 	bl	8006824 <__mcmp>
 800615c:	4602      	mov	r2, r0
 800615e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006160:	4639      	mov	r1, r7
 8006162:	4628      	mov	r0, r5
 8006164:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006168:	f000 f91e 	bl	80063a8 <_Bfree>
 800616c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800616e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006170:	9f08      	ldr	r7, [sp, #32]
 8006172:	ea43 0102 	orr.w	r1, r3, r2
 8006176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006178:	430b      	orrs	r3, r1
 800617a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800617c:	d10d      	bne.n	800619a <_dtoa_r+0xa82>
 800617e:	2b39      	cmp	r3, #57	; 0x39
 8006180:	d029      	beq.n	80061d6 <_dtoa_r+0xabe>
 8006182:	f1b9 0f00 	cmp.w	r9, #0
 8006186:	dd01      	ble.n	800618c <_dtoa_r+0xa74>
 8006188:	9b06      	ldr	r3, [sp, #24]
 800618a:	3331      	adds	r3, #49	; 0x31
 800618c:	9a04      	ldr	r2, [sp, #16]
 800618e:	7013      	strb	r3, [r2, #0]
 8006190:	e776      	b.n	8006080 <_dtoa_r+0x968>
 8006192:	4630      	mov	r0, r6
 8006194:	e7b9      	b.n	800610a <_dtoa_r+0x9f2>
 8006196:	2201      	movs	r2, #1
 8006198:	e7e2      	b.n	8006160 <_dtoa_r+0xa48>
 800619a:	f1b9 0f00 	cmp.w	r9, #0
 800619e:	db06      	blt.n	80061ae <_dtoa_r+0xa96>
 80061a0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80061a2:	ea41 0909 	orr.w	r9, r1, r9
 80061a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061a8:	ea59 0101 	orrs.w	r1, r9, r1
 80061ac:	d120      	bne.n	80061f0 <_dtoa_r+0xad8>
 80061ae:	2a00      	cmp	r2, #0
 80061b0:	ddec      	ble.n	800618c <_dtoa_r+0xa74>
 80061b2:	4659      	mov	r1, fp
 80061b4:	2201      	movs	r2, #1
 80061b6:	4628      	mov	r0, r5
 80061b8:	9308      	str	r3, [sp, #32]
 80061ba:	f000 fac3 	bl	8006744 <__lshift>
 80061be:	4621      	mov	r1, r4
 80061c0:	4683      	mov	fp, r0
 80061c2:	f000 fb2f 	bl	8006824 <__mcmp>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	9b08      	ldr	r3, [sp, #32]
 80061ca:	dc02      	bgt.n	80061d2 <_dtoa_r+0xaba>
 80061cc:	d1de      	bne.n	800618c <_dtoa_r+0xa74>
 80061ce:	07da      	lsls	r2, r3, #31
 80061d0:	d5dc      	bpl.n	800618c <_dtoa_r+0xa74>
 80061d2:	2b39      	cmp	r3, #57	; 0x39
 80061d4:	d1d8      	bne.n	8006188 <_dtoa_r+0xa70>
 80061d6:	2339      	movs	r3, #57	; 0x39
 80061d8:	9a04      	ldr	r2, [sp, #16]
 80061da:	7013      	strb	r3, [r2, #0]
 80061dc:	463b      	mov	r3, r7
 80061de:	461f      	mov	r7, r3
 80061e0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80061e4:	3b01      	subs	r3, #1
 80061e6:	2a39      	cmp	r2, #57	; 0x39
 80061e8:	d050      	beq.n	800628c <_dtoa_r+0xb74>
 80061ea:	3201      	adds	r2, #1
 80061ec:	701a      	strb	r2, [r3, #0]
 80061ee:	e747      	b.n	8006080 <_dtoa_r+0x968>
 80061f0:	2a00      	cmp	r2, #0
 80061f2:	dd03      	ble.n	80061fc <_dtoa_r+0xae4>
 80061f4:	2b39      	cmp	r3, #57	; 0x39
 80061f6:	d0ee      	beq.n	80061d6 <_dtoa_r+0xabe>
 80061f8:	3301      	adds	r3, #1
 80061fa:	e7c7      	b.n	800618c <_dtoa_r+0xa74>
 80061fc:	9a08      	ldr	r2, [sp, #32]
 80061fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006200:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006204:	428a      	cmp	r2, r1
 8006206:	d02a      	beq.n	800625e <_dtoa_r+0xb46>
 8006208:	4659      	mov	r1, fp
 800620a:	2300      	movs	r3, #0
 800620c:	220a      	movs	r2, #10
 800620e:	4628      	mov	r0, r5
 8006210:	f000 f8ec 	bl	80063ec <__multadd>
 8006214:	45b0      	cmp	r8, r6
 8006216:	4683      	mov	fp, r0
 8006218:	f04f 0300 	mov.w	r3, #0
 800621c:	f04f 020a 	mov.w	r2, #10
 8006220:	4641      	mov	r1, r8
 8006222:	4628      	mov	r0, r5
 8006224:	d107      	bne.n	8006236 <_dtoa_r+0xb1e>
 8006226:	f000 f8e1 	bl	80063ec <__multadd>
 800622a:	4680      	mov	r8, r0
 800622c:	4606      	mov	r6, r0
 800622e:	9b08      	ldr	r3, [sp, #32]
 8006230:	3301      	adds	r3, #1
 8006232:	9308      	str	r3, [sp, #32]
 8006234:	e775      	b.n	8006122 <_dtoa_r+0xa0a>
 8006236:	f000 f8d9 	bl	80063ec <__multadd>
 800623a:	4631      	mov	r1, r6
 800623c:	4680      	mov	r8, r0
 800623e:	2300      	movs	r3, #0
 8006240:	220a      	movs	r2, #10
 8006242:	4628      	mov	r0, r5
 8006244:	f000 f8d2 	bl	80063ec <__multadd>
 8006248:	4606      	mov	r6, r0
 800624a:	e7f0      	b.n	800622e <_dtoa_r+0xb16>
 800624c:	f1b9 0f00 	cmp.w	r9, #0
 8006250:	bfcc      	ite	gt
 8006252:	464f      	movgt	r7, r9
 8006254:	2701      	movle	r7, #1
 8006256:	f04f 0800 	mov.w	r8, #0
 800625a:	9a03      	ldr	r2, [sp, #12]
 800625c:	4417      	add	r7, r2
 800625e:	4659      	mov	r1, fp
 8006260:	2201      	movs	r2, #1
 8006262:	4628      	mov	r0, r5
 8006264:	9308      	str	r3, [sp, #32]
 8006266:	f000 fa6d 	bl	8006744 <__lshift>
 800626a:	4621      	mov	r1, r4
 800626c:	4683      	mov	fp, r0
 800626e:	f000 fad9 	bl	8006824 <__mcmp>
 8006272:	2800      	cmp	r0, #0
 8006274:	dcb2      	bgt.n	80061dc <_dtoa_r+0xac4>
 8006276:	d102      	bne.n	800627e <_dtoa_r+0xb66>
 8006278:	9b08      	ldr	r3, [sp, #32]
 800627a:	07db      	lsls	r3, r3, #31
 800627c:	d4ae      	bmi.n	80061dc <_dtoa_r+0xac4>
 800627e:	463b      	mov	r3, r7
 8006280:	461f      	mov	r7, r3
 8006282:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006286:	2a30      	cmp	r2, #48	; 0x30
 8006288:	d0fa      	beq.n	8006280 <_dtoa_r+0xb68>
 800628a:	e6f9      	b.n	8006080 <_dtoa_r+0x968>
 800628c:	9a03      	ldr	r2, [sp, #12]
 800628e:	429a      	cmp	r2, r3
 8006290:	d1a5      	bne.n	80061de <_dtoa_r+0xac6>
 8006292:	2331      	movs	r3, #49	; 0x31
 8006294:	f10a 0a01 	add.w	sl, sl, #1
 8006298:	e779      	b.n	800618e <_dtoa_r+0xa76>
 800629a:	4b14      	ldr	r3, [pc, #80]	; (80062ec <_dtoa_r+0xbd4>)
 800629c:	f7ff baa8 	b.w	80057f0 <_dtoa_r+0xd8>
 80062a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f47f aa81 	bne.w	80057aa <_dtoa_r+0x92>
 80062a8:	4b11      	ldr	r3, [pc, #68]	; (80062f0 <_dtoa_r+0xbd8>)
 80062aa:	f7ff baa1 	b.w	80057f0 <_dtoa_r+0xd8>
 80062ae:	f1b9 0f00 	cmp.w	r9, #0
 80062b2:	dc03      	bgt.n	80062bc <_dtoa_r+0xba4>
 80062b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	f73f aecb 	bgt.w	8006052 <_dtoa_r+0x93a>
 80062bc:	9f03      	ldr	r7, [sp, #12]
 80062be:	4621      	mov	r1, r4
 80062c0:	4658      	mov	r0, fp
 80062c2:	f7ff f99d 	bl	8005600 <quorem>
 80062c6:	9a03      	ldr	r2, [sp, #12]
 80062c8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80062cc:	f807 3b01 	strb.w	r3, [r7], #1
 80062d0:	1aba      	subs	r2, r7, r2
 80062d2:	4591      	cmp	r9, r2
 80062d4:	ddba      	ble.n	800624c <_dtoa_r+0xb34>
 80062d6:	4659      	mov	r1, fp
 80062d8:	2300      	movs	r3, #0
 80062da:	220a      	movs	r2, #10
 80062dc:	4628      	mov	r0, r5
 80062de:	f000 f885 	bl	80063ec <__multadd>
 80062e2:	4683      	mov	fp, r0
 80062e4:	e7eb      	b.n	80062be <_dtoa_r+0xba6>
 80062e6:	bf00      	nop
 80062e8:	08007b57 	.word	0x08007b57
 80062ec:	08007ab4 	.word	0x08007ab4
 80062f0:	08007ad8 	.word	0x08007ad8

080062f4 <_localeconv_r>:
 80062f4:	4800      	ldr	r0, [pc, #0]	; (80062f8 <_localeconv_r+0x4>)
 80062f6:	4770      	bx	lr
 80062f8:	20000160 	.word	0x20000160

080062fc <malloc>:
 80062fc:	4b02      	ldr	r3, [pc, #8]	; (8006308 <malloc+0xc>)
 80062fe:	4601      	mov	r1, r0
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	f000 bc0f 	b.w	8006b24 <_malloc_r>
 8006306:	bf00      	nop
 8006308:	2000000c 	.word	0x2000000c

0800630c <memchr>:
 800630c:	4603      	mov	r3, r0
 800630e:	b510      	push	{r4, lr}
 8006310:	b2c9      	uxtb	r1, r1
 8006312:	4402      	add	r2, r0
 8006314:	4293      	cmp	r3, r2
 8006316:	4618      	mov	r0, r3
 8006318:	d101      	bne.n	800631e <memchr+0x12>
 800631a:	2000      	movs	r0, #0
 800631c:	e003      	b.n	8006326 <memchr+0x1a>
 800631e:	7804      	ldrb	r4, [r0, #0]
 8006320:	3301      	adds	r3, #1
 8006322:	428c      	cmp	r4, r1
 8006324:	d1f6      	bne.n	8006314 <memchr+0x8>
 8006326:	bd10      	pop	{r4, pc}

08006328 <_Balloc>:
 8006328:	b570      	push	{r4, r5, r6, lr}
 800632a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800632c:	4604      	mov	r4, r0
 800632e:	460d      	mov	r5, r1
 8006330:	b976      	cbnz	r6, 8006350 <_Balloc+0x28>
 8006332:	2010      	movs	r0, #16
 8006334:	f7ff ffe2 	bl	80062fc <malloc>
 8006338:	4602      	mov	r2, r0
 800633a:	6260      	str	r0, [r4, #36]	; 0x24
 800633c:	b920      	cbnz	r0, 8006348 <_Balloc+0x20>
 800633e:	2166      	movs	r1, #102	; 0x66
 8006340:	4b17      	ldr	r3, [pc, #92]	; (80063a0 <_Balloc+0x78>)
 8006342:	4818      	ldr	r0, [pc, #96]	; (80063a4 <_Balloc+0x7c>)
 8006344:	f000 fc72 	bl	8006c2c <__assert_func>
 8006348:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800634c:	6006      	str	r6, [r0, #0]
 800634e:	60c6      	str	r6, [r0, #12]
 8006350:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006352:	68f3      	ldr	r3, [r6, #12]
 8006354:	b183      	cbz	r3, 8006378 <_Balloc+0x50>
 8006356:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800635e:	b9b8      	cbnz	r0, 8006390 <_Balloc+0x68>
 8006360:	2101      	movs	r1, #1
 8006362:	fa01 f605 	lsl.w	r6, r1, r5
 8006366:	1d72      	adds	r2, r6, #5
 8006368:	4620      	mov	r0, r4
 800636a:	0092      	lsls	r2, r2, #2
 800636c:	f000 fb5e 	bl	8006a2c <_calloc_r>
 8006370:	b160      	cbz	r0, 800638c <_Balloc+0x64>
 8006372:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006376:	e00e      	b.n	8006396 <_Balloc+0x6e>
 8006378:	2221      	movs	r2, #33	; 0x21
 800637a:	2104      	movs	r1, #4
 800637c:	4620      	mov	r0, r4
 800637e:	f000 fb55 	bl	8006a2c <_calloc_r>
 8006382:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006384:	60f0      	str	r0, [r6, #12]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d1e4      	bne.n	8006356 <_Balloc+0x2e>
 800638c:	2000      	movs	r0, #0
 800638e:	bd70      	pop	{r4, r5, r6, pc}
 8006390:	6802      	ldr	r2, [r0, #0]
 8006392:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006396:	2300      	movs	r3, #0
 8006398:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800639c:	e7f7      	b.n	800638e <_Balloc+0x66>
 800639e:	bf00      	nop
 80063a0:	08007ae5 	.word	0x08007ae5
 80063a4:	08007b68 	.word	0x08007b68

080063a8 <_Bfree>:
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80063ac:	4605      	mov	r5, r0
 80063ae:	460c      	mov	r4, r1
 80063b0:	b976      	cbnz	r6, 80063d0 <_Bfree+0x28>
 80063b2:	2010      	movs	r0, #16
 80063b4:	f7ff ffa2 	bl	80062fc <malloc>
 80063b8:	4602      	mov	r2, r0
 80063ba:	6268      	str	r0, [r5, #36]	; 0x24
 80063bc:	b920      	cbnz	r0, 80063c8 <_Bfree+0x20>
 80063be:	218a      	movs	r1, #138	; 0x8a
 80063c0:	4b08      	ldr	r3, [pc, #32]	; (80063e4 <_Bfree+0x3c>)
 80063c2:	4809      	ldr	r0, [pc, #36]	; (80063e8 <_Bfree+0x40>)
 80063c4:	f000 fc32 	bl	8006c2c <__assert_func>
 80063c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063cc:	6006      	str	r6, [r0, #0]
 80063ce:	60c6      	str	r6, [r0, #12]
 80063d0:	b13c      	cbz	r4, 80063e2 <_Bfree+0x3a>
 80063d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80063d4:	6862      	ldr	r2, [r4, #4]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063dc:	6021      	str	r1, [r4, #0]
 80063de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80063e2:	bd70      	pop	{r4, r5, r6, pc}
 80063e4:	08007ae5 	.word	0x08007ae5
 80063e8:	08007b68 	.word	0x08007b68

080063ec <__multadd>:
 80063ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063f0:	4607      	mov	r7, r0
 80063f2:	460c      	mov	r4, r1
 80063f4:	461e      	mov	r6, r3
 80063f6:	2000      	movs	r0, #0
 80063f8:	690d      	ldr	r5, [r1, #16]
 80063fa:	f101 0c14 	add.w	ip, r1, #20
 80063fe:	f8dc 3000 	ldr.w	r3, [ip]
 8006402:	3001      	adds	r0, #1
 8006404:	b299      	uxth	r1, r3
 8006406:	fb02 6101 	mla	r1, r2, r1, r6
 800640a:	0c1e      	lsrs	r6, r3, #16
 800640c:	0c0b      	lsrs	r3, r1, #16
 800640e:	fb02 3306 	mla	r3, r2, r6, r3
 8006412:	b289      	uxth	r1, r1
 8006414:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006418:	4285      	cmp	r5, r0
 800641a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800641e:	f84c 1b04 	str.w	r1, [ip], #4
 8006422:	dcec      	bgt.n	80063fe <__multadd+0x12>
 8006424:	b30e      	cbz	r6, 800646a <__multadd+0x7e>
 8006426:	68a3      	ldr	r3, [r4, #8]
 8006428:	42ab      	cmp	r3, r5
 800642a:	dc19      	bgt.n	8006460 <__multadd+0x74>
 800642c:	6861      	ldr	r1, [r4, #4]
 800642e:	4638      	mov	r0, r7
 8006430:	3101      	adds	r1, #1
 8006432:	f7ff ff79 	bl	8006328 <_Balloc>
 8006436:	4680      	mov	r8, r0
 8006438:	b928      	cbnz	r0, 8006446 <__multadd+0x5a>
 800643a:	4602      	mov	r2, r0
 800643c:	21b5      	movs	r1, #181	; 0xb5
 800643e:	4b0c      	ldr	r3, [pc, #48]	; (8006470 <__multadd+0x84>)
 8006440:	480c      	ldr	r0, [pc, #48]	; (8006474 <__multadd+0x88>)
 8006442:	f000 fbf3 	bl	8006c2c <__assert_func>
 8006446:	6922      	ldr	r2, [r4, #16]
 8006448:	f104 010c 	add.w	r1, r4, #12
 800644c:	3202      	adds	r2, #2
 800644e:	0092      	lsls	r2, r2, #2
 8006450:	300c      	adds	r0, #12
 8006452:	f7fe fc5f 	bl	8004d14 <memcpy>
 8006456:	4621      	mov	r1, r4
 8006458:	4638      	mov	r0, r7
 800645a:	f7ff ffa5 	bl	80063a8 <_Bfree>
 800645e:	4644      	mov	r4, r8
 8006460:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006464:	3501      	adds	r5, #1
 8006466:	615e      	str	r6, [r3, #20]
 8006468:	6125      	str	r5, [r4, #16]
 800646a:	4620      	mov	r0, r4
 800646c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006470:	08007b57 	.word	0x08007b57
 8006474:	08007b68 	.word	0x08007b68

08006478 <__hi0bits>:
 8006478:	0c02      	lsrs	r2, r0, #16
 800647a:	0412      	lsls	r2, r2, #16
 800647c:	4603      	mov	r3, r0
 800647e:	b9ca      	cbnz	r2, 80064b4 <__hi0bits+0x3c>
 8006480:	0403      	lsls	r3, r0, #16
 8006482:	2010      	movs	r0, #16
 8006484:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006488:	bf04      	itt	eq
 800648a:	021b      	lsleq	r3, r3, #8
 800648c:	3008      	addeq	r0, #8
 800648e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006492:	bf04      	itt	eq
 8006494:	011b      	lsleq	r3, r3, #4
 8006496:	3004      	addeq	r0, #4
 8006498:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800649c:	bf04      	itt	eq
 800649e:	009b      	lsleq	r3, r3, #2
 80064a0:	3002      	addeq	r0, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	db05      	blt.n	80064b2 <__hi0bits+0x3a>
 80064a6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80064aa:	f100 0001 	add.w	r0, r0, #1
 80064ae:	bf08      	it	eq
 80064b0:	2020      	moveq	r0, #32
 80064b2:	4770      	bx	lr
 80064b4:	2000      	movs	r0, #0
 80064b6:	e7e5      	b.n	8006484 <__hi0bits+0xc>

080064b8 <__lo0bits>:
 80064b8:	6803      	ldr	r3, [r0, #0]
 80064ba:	4602      	mov	r2, r0
 80064bc:	f013 0007 	ands.w	r0, r3, #7
 80064c0:	d00b      	beq.n	80064da <__lo0bits+0x22>
 80064c2:	07d9      	lsls	r1, r3, #31
 80064c4:	d421      	bmi.n	800650a <__lo0bits+0x52>
 80064c6:	0798      	lsls	r0, r3, #30
 80064c8:	bf49      	itett	mi
 80064ca:	085b      	lsrmi	r3, r3, #1
 80064cc:	089b      	lsrpl	r3, r3, #2
 80064ce:	2001      	movmi	r0, #1
 80064d0:	6013      	strmi	r3, [r2, #0]
 80064d2:	bf5c      	itt	pl
 80064d4:	2002      	movpl	r0, #2
 80064d6:	6013      	strpl	r3, [r2, #0]
 80064d8:	4770      	bx	lr
 80064da:	b299      	uxth	r1, r3
 80064dc:	b909      	cbnz	r1, 80064e2 <__lo0bits+0x2a>
 80064de:	2010      	movs	r0, #16
 80064e0:	0c1b      	lsrs	r3, r3, #16
 80064e2:	b2d9      	uxtb	r1, r3
 80064e4:	b909      	cbnz	r1, 80064ea <__lo0bits+0x32>
 80064e6:	3008      	adds	r0, #8
 80064e8:	0a1b      	lsrs	r3, r3, #8
 80064ea:	0719      	lsls	r1, r3, #28
 80064ec:	bf04      	itt	eq
 80064ee:	091b      	lsreq	r3, r3, #4
 80064f0:	3004      	addeq	r0, #4
 80064f2:	0799      	lsls	r1, r3, #30
 80064f4:	bf04      	itt	eq
 80064f6:	089b      	lsreq	r3, r3, #2
 80064f8:	3002      	addeq	r0, #2
 80064fa:	07d9      	lsls	r1, r3, #31
 80064fc:	d403      	bmi.n	8006506 <__lo0bits+0x4e>
 80064fe:	085b      	lsrs	r3, r3, #1
 8006500:	f100 0001 	add.w	r0, r0, #1
 8006504:	d003      	beq.n	800650e <__lo0bits+0x56>
 8006506:	6013      	str	r3, [r2, #0]
 8006508:	4770      	bx	lr
 800650a:	2000      	movs	r0, #0
 800650c:	4770      	bx	lr
 800650e:	2020      	movs	r0, #32
 8006510:	4770      	bx	lr
	...

08006514 <__i2b>:
 8006514:	b510      	push	{r4, lr}
 8006516:	460c      	mov	r4, r1
 8006518:	2101      	movs	r1, #1
 800651a:	f7ff ff05 	bl	8006328 <_Balloc>
 800651e:	4602      	mov	r2, r0
 8006520:	b928      	cbnz	r0, 800652e <__i2b+0x1a>
 8006522:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006526:	4b04      	ldr	r3, [pc, #16]	; (8006538 <__i2b+0x24>)
 8006528:	4804      	ldr	r0, [pc, #16]	; (800653c <__i2b+0x28>)
 800652a:	f000 fb7f 	bl	8006c2c <__assert_func>
 800652e:	2301      	movs	r3, #1
 8006530:	6144      	str	r4, [r0, #20]
 8006532:	6103      	str	r3, [r0, #16]
 8006534:	bd10      	pop	{r4, pc}
 8006536:	bf00      	nop
 8006538:	08007b57 	.word	0x08007b57
 800653c:	08007b68 	.word	0x08007b68

08006540 <__multiply>:
 8006540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006544:	4691      	mov	r9, r2
 8006546:	690a      	ldr	r2, [r1, #16]
 8006548:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800654c:	460c      	mov	r4, r1
 800654e:	429a      	cmp	r2, r3
 8006550:	bfbe      	ittt	lt
 8006552:	460b      	movlt	r3, r1
 8006554:	464c      	movlt	r4, r9
 8006556:	4699      	movlt	r9, r3
 8006558:	6927      	ldr	r7, [r4, #16]
 800655a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800655e:	68a3      	ldr	r3, [r4, #8]
 8006560:	6861      	ldr	r1, [r4, #4]
 8006562:	eb07 060a 	add.w	r6, r7, sl
 8006566:	42b3      	cmp	r3, r6
 8006568:	b085      	sub	sp, #20
 800656a:	bfb8      	it	lt
 800656c:	3101      	addlt	r1, #1
 800656e:	f7ff fedb 	bl	8006328 <_Balloc>
 8006572:	b930      	cbnz	r0, 8006582 <__multiply+0x42>
 8006574:	4602      	mov	r2, r0
 8006576:	f240 115d 	movw	r1, #349	; 0x15d
 800657a:	4b43      	ldr	r3, [pc, #268]	; (8006688 <__multiply+0x148>)
 800657c:	4843      	ldr	r0, [pc, #268]	; (800668c <__multiply+0x14c>)
 800657e:	f000 fb55 	bl	8006c2c <__assert_func>
 8006582:	f100 0514 	add.w	r5, r0, #20
 8006586:	462b      	mov	r3, r5
 8006588:	2200      	movs	r2, #0
 800658a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800658e:	4543      	cmp	r3, r8
 8006590:	d321      	bcc.n	80065d6 <__multiply+0x96>
 8006592:	f104 0314 	add.w	r3, r4, #20
 8006596:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800659a:	f109 0314 	add.w	r3, r9, #20
 800659e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80065a2:	9202      	str	r2, [sp, #8]
 80065a4:	1b3a      	subs	r2, r7, r4
 80065a6:	3a15      	subs	r2, #21
 80065a8:	f022 0203 	bic.w	r2, r2, #3
 80065ac:	3204      	adds	r2, #4
 80065ae:	f104 0115 	add.w	r1, r4, #21
 80065b2:	428f      	cmp	r7, r1
 80065b4:	bf38      	it	cc
 80065b6:	2204      	movcc	r2, #4
 80065b8:	9201      	str	r2, [sp, #4]
 80065ba:	9a02      	ldr	r2, [sp, #8]
 80065bc:	9303      	str	r3, [sp, #12]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d80c      	bhi.n	80065dc <__multiply+0x9c>
 80065c2:	2e00      	cmp	r6, #0
 80065c4:	dd03      	ble.n	80065ce <__multiply+0x8e>
 80065c6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d059      	beq.n	8006682 <__multiply+0x142>
 80065ce:	6106      	str	r6, [r0, #16]
 80065d0:	b005      	add	sp, #20
 80065d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d6:	f843 2b04 	str.w	r2, [r3], #4
 80065da:	e7d8      	b.n	800658e <__multiply+0x4e>
 80065dc:	f8b3 a000 	ldrh.w	sl, [r3]
 80065e0:	f1ba 0f00 	cmp.w	sl, #0
 80065e4:	d023      	beq.n	800662e <__multiply+0xee>
 80065e6:	46a9      	mov	r9, r5
 80065e8:	f04f 0c00 	mov.w	ip, #0
 80065ec:	f104 0e14 	add.w	lr, r4, #20
 80065f0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80065f4:	f8d9 1000 	ldr.w	r1, [r9]
 80065f8:	fa1f fb82 	uxth.w	fp, r2
 80065fc:	b289      	uxth	r1, r1
 80065fe:	fb0a 110b 	mla	r1, sl, fp, r1
 8006602:	4461      	add	r1, ip
 8006604:	f8d9 c000 	ldr.w	ip, [r9]
 8006608:	0c12      	lsrs	r2, r2, #16
 800660a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800660e:	fb0a c202 	mla	r2, sl, r2, ip
 8006612:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006616:	b289      	uxth	r1, r1
 8006618:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800661c:	4577      	cmp	r7, lr
 800661e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006622:	f849 1b04 	str.w	r1, [r9], #4
 8006626:	d8e3      	bhi.n	80065f0 <__multiply+0xb0>
 8006628:	9a01      	ldr	r2, [sp, #4]
 800662a:	f845 c002 	str.w	ip, [r5, r2]
 800662e:	9a03      	ldr	r2, [sp, #12]
 8006630:	3304      	adds	r3, #4
 8006632:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006636:	f1b9 0f00 	cmp.w	r9, #0
 800663a:	d020      	beq.n	800667e <__multiply+0x13e>
 800663c:	46ae      	mov	lr, r5
 800663e:	f04f 0a00 	mov.w	sl, #0
 8006642:	6829      	ldr	r1, [r5, #0]
 8006644:	f104 0c14 	add.w	ip, r4, #20
 8006648:	f8bc b000 	ldrh.w	fp, [ip]
 800664c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006650:	b289      	uxth	r1, r1
 8006652:	fb09 220b 	mla	r2, r9, fp, r2
 8006656:	4492      	add	sl, r2
 8006658:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800665c:	f84e 1b04 	str.w	r1, [lr], #4
 8006660:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006664:	f8be 1000 	ldrh.w	r1, [lr]
 8006668:	0c12      	lsrs	r2, r2, #16
 800666a:	fb09 1102 	mla	r1, r9, r2, r1
 800666e:	4567      	cmp	r7, ip
 8006670:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006674:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006678:	d8e6      	bhi.n	8006648 <__multiply+0x108>
 800667a:	9a01      	ldr	r2, [sp, #4]
 800667c:	50a9      	str	r1, [r5, r2]
 800667e:	3504      	adds	r5, #4
 8006680:	e79b      	b.n	80065ba <__multiply+0x7a>
 8006682:	3e01      	subs	r6, #1
 8006684:	e79d      	b.n	80065c2 <__multiply+0x82>
 8006686:	bf00      	nop
 8006688:	08007b57 	.word	0x08007b57
 800668c:	08007b68 	.word	0x08007b68

08006690 <__pow5mult>:
 8006690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006694:	4615      	mov	r5, r2
 8006696:	f012 0203 	ands.w	r2, r2, #3
 800669a:	4606      	mov	r6, r0
 800669c:	460f      	mov	r7, r1
 800669e:	d007      	beq.n	80066b0 <__pow5mult+0x20>
 80066a0:	4c25      	ldr	r4, [pc, #148]	; (8006738 <__pow5mult+0xa8>)
 80066a2:	3a01      	subs	r2, #1
 80066a4:	2300      	movs	r3, #0
 80066a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066aa:	f7ff fe9f 	bl	80063ec <__multadd>
 80066ae:	4607      	mov	r7, r0
 80066b0:	10ad      	asrs	r5, r5, #2
 80066b2:	d03d      	beq.n	8006730 <__pow5mult+0xa0>
 80066b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80066b6:	b97c      	cbnz	r4, 80066d8 <__pow5mult+0x48>
 80066b8:	2010      	movs	r0, #16
 80066ba:	f7ff fe1f 	bl	80062fc <malloc>
 80066be:	4602      	mov	r2, r0
 80066c0:	6270      	str	r0, [r6, #36]	; 0x24
 80066c2:	b928      	cbnz	r0, 80066d0 <__pow5mult+0x40>
 80066c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80066c8:	4b1c      	ldr	r3, [pc, #112]	; (800673c <__pow5mult+0xac>)
 80066ca:	481d      	ldr	r0, [pc, #116]	; (8006740 <__pow5mult+0xb0>)
 80066cc:	f000 faae 	bl	8006c2c <__assert_func>
 80066d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80066d4:	6004      	str	r4, [r0, #0]
 80066d6:	60c4      	str	r4, [r0, #12]
 80066d8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80066dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80066e0:	b94c      	cbnz	r4, 80066f6 <__pow5mult+0x66>
 80066e2:	f240 2171 	movw	r1, #625	; 0x271
 80066e6:	4630      	mov	r0, r6
 80066e8:	f7ff ff14 	bl	8006514 <__i2b>
 80066ec:	2300      	movs	r3, #0
 80066ee:	4604      	mov	r4, r0
 80066f0:	f8c8 0008 	str.w	r0, [r8, #8]
 80066f4:	6003      	str	r3, [r0, #0]
 80066f6:	f04f 0900 	mov.w	r9, #0
 80066fa:	07eb      	lsls	r3, r5, #31
 80066fc:	d50a      	bpl.n	8006714 <__pow5mult+0x84>
 80066fe:	4639      	mov	r1, r7
 8006700:	4622      	mov	r2, r4
 8006702:	4630      	mov	r0, r6
 8006704:	f7ff ff1c 	bl	8006540 <__multiply>
 8006708:	4680      	mov	r8, r0
 800670a:	4639      	mov	r1, r7
 800670c:	4630      	mov	r0, r6
 800670e:	f7ff fe4b 	bl	80063a8 <_Bfree>
 8006712:	4647      	mov	r7, r8
 8006714:	106d      	asrs	r5, r5, #1
 8006716:	d00b      	beq.n	8006730 <__pow5mult+0xa0>
 8006718:	6820      	ldr	r0, [r4, #0]
 800671a:	b938      	cbnz	r0, 800672c <__pow5mult+0x9c>
 800671c:	4622      	mov	r2, r4
 800671e:	4621      	mov	r1, r4
 8006720:	4630      	mov	r0, r6
 8006722:	f7ff ff0d 	bl	8006540 <__multiply>
 8006726:	6020      	str	r0, [r4, #0]
 8006728:	f8c0 9000 	str.w	r9, [r0]
 800672c:	4604      	mov	r4, r0
 800672e:	e7e4      	b.n	80066fa <__pow5mult+0x6a>
 8006730:	4638      	mov	r0, r7
 8006732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006736:	bf00      	nop
 8006738:	08007cb8 	.word	0x08007cb8
 800673c:	08007ae5 	.word	0x08007ae5
 8006740:	08007b68 	.word	0x08007b68

08006744 <__lshift>:
 8006744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006748:	460c      	mov	r4, r1
 800674a:	4607      	mov	r7, r0
 800674c:	4691      	mov	r9, r2
 800674e:	6923      	ldr	r3, [r4, #16]
 8006750:	6849      	ldr	r1, [r1, #4]
 8006752:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006756:	68a3      	ldr	r3, [r4, #8]
 8006758:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800675c:	f108 0601 	add.w	r6, r8, #1
 8006760:	42b3      	cmp	r3, r6
 8006762:	db0b      	blt.n	800677c <__lshift+0x38>
 8006764:	4638      	mov	r0, r7
 8006766:	f7ff fddf 	bl	8006328 <_Balloc>
 800676a:	4605      	mov	r5, r0
 800676c:	b948      	cbnz	r0, 8006782 <__lshift+0x3e>
 800676e:	4602      	mov	r2, r0
 8006770:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006774:	4b29      	ldr	r3, [pc, #164]	; (800681c <__lshift+0xd8>)
 8006776:	482a      	ldr	r0, [pc, #168]	; (8006820 <__lshift+0xdc>)
 8006778:	f000 fa58 	bl	8006c2c <__assert_func>
 800677c:	3101      	adds	r1, #1
 800677e:	005b      	lsls	r3, r3, #1
 8006780:	e7ee      	b.n	8006760 <__lshift+0x1c>
 8006782:	2300      	movs	r3, #0
 8006784:	f100 0114 	add.w	r1, r0, #20
 8006788:	f100 0210 	add.w	r2, r0, #16
 800678c:	4618      	mov	r0, r3
 800678e:	4553      	cmp	r3, sl
 8006790:	db37      	blt.n	8006802 <__lshift+0xbe>
 8006792:	6920      	ldr	r0, [r4, #16]
 8006794:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006798:	f104 0314 	add.w	r3, r4, #20
 800679c:	f019 091f 	ands.w	r9, r9, #31
 80067a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067a4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80067a8:	d02f      	beq.n	800680a <__lshift+0xc6>
 80067aa:	468a      	mov	sl, r1
 80067ac:	f04f 0c00 	mov.w	ip, #0
 80067b0:	f1c9 0e20 	rsb	lr, r9, #32
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	fa02 f209 	lsl.w	r2, r2, r9
 80067ba:	ea42 020c 	orr.w	r2, r2, ip
 80067be:	f84a 2b04 	str.w	r2, [sl], #4
 80067c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80067c6:	4298      	cmp	r0, r3
 80067c8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80067cc:	d8f2      	bhi.n	80067b4 <__lshift+0x70>
 80067ce:	1b03      	subs	r3, r0, r4
 80067d0:	3b15      	subs	r3, #21
 80067d2:	f023 0303 	bic.w	r3, r3, #3
 80067d6:	3304      	adds	r3, #4
 80067d8:	f104 0215 	add.w	r2, r4, #21
 80067dc:	4290      	cmp	r0, r2
 80067de:	bf38      	it	cc
 80067e0:	2304      	movcc	r3, #4
 80067e2:	f841 c003 	str.w	ip, [r1, r3]
 80067e6:	f1bc 0f00 	cmp.w	ip, #0
 80067ea:	d001      	beq.n	80067f0 <__lshift+0xac>
 80067ec:	f108 0602 	add.w	r6, r8, #2
 80067f0:	3e01      	subs	r6, #1
 80067f2:	4638      	mov	r0, r7
 80067f4:	4621      	mov	r1, r4
 80067f6:	612e      	str	r6, [r5, #16]
 80067f8:	f7ff fdd6 	bl	80063a8 <_Bfree>
 80067fc:	4628      	mov	r0, r5
 80067fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006802:	f842 0f04 	str.w	r0, [r2, #4]!
 8006806:	3301      	adds	r3, #1
 8006808:	e7c1      	b.n	800678e <__lshift+0x4a>
 800680a:	3904      	subs	r1, #4
 800680c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006810:	4298      	cmp	r0, r3
 8006812:	f841 2f04 	str.w	r2, [r1, #4]!
 8006816:	d8f9      	bhi.n	800680c <__lshift+0xc8>
 8006818:	e7ea      	b.n	80067f0 <__lshift+0xac>
 800681a:	bf00      	nop
 800681c:	08007b57 	.word	0x08007b57
 8006820:	08007b68 	.word	0x08007b68

08006824 <__mcmp>:
 8006824:	4603      	mov	r3, r0
 8006826:	690a      	ldr	r2, [r1, #16]
 8006828:	6900      	ldr	r0, [r0, #16]
 800682a:	b530      	push	{r4, r5, lr}
 800682c:	1a80      	subs	r0, r0, r2
 800682e:	d10d      	bne.n	800684c <__mcmp+0x28>
 8006830:	3314      	adds	r3, #20
 8006832:	3114      	adds	r1, #20
 8006834:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006838:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800683c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006840:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006844:	4295      	cmp	r5, r2
 8006846:	d002      	beq.n	800684e <__mcmp+0x2a>
 8006848:	d304      	bcc.n	8006854 <__mcmp+0x30>
 800684a:	2001      	movs	r0, #1
 800684c:	bd30      	pop	{r4, r5, pc}
 800684e:	42a3      	cmp	r3, r4
 8006850:	d3f4      	bcc.n	800683c <__mcmp+0x18>
 8006852:	e7fb      	b.n	800684c <__mcmp+0x28>
 8006854:	f04f 30ff 	mov.w	r0, #4294967295
 8006858:	e7f8      	b.n	800684c <__mcmp+0x28>
	...

0800685c <__mdiff>:
 800685c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006860:	460d      	mov	r5, r1
 8006862:	4607      	mov	r7, r0
 8006864:	4611      	mov	r1, r2
 8006866:	4628      	mov	r0, r5
 8006868:	4614      	mov	r4, r2
 800686a:	f7ff ffdb 	bl	8006824 <__mcmp>
 800686e:	1e06      	subs	r6, r0, #0
 8006870:	d111      	bne.n	8006896 <__mdiff+0x3a>
 8006872:	4631      	mov	r1, r6
 8006874:	4638      	mov	r0, r7
 8006876:	f7ff fd57 	bl	8006328 <_Balloc>
 800687a:	4602      	mov	r2, r0
 800687c:	b928      	cbnz	r0, 800688a <__mdiff+0x2e>
 800687e:	f240 2132 	movw	r1, #562	; 0x232
 8006882:	4b3a      	ldr	r3, [pc, #232]	; (800696c <__mdiff+0x110>)
 8006884:	483a      	ldr	r0, [pc, #232]	; (8006970 <__mdiff+0x114>)
 8006886:	f000 f9d1 	bl	8006c2c <__assert_func>
 800688a:	2301      	movs	r3, #1
 800688c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006890:	4610      	mov	r0, r2
 8006892:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006896:	bfa4      	itt	ge
 8006898:	4623      	movge	r3, r4
 800689a:	462c      	movge	r4, r5
 800689c:	4638      	mov	r0, r7
 800689e:	6861      	ldr	r1, [r4, #4]
 80068a0:	bfa6      	itte	ge
 80068a2:	461d      	movge	r5, r3
 80068a4:	2600      	movge	r6, #0
 80068a6:	2601      	movlt	r6, #1
 80068a8:	f7ff fd3e 	bl	8006328 <_Balloc>
 80068ac:	4602      	mov	r2, r0
 80068ae:	b918      	cbnz	r0, 80068b8 <__mdiff+0x5c>
 80068b0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80068b4:	4b2d      	ldr	r3, [pc, #180]	; (800696c <__mdiff+0x110>)
 80068b6:	e7e5      	b.n	8006884 <__mdiff+0x28>
 80068b8:	f102 0814 	add.w	r8, r2, #20
 80068bc:	46c2      	mov	sl, r8
 80068be:	f04f 0c00 	mov.w	ip, #0
 80068c2:	6927      	ldr	r7, [r4, #16]
 80068c4:	60c6      	str	r6, [r0, #12]
 80068c6:	692e      	ldr	r6, [r5, #16]
 80068c8:	f104 0014 	add.w	r0, r4, #20
 80068cc:	f105 0914 	add.w	r9, r5, #20
 80068d0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80068d4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80068d8:	3410      	adds	r4, #16
 80068da:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80068de:	f859 3b04 	ldr.w	r3, [r9], #4
 80068e2:	fa1f f18b 	uxth.w	r1, fp
 80068e6:	448c      	add	ip, r1
 80068e8:	b299      	uxth	r1, r3
 80068ea:	0c1b      	lsrs	r3, r3, #16
 80068ec:	ebac 0101 	sub.w	r1, ip, r1
 80068f0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80068f4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80068f8:	b289      	uxth	r1, r1
 80068fa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80068fe:	454e      	cmp	r6, r9
 8006900:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006904:	f84a 3b04 	str.w	r3, [sl], #4
 8006908:	d8e7      	bhi.n	80068da <__mdiff+0x7e>
 800690a:	1b73      	subs	r3, r6, r5
 800690c:	3b15      	subs	r3, #21
 800690e:	f023 0303 	bic.w	r3, r3, #3
 8006912:	3515      	adds	r5, #21
 8006914:	3304      	adds	r3, #4
 8006916:	42ae      	cmp	r6, r5
 8006918:	bf38      	it	cc
 800691a:	2304      	movcc	r3, #4
 800691c:	4418      	add	r0, r3
 800691e:	4443      	add	r3, r8
 8006920:	461e      	mov	r6, r3
 8006922:	4605      	mov	r5, r0
 8006924:	4575      	cmp	r5, lr
 8006926:	d30e      	bcc.n	8006946 <__mdiff+0xea>
 8006928:	f10e 0103 	add.w	r1, lr, #3
 800692c:	1a09      	subs	r1, r1, r0
 800692e:	f021 0103 	bic.w	r1, r1, #3
 8006932:	3803      	subs	r0, #3
 8006934:	4586      	cmp	lr, r0
 8006936:	bf38      	it	cc
 8006938:	2100      	movcc	r1, #0
 800693a:	4419      	add	r1, r3
 800693c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006940:	b18b      	cbz	r3, 8006966 <__mdiff+0x10a>
 8006942:	6117      	str	r7, [r2, #16]
 8006944:	e7a4      	b.n	8006890 <__mdiff+0x34>
 8006946:	f855 8b04 	ldr.w	r8, [r5], #4
 800694a:	fa1f f188 	uxth.w	r1, r8
 800694e:	4461      	add	r1, ip
 8006950:	140c      	asrs	r4, r1, #16
 8006952:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006956:	b289      	uxth	r1, r1
 8006958:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800695c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006960:	f846 1b04 	str.w	r1, [r6], #4
 8006964:	e7de      	b.n	8006924 <__mdiff+0xc8>
 8006966:	3f01      	subs	r7, #1
 8006968:	e7e8      	b.n	800693c <__mdiff+0xe0>
 800696a:	bf00      	nop
 800696c:	08007b57 	.word	0x08007b57
 8006970:	08007b68 	.word	0x08007b68

08006974 <__d2b>:
 8006974:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006978:	2101      	movs	r1, #1
 800697a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800697e:	4690      	mov	r8, r2
 8006980:	461d      	mov	r5, r3
 8006982:	f7ff fcd1 	bl	8006328 <_Balloc>
 8006986:	4604      	mov	r4, r0
 8006988:	b930      	cbnz	r0, 8006998 <__d2b+0x24>
 800698a:	4602      	mov	r2, r0
 800698c:	f240 310a 	movw	r1, #778	; 0x30a
 8006990:	4b24      	ldr	r3, [pc, #144]	; (8006a24 <__d2b+0xb0>)
 8006992:	4825      	ldr	r0, [pc, #148]	; (8006a28 <__d2b+0xb4>)
 8006994:	f000 f94a 	bl	8006c2c <__assert_func>
 8006998:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800699c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80069a0:	bb2d      	cbnz	r5, 80069ee <__d2b+0x7a>
 80069a2:	9301      	str	r3, [sp, #4]
 80069a4:	f1b8 0300 	subs.w	r3, r8, #0
 80069a8:	d026      	beq.n	80069f8 <__d2b+0x84>
 80069aa:	4668      	mov	r0, sp
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	f7ff fd83 	bl	80064b8 <__lo0bits>
 80069b2:	9900      	ldr	r1, [sp, #0]
 80069b4:	b1f0      	cbz	r0, 80069f4 <__d2b+0x80>
 80069b6:	9a01      	ldr	r2, [sp, #4]
 80069b8:	f1c0 0320 	rsb	r3, r0, #32
 80069bc:	fa02 f303 	lsl.w	r3, r2, r3
 80069c0:	430b      	orrs	r3, r1
 80069c2:	40c2      	lsrs	r2, r0
 80069c4:	6163      	str	r3, [r4, #20]
 80069c6:	9201      	str	r2, [sp, #4]
 80069c8:	9b01      	ldr	r3, [sp, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	bf14      	ite	ne
 80069ce:	2102      	movne	r1, #2
 80069d0:	2101      	moveq	r1, #1
 80069d2:	61a3      	str	r3, [r4, #24]
 80069d4:	6121      	str	r1, [r4, #16]
 80069d6:	b1c5      	cbz	r5, 8006a0a <__d2b+0x96>
 80069d8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80069dc:	4405      	add	r5, r0
 80069de:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80069e2:	603d      	str	r5, [r7, #0]
 80069e4:	6030      	str	r0, [r6, #0]
 80069e6:	4620      	mov	r0, r4
 80069e8:	b002      	add	sp, #8
 80069ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069f2:	e7d6      	b.n	80069a2 <__d2b+0x2e>
 80069f4:	6161      	str	r1, [r4, #20]
 80069f6:	e7e7      	b.n	80069c8 <__d2b+0x54>
 80069f8:	a801      	add	r0, sp, #4
 80069fa:	f7ff fd5d 	bl	80064b8 <__lo0bits>
 80069fe:	2101      	movs	r1, #1
 8006a00:	9b01      	ldr	r3, [sp, #4]
 8006a02:	6121      	str	r1, [r4, #16]
 8006a04:	6163      	str	r3, [r4, #20]
 8006a06:	3020      	adds	r0, #32
 8006a08:	e7e5      	b.n	80069d6 <__d2b+0x62>
 8006a0a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006a0e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a12:	6038      	str	r0, [r7, #0]
 8006a14:	6918      	ldr	r0, [r3, #16]
 8006a16:	f7ff fd2f 	bl	8006478 <__hi0bits>
 8006a1a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006a1e:	6031      	str	r1, [r6, #0]
 8006a20:	e7e1      	b.n	80069e6 <__d2b+0x72>
 8006a22:	bf00      	nop
 8006a24:	08007b57 	.word	0x08007b57
 8006a28:	08007b68 	.word	0x08007b68

08006a2c <_calloc_r>:
 8006a2c:	b570      	push	{r4, r5, r6, lr}
 8006a2e:	fba1 5402 	umull	r5, r4, r1, r2
 8006a32:	b934      	cbnz	r4, 8006a42 <_calloc_r+0x16>
 8006a34:	4629      	mov	r1, r5
 8006a36:	f000 f875 	bl	8006b24 <_malloc_r>
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	b928      	cbnz	r0, 8006a4a <_calloc_r+0x1e>
 8006a3e:	4630      	mov	r0, r6
 8006a40:	bd70      	pop	{r4, r5, r6, pc}
 8006a42:	220c      	movs	r2, #12
 8006a44:	2600      	movs	r6, #0
 8006a46:	6002      	str	r2, [r0, #0]
 8006a48:	e7f9      	b.n	8006a3e <_calloc_r+0x12>
 8006a4a:	462a      	mov	r2, r5
 8006a4c:	4621      	mov	r1, r4
 8006a4e:	f7fe f96f 	bl	8004d30 <memset>
 8006a52:	e7f4      	b.n	8006a3e <_calloc_r+0x12>

08006a54 <_free_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4605      	mov	r5, r0
 8006a58:	2900      	cmp	r1, #0
 8006a5a:	d040      	beq.n	8006ade <_free_r+0x8a>
 8006a5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a60:	1f0c      	subs	r4, r1, #4
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	bfb8      	it	lt
 8006a66:	18e4      	addlt	r4, r4, r3
 8006a68:	f000 f922 	bl	8006cb0 <__malloc_lock>
 8006a6c:	4a1c      	ldr	r2, [pc, #112]	; (8006ae0 <_free_r+0x8c>)
 8006a6e:	6813      	ldr	r3, [r2, #0]
 8006a70:	b933      	cbnz	r3, 8006a80 <_free_r+0x2c>
 8006a72:	6063      	str	r3, [r4, #4]
 8006a74:	6014      	str	r4, [r2, #0]
 8006a76:	4628      	mov	r0, r5
 8006a78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a7c:	f000 b91e 	b.w	8006cbc <__malloc_unlock>
 8006a80:	42a3      	cmp	r3, r4
 8006a82:	d908      	bls.n	8006a96 <_free_r+0x42>
 8006a84:	6820      	ldr	r0, [r4, #0]
 8006a86:	1821      	adds	r1, r4, r0
 8006a88:	428b      	cmp	r3, r1
 8006a8a:	bf01      	itttt	eq
 8006a8c:	6819      	ldreq	r1, [r3, #0]
 8006a8e:	685b      	ldreq	r3, [r3, #4]
 8006a90:	1809      	addeq	r1, r1, r0
 8006a92:	6021      	streq	r1, [r4, #0]
 8006a94:	e7ed      	b.n	8006a72 <_free_r+0x1e>
 8006a96:	461a      	mov	r2, r3
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	b10b      	cbz	r3, 8006aa0 <_free_r+0x4c>
 8006a9c:	42a3      	cmp	r3, r4
 8006a9e:	d9fa      	bls.n	8006a96 <_free_r+0x42>
 8006aa0:	6811      	ldr	r1, [r2, #0]
 8006aa2:	1850      	adds	r0, r2, r1
 8006aa4:	42a0      	cmp	r0, r4
 8006aa6:	d10b      	bne.n	8006ac0 <_free_r+0x6c>
 8006aa8:	6820      	ldr	r0, [r4, #0]
 8006aaa:	4401      	add	r1, r0
 8006aac:	1850      	adds	r0, r2, r1
 8006aae:	4283      	cmp	r3, r0
 8006ab0:	6011      	str	r1, [r2, #0]
 8006ab2:	d1e0      	bne.n	8006a76 <_free_r+0x22>
 8006ab4:	6818      	ldr	r0, [r3, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	4401      	add	r1, r0
 8006aba:	6011      	str	r1, [r2, #0]
 8006abc:	6053      	str	r3, [r2, #4]
 8006abe:	e7da      	b.n	8006a76 <_free_r+0x22>
 8006ac0:	d902      	bls.n	8006ac8 <_free_r+0x74>
 8006ac2:	230c      	movs	r3, #12
 8006ac4:	602b      	str	r3, [r5, #0]
 8006ac6:	e7d6      	b.n	8006a76 <_free_r+0x22>
 8006ac8:	6820      	ldr	r0, [r4, #0]
 8006aca:	1821      	adds	r1, r4, r0
 8006acc:	428b      	cmp	r3, r1
 8006ace:	bf01      	itttt	eq
 8006ad0:	6819      	ldreq	r1, [r3, #0]
 8006ad2:	685b      	ldreq	r3, [r3, #4]
 8006ad4:	1809      	addeq	r1, r1, r0
 8006ad6:	6021      	streq	r1, [r4, #0]
 8006ad8:	6063      	str	r3, [r4, #4]
 8006ada:	6054      	str	r4, [r2, #4]
 8006adc:	e7cb      	b.n	8006a76 <_free_r+0x22>
 8006ade:	bd38      	pop	{r3, r4, r5, pc}
 8006ae0:	2000032c 	.word	0x2000032c

08006ae4 <sbrk_aligned>:
 8006ae4:	b570      	push	{r4, r5, r6, lr}
 8006ae6:	4e0e      	ldr	r6, [pc, #56]	; (8006b20 <sbrk_aligned+0x3c>)
 8006ae8:	460c      	mov	r4, r1
 8006aea:	6831      	ldr	r1, [r6, #0]
 8006aec:	4605      	mov	r5, r0
 8006aee:	b911      	cbnz	r1, 8006af6 <sbrk_aligned+0x12>
 8006af0:	f000 f88c 	bl	8006c0c <_sbrk_r>
 8006af4:	6030      	str	r0, [r6, #0]
 8006af6:	4621      	mov	r1, r4
 8006af8:	4628      	mov	r0, r5
 8006afa:	f000 f887 	bl	8006c0c <_sbrk_r>
 8006afe:	1c43      	adds	r3, r0, #1
 8006b00:	d00a      	beq.n	8006b18 <sbrk_aligned+0x34>
 8006b02:	1cc4      	adds	r4, r0, #3
 8006b04:	f024 0403 	bic.w	r4, r4, #3
 8006b08:	42a0      	cmp	r0, r4
 8006b0a:	d007      	beq.n	8006b1c <sbrk_aligned+0x38>
 8006b0c:	1a21      	subs	r1, r4, r0
 8006b0e:	4628      	mov	r0, r5
 8006b10:	f000 f87c 	bl	8006c0c <_sbrk_r>
 8006b14:	3001      	adds	r0, #1
 8006b16:	d101      	bne.n	8006b1c <sbrk_aligned+0x38>
 8006b18:	f04f 34ff 	mov.w	r4, #4294967295
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	bd70      	pop	{r4, r5, r6, pc}
 8006b20:	20000330 	.word	0x20000330

08006b24 <_malloc_r>:
 8006b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b28:	1ccd      	adds	r5, r1, #3
 8006b2a:	f025 0503 	bic.w	r5, r5, #3
 8006b2e:	3508      	adds	r5, #8
 8006b30:	2d0c      	cmp	r5, #12
 8006b32:	bf38      	it	cc
 8006b34:	250c      	movcc	r5, #12
 8006b36:	2d00      	cmp	r5, #0
 8006b38:	4607      	mov	r7, r0
 8006b3a:	db01      	blt.n	8006b40 <_malloc_r+0x1c>
 8006b3c:	42a9      	cmp	r1, r5
 8006b3e:	d905      	bls.n	8006b4c <_malloc_r+0x28>
 8006b40:	230c      	movs	r3, #12
 8006b42:	2600      	movs	r6, #0
 8006b44:	603b      	str	r3, [r7, #0]
 8006b46:	4630      	mov	r0, r6
 8006b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b4c:	4e2e      	ldr	r6, [pc, #184]	; (8006c08 <_malloc_r+0xe4>)
 8006b4e:	f000 f8af 	bl	8006cb0 <__malloc_lock>
 8006b52:	6833      	ldr	r3, [r6, #0]
 8006b54:	461c      	mov	r4, r3
 8006b56:	bb34      	cbnz	r4, 8006ba6 <_malloc_r+0x82>
 8006b58:	4629      	mov	r1, r5
 8006b5a:	4638      	mov	r0, r7
 8006b5c:	f7ff ffc2 	bl	8006ae4 <sbrk_aligned>
 8006b60:	1c43      	adds	r3, r0, #1
 8006b62:	4604      	mov	r4, r0
 8006b64:	d14d      	bne.n	8006c02 <_malloc_r+0xde>
 8006b66:	6834      	ldr	r4, [r6, #0]
 8006b68:	4626      	mov	r6, r4
 8006b6a:	2e00      	cmp	r6, #0
 8006b6c:	d140      	bne.n	8006bf0 <_malloc_r+0xcc>
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	4631      	mov	r1, r6
 8006b72:	4638      	mov	r0, r7
 8006b74:	eb04 0803 	add.w	r8, r4, r3
 8006b78:	f000 f848 	bl	8006c0c <_sbrk_r>
 8006b7c:	4580      	cmp	r8, r0
 8006b7e:	d13a      	bne.n	8006bf6 <_malloc_r+0xd2>
 8006b80:	6821      	ldr	r1, [r4, #0]
 8006b82:	3503      	adds	r5, #3
 8006b84:	1a6d      	subs	r5, r5, r1
 8006b86:	f025 0503 	bic.w	r5, r5, #3
 8006b8a:	3508      	adds	r5, #8
 8006b8c:	2d0c      	cmp	r5, #12
 8006b8e:	bf38      	it	cc
 8006b90:	250c      	movcc	r5, #12
 8006b92:	4638      	mov	r0, r7
 8006b94:	4629      	mov	r1, r5
 8006b96:	f7ff ffa5 	bl	8006ae4 <sbrk_aligned>
 8006b9a:	3001      	adds	r0, #1
 8006b9c:	d02b      	beq.n	8006bf6 <_malloc_r+0xd2>
 8006b9e:	6823      	ldr	r3, [r4, #0]
 8006ba0:	442b      	add	r3, r5
 8006ba2:	6023      	str	r3, [r4, #0]
 8006ba4:	e00e      	b.n	8006bc4 <_malloc_r+0xa0>
 8006ba6:	6822      	ldr	r2, [r4, #0]
 8006ba8:	1b52      	subs	r2, r2, r5
 8006baa:	d41e      	bmi.n	8006bea <_malloc_r+0xc6>
 8006bac:	2a0b      	cmp	r2, #11
 8006bae:	d916      	bls.n	8006bde <_malloc_r+0xba>
 8006bb0:	1961      	adds	r1, r4, r5
 8006bb2:	42a3      	cmp	r3, r4
 8006bb4:	6025      	str	r5, [r4, #0]
 8006bb6:	bf18      	it	ne
 8006bb8:	6059      	strne	r1, [r3, #4]
 8006bba:	6863      	ldr	r3, [r4, #4]
 8006bbc:	bf08      	it	eq
 8006bbe:	6031      	streq	r1, [r6, #0]
 8006bc0:	5162      	str	r2, [r4, r5]
 8006bc2:	604b      	str	r3, [r1, #4]
 8006bc4:	4638      	mov	r0, r7
 8006bc6:	f104 060b 	add.w	r6, r4, #11
 8006bca:	f000 f877 	bl	8006cbc <__malloc_unlock>
 8006bce:	f026 0607 	bic.w	r6, r6, #7
 8006bd2:	1d23      	adds	r3, r4, #4
 8006bd4:	1af2      	subs	r2, r6, r3
 8006bd6:	d0b6      	beq.n	8006b46 <_malloc_r+0x22>
 8006bd8:	1b9b      	subs	r3, r3, r6
 8006bda:	50a3      	str	r3, [r4, r2]
 8006bdc:	e7b3      	b.n	8006b46 <_malloc_r+0x22>
 8006bde:	6862      	ldr	r2, [r4, #4]
 8006be0:	42a3      	cmp	r3, r4
 8006be2:	bf0c      	ite	eq
 8006be4:	6032      	streq	r2, [r6, #0]
 8006be6:	605a      	strne	r2, [r3, #4]
 8006be8:	e7ec      	b.n	8006bc4 <_malloc_r+0xa0>
 8006bea:	4623      	mov	r3, r4
 8006bec:	6864      	ldr	r4, [r4, #4]
 8006bee:	e7b2      	b.n	8006b56 <_malloc_r+0x32>
 8006bf0:	4634      	mov	r4, r6
 8006bf2:	6876      	ldr	r6, [r6, #4]
 8006bf4:	e7b9      	b.n	8006b6a <_malloc_r+0x46>
 8006bf6:	230c      	movs	r3, #12
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	603b      	str	r3, [r7, #0]
 8006bfc:	f000 f85e 	bl	8006cbc <__malloc_unlock>
 8006c00:	e7a1      	b.n	8006b46 <_malloc_r+0x22>
 8006c02:	6025      	str	r5, [r4, #0]
 8006c04:	e7de      	b.n	8006bc4 <_malloc_r+0xa0>
 8006c06:	bf00      	nop
 8006c08:	2000032c 	.word	0x2000032c

08006c0c <_sbrk_r>:
 8006c0c:	b538      	push	{r3, r4, r5, lr}
 8006c0e:	2300      	movs	r3, #0
 8006c10:	4d05      	ldr	r5, [pc, #20]	; (8006c28 <_sbrk_r+0x1c>)
 8006c12:	4604      	mov	r4, r0
 8006c14:	4608      	mov	r0, r1
 8006c16:	602b      	str	r3, [r5, #0]
 8006c18:	f7fb fa72 	bl	8002100 <_sbrk>
 8006c1c:	1c43      	adds	r3, r0, #1
 8006c1e:	d102      	bne.n	8006c26 <_sbrk_r+0x1a>
 8006c20:	682b      	ldr	r3, [r5, #0]
 8006c22:	b103      	cbz	r3, 8006c26 <_sbrk_r+0x1a>
 8006c24:	6023      	str	r3, [r4, #0]
 8006c26:	bd38      	pop	{r3, r4, r5, pc}
 8006c28:	20000334 	.word	0x20000334

08006c2c <__assert_func>:
 8006c2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c2e:	4614      	mov	r4, r2
 8006c30:	461a      	mov	r2, r3
 8006c32:	4b09      	ldr	r3, [pc, #36]	; (8006c58 <__assert_func+0x2c>)
 8006c34:	4605      	mov	r5, r0
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68d8      	ldr	r0, [r3, #12]
 8006c3a:	b14c      	cbz	r4, 8006c50 <__assert_func+0x24>
 8006c3c:	4b07      	ldr	r3, [pc, #28]	; (8006c5c <__assert_func+0x30>)
 8006c3e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c42:	9100      	str	r1, [sp, #0]
 8006c44:	462b      	mov	r3, r5
 8006c46:	4906      	ldr	r1, [pc, #24]	; (8006c60 <__assert_func+0x34>)
 8006c48:	f000 f80e 	bl	8006c68 <fiprintf>
 8006c4c:	f000 fa62 	bl	8007114 <abort>
 8006c50:	4b04      	ldr	r3, [pc, #16]	; (8006c64 <__assert_func+0x38>)
 8006c52:	461c      	mov	r4, r3
 8006c54:	e7f3      	b.n	8006c3e <__assert_func+0x12>
 8006c56:	bf00      	nop
 8006c58:	2000000c 	.word	0x2000000c
 8006c5c:	08007cc4 	.word	0x08007cc4
 8006c60:	08007cd1 	.word	0x08007cd1
 8006c64:	08007cff 	.word	0x08007cff

08006c68 <fiprintf>:
 8006c68:	b40e      	push	{r1, r2, r3}
 8006c6a:	b503      	push	{r0, r1, lr}
 8006c6c:	4601      	mov	r1, r0
 8006c6e:	ab03      	add	r3, sp, #12
 8006c70:	4805      	ldr	r0, [pc, #20]	; (8006c88 <fiprintf+0x20>)
 8006c72:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c76:	6800      	ldr	r0, [r0, #0]
 8006c78:	9301      	str	r3, [sp, #4]
 8006c7a:	f000 f84d 	bl	8006d18 <_vfiprintf_r>
 8006c7e:	b002      	add	sp, #8
 8006c80:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c84:	b003      	add	sp, #12
 8006c86:	4770      	bx	lr
 8006c88:	2000000c 	.word	0x2000000c

08006c8c <__ascii_mbtowc>:
 8006c8c:	b082      	sub	sp, #8
 8006c8e:	b901      	cbnz	r1, 8006c92 <__ascii_mbtowc+0x6>
 8006c90:	a901      	add	r1, sp, #4
 8006c92:	b142      	cbz	r2, 8006ca6 <__ascii_mbtowc+0x1a>
 8006c94:	b14b      	cbz	r3, 8006caa <__ascii_mbtowc+0x1e>
 8006c96:	7813      	ldrb	r3, [r2, #0]
 8006c98:	600b      	str	r3, [r1, #0]
 8006c9a:	7812      	ldrb	r2, [r2, #0]
 8006c9c:	1e10      	subs	r0, r2, #0
 8006c9e:	bf18      	it	ne
 8006ca0:	2001      	movne	r0, #1
 8006ca2:	b002      	add	sp, #8
 8006ca4:	4770      	bx	lr
 8006ca6:	4610      	mov	r0, r2
 8006ca8:	e7fb      	b.n	8006ca2 <__ascii_mbtowc+0x16>
 8006caa:	f06f 0001 	mvn.w	r0, #1
 8006cae:	e7f8      	b.n	8006ca2 <__ascii_mbtowc+0x16>

08006cb0 <__malloc_lock>:
 8006cb0:	4801      	ldr	r0, [pc, #4]	; (8006cb8 <__malloc_lock+0x8>)
 8006cb2:	f000 bbeb 	b.w	800748c <__retarget_lock_acquire_recursive>
 8006cb6:	bf00      	nop
 8006cb8:	20000338 	.word	0x20000338

08006cbc <__malloc_unlock>:
 8006cbc:	4801      	ldr	r0, [pc, #4]	; (8006cc4 <__malloc_unlock+0x8>)
 8006cbe:	f000 bbe6 	b.w	800748e <__retarget_lock_release_recursive>
 8006cc2:	bf00      	nop
 8006cc4:	20000338 	.word	0x20000338

08006cc8 <__sfputc_r>:
 8006cc8:	6893      	ldr	r3, [r2, #8]
 8006cca:	b410      	push	{r4}
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	6093      	str	r3, [r2, #8]
 8006cd2:	da07      	bge.n	8006ce4 <__sfputc_r+0x1c>
 8006cd4:	6994      	ldr	r4, [r2, #24]
 8006cd6:	42a3      	cmp	r3, r4
 8006cd8:	db01      	blt.n	8006cde <__sfputc_r+0x16>
 8006cda:	290a      	cmp	r1, #10
 8006cdc:	d102      	bne.n	8006ce4 <__sfputc_r+0x1c>
 8006cde:	bc10      	pop	{r4}
 8006ce0:	f000 b94a 	b.w	8006f78 <__swbuf_r>
 8006ce4:	6813      	ldr	r3, [r2, #0]
 8006ce6:	1c58      	adds	r0, r3, #1
 8006ce8:	6010      	str	r0, [r2, #0]
 8006cea:	7019      	strb	r1, [r3, #0]
 8006cec:	4608      	mov	r0, r1
 8006cee:	bc10      	pop	{r4}
 8006cf0:	4770      	bx	lr

08006cf2 <__sfputs_r>:
 8006cf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf4:	4606      	mov	r6, r0
 8006cf6:	460f      	mov	r7, r1
 8006cf8:	4614      	mov	r4, r2
 8006cfa:	18d5      	adds	r5, r2, r3
 8006cfc:	42ac      	cmp	r4, r5
 8006cfe:	d101      	bne.n	8006d04 <__sfputs_r+0x12>
 8006d00:	2000      	movs	r0, #0
 8006d02:	e007      	b.n	8006d14 <__sfputs_r+0x22>
 8006d04:	463a      	mov	r2, r7
 8006d06:	4630      	mov	r0, r6
 8006d08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d0c:	f7ff ffdc 	bl	8006cc8 <__sfputc_r>
 8006d10:	1c43      	adds	r3, r0, #1
 8006d12:	d1f3      	bne.n	8006cfc <__sfputs_r+0xa>
 8006d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d18 <_vfiprintf_r>:
 8006d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d1c:	460d      	mov	r5, r1
 8006d1e:	4614      	mov	r4, r2
 8006d20:	4698      	mov	r8, r3
 8006d22:	4606      	mov	r6, r0
 8006d24:	b09d      	sub	sp, #116	; 0x74
 8006d26:	b118      	cbz	r0, 8006d30 <_vfiprintf_r+0x18>
 8006d28:	6983      	ldr	r3, [r0, #24]
 8006d2a:	b90b      	cbnz	r3, 8006d30 <_vfiprintf_r+0x18>
 8006d2c:	f000 fb10 	bl	8007350 <__sinit>
 8006d30:	4b89      	ldr	r3, [pc, #548]	; (8006f58 <_vfiprintf_r+0x240>)
 8006d32:	429d      	cmp	r5, r3
 8006d34:	d11b      	bne.n	8006d6e <_vfiprintf_r+0x56>
 8006d36:	6875      	ldr	r5, [r6, #4]
 8006d38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d3a:	07d9      	lsls	r1, r3, #31
 8006d3c:	d405      	bmi.n	8006d4a <_vfiprintf_r+0x32>
 8006d3e:	89ab      	ldrh	r3, [r5, #12]
 8006d40:	059a      	lsls	r2, r3, #22
 8006d42:	d402      	bmi.n	8006d4a <_vfiprintf_r+0x32>
 8006d44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d46:	f000 fba1 	bl	800748c <__retarget_lock_acquire_recursive>
 8006d4a:	89ab      	ldrh	r3, [r5, #12]
 8006d4c:	071b      	lsls	r3, r3, #28
 8006d4e:	d501      	bpl.n	8006d54 <_vfiprintf_r+0x3c>
 8006d50:	692b      	ldr	r3, [r5, #16]
 8006d52:	b9eb      	cbnz	r3, 8006d90 <_vfiprintf_r+0x78>
 8006d54:	4629      	mov	r1, r5
 8006d56:	4630      	mov	r0, r6
 8006d58:	f000 f96e 	bl	8007038 <__swsetup_r>
 8006d5c:	b1c0      	cbz	r0, 8006d90 <_vfiprintf_r+0x78>
 8006d5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d60:	07dc      	lsls	r4, r3, #31
 8006d62:	d50e      	bpl.n	8006d82 <_vfiprintf_r+0x6a>
 8006d64:	f04f 30ff 	mov.w	r0, #4294967295
 8006d68:	b01d      	add	sp, #116	; 0x74
 8006d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6e:	4b7b      	ldr	r3, [pc, #492]	; (8006f5c <_vfiprintf_r+0x244>)
 8006d70:	429d      	cmp	r5, r3
 8006d72:	d101      	bne.n	8006d78 <_vfiprintf_r+0x60>
 8006d74:	68b5      	ldr	r5, [r6, #8]
 8006d76:	e7df      	b.n	8006d38 <_vfiprintf_r+0x20>
 8006d78:	4b79      	ldr	r3, [pc, #484]	; (8006f60 <_vfiprintf_r+0x248>)
 8006d7a:	429d      	cmp	r5, r3
 8006d7c:	bf08      	it	eq
 8006d7e:	68f5      	ldreq	r5, [r6, #12]
 8006d80:	e7da      	b.n	8006d38 <_vfiprintf_r+0x20>
 8006d82:	89ab      	ldrh	r3, [r5, #12]
 8006d84:	0598      	lsls	r0, r3, #22
 8006d86:	d4ed      	bmi.n	8006d64 <_vfiprintf_r+0x4c>
 8006d88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d8a:	f000 fb80 	bl	800748e <__retarget_lock_release_recursive>
 8006d8e:	e7e9      	b.n	8006d64 <_vfiprintf_r+0x4c>
 8006d90:	2300      	movs	r3, #0
 8006d92:	9309      	str	r3, [sp, #36]	; 0x24
 8006d94:	2320      	movs	r3, #32
 8006d96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d9a:	2330      	movs	r3, #48	; 0x30
 8006d9c:	f04f 0901 	mov.w	r9, #1
 8006da0:	f8cd 800c 	str.w	r8, [sp, #12]
 8006da4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006f64 <_vfiprintf_r+0x24c>
 8006da8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006dac:	4623      	mov	r3, r4
 8006dae:	469a      	mov	sl, r3
 8006db0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006db4:	b10a      	cbz	r2, 8006dba <_vfiprintf_r+0xa2>
 8006db6:	2a25      	cmp	r2, #37	; 0x25
 8006db8:	d1f9      	bne.n	8006dae <_vfiprintf_r+0x96>
 8006dba:	ebba 0b04 	subs.w	fp, sl, r4
 8006dbe:	d00b      	beq.n	8006dd8 <_vfiprintf_r+0xc0>
 8006dc0:	465b      	mov	r3, fp
 8006dc2:	4622      	mov	r2, r4
 8006dc4:	4629      	mov	r1, r5
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	f7ff ff93 	bl	8006cf2 <__sfputs_r>
 8006dcc:	3001      	adds	r0, #1
 8006dce:	f000 80aa 	beq.w	8006f26 <_vfiprintf_r+0x20e>
 8006dd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dd4:	445a      	add	r2, fp
 8006dd6:	9209      	str	r2, [sp, #36]	; 0x24
 8006dd8:	f89a 3000 	ldrb.w	r3, [sl]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 80a2 	beq.w	8006f26 <_vfiprintf_r+0x20e>
 8006de2:	2300      	movs	r3, #0
 8006de4:	f04f 32ff 	mov.w	r2, #4294967295
 8006de8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dec:	f10a 0a01 	add.w	sl, sl, #1
 8006df0:	9304      	str	r3, [sp, #16]
 8006df2:	9307      	str	r3, [sp, #28]
 8006df4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006df8:	931a      	str	r3, [sp, #104]	; 0x68
 8006dfa:	4654      	mov	r4, sl
 8006dfc:	2205      	movs	r2, #5
 8006dfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e02:	4858      	ldr	r0, [pc, #352]	; (8006f64 <_vfiprintf_r+0x24c>)
 8006e04:	f7ff fa82 	bl	800630c <memchr>
 8006e08:	9a04      	ldr	r2, [sp, #16]
 8006e0a:	b9d8      	cbnz	r0, 8006e44 <_vfiprintf_r+0x12c>
 8006e0c:	06d1      	lsls	r1, r2, #27
 8006e0e:	bf44      	itt	mi
 8006e10:	2320      	movmi	r3, #32
 8006e12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e16:	0713      	lsls	r3, r2, #28
 8006e18:	bf44      	itt	mi
 8006e1a:	232b      	movmi	r3, #43	; 0x2b
 8006e1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e20:	f89a 3000 	ldrb.w	r3, [sl]
 8006e24:	2b2a      	cmp	r3, #42	; 0x2a
 8006e26:	d015      	beq.n	8006e54 <_vfiprintf_r+0x13c>
 8006e28:	4654      	mov	r4, sl
 8006e2a:	2000      	movs	r0, #0
 8006e2c:	f04f 0c0a 	mov.w	ip, #10
 8006e30:	9a07      	ldr	r2, [sp, #28]
 8006e32:	4621      	mov	r1, r4
 8006e34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e38:	3b30      	subs	r3, #48	; 0x30
 8006e3a:	2b09      	cmp	r3, #9
 8006e3c:	d94e      	bls.n	8006edc <_vfiprintf_r+0x1c4>
 8006e3e:	b1b0      	cbz	r0, 8006e6e <_vfiprintf_r+0x156>
 8006e40:	9207      	str	r2, [sp, #28]
 8006e42:	e014      	b.n	8006e6e <_vfiprintf_r+0x156>
 8006e44:	eba0 0308 	sub.w	r3, r0, r8
 8006e48:	fa09 f303 	lsl.w	r3, r9, r3
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	46a2      	mov	sl, r4
 8006e50:	9304      	str	r3, [sp, #16]
 8006e52:	e7d2      	b.n	8006dfa <_vfiprintf_r+0xe2>
 8006e54:	9b03      	ldr	r3, [sp, #12]
 8006e56:	1d19      	adds	r1, r3, #4
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	9103      	str	r1, [sp, #12]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	bfbb      	ittet	lt
 8006e60:	425b      	neglt	r3, r3
 8006e62:	f042 0202 	orrlt.w	r2, r2, #2
 8006e66:	9307      	strge	r3, [sp, #28]
 8006e68:	9307      	strlt	r3, [sp, #28]
 8006e6a:	bfb8      	it	lt
 8006e6c:	9204      	strlt	r2, [sp, #16]
 8006e6e:	7823      	ldrb	r3, [r4, #0]
 8006e70:	2b2e      	cmp	r3, #46	; 0x2e
 8006e72:	d10c      	bne.n	8006e8e <_vfiprintf_r+0x176>
 8006e74:	7863      	ldrb	r3, [r4, #1]
 8006e76:	2b2a      	cmp	r3, #42	; 0x2a
 8006e78:	d135      	bne.n	8006ee6 <_vfiprintf_r+0x1ce>
 8006e7a:	9b03      	ldr	r3, [sp, #12]
 8006e7c:	3402      	adds	r4, #2
 8006e7e:	1d1a      	adds	r2, r3, #4
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	9203      	str	r2, [sp, #12]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	bfb8      	it	lt
 8006e88:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e8c:	9305      	str	r3, [sp, #20]
 8006e8e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006f68 <_vfiprintf_r+0x250>
 8006e92:	2203      	movs	r2, #3
 8006e94:	4650      	mov	r0, sl
 8006e96:	7821      	ldrb	r1, [r4, #0]
 8006e98:	f7ff fa38 	bl	800630c <memchr>
 8006e9c:	b140      	cbz	r0, 8006eb0 <_vfiprintf_r+0x198>
 8006e9e:	2340      	movs	r3, #64	; 0x40
 8006ea0:	eba0 000a 	sub.w	r0, r0, sl
 8006ea4:	fa03 f000 	lsl.w	r0, r3, r0
 8006ea8:	9b04      	ldr	r3, [sp, #16]
 8006eaa:	3401      	adds	r4, #1
 8006eac:	4303      	orrs	r3, r0
 8006eae:	9304      	str	r3, [sp, #16]
 8006eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eb4:	2206      	movs	r2, #6
 8006eb6:	482d      	ldr	r0, [pc, #180]	; (8006f6c <_vfiprintf_r+0x254>)
 8006eb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ebc:	f7ff fa26 	bl	800630c <memchr>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	d03f      	beq.n	8006f44 <_vfiprintf_r+0x22c>
 8006ec4:	4b2a      	ldr	r3, [pc, #168]	; (8006f70 <_vfiprintf_r+0x258>)
 8006ec6:	bb1b      	cbnz	r3, 8006f10 <_vfiprintf_r+0x1f8>
 8006ec8:	9b03      	ldr	r3, [sp, #12]
 8006eca:	3307      	adds	r3, #7
 8006ecc:	f023 0307 	bic.w	r3, r3, #7
 8006ed0:	3308      	adds	r3, #8
 8006ed2:	9303      	str	r3, [sp, #12]
 8006ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ed6:	443b      	add	r3, r7
 8006ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eda:	e767      	b.n	8006dac <_vfiprintf_r+0x94>
 8006edc:	460c      	mov	r4, r1
 8006ede:	2001      	movs	r0, #1
 8006ee0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ee4:	e7a5      	b.n	8006e32 <_vfiprintf_r+0x11a>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f04f 0c0a 	mov.w	ip, #10
 8006eec:	4619      	mov	r1, r3
 8006eee:	3401      	adds	r4, #1
 8006ef0:	9305      	str	r3, [sp, #20]
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ef8:	3a30      	subs	r2, #48	; 0x30
 8006efa:	2a09      	cmp	r2, #9
 8006efc:	d903      	bls.n	8006f06 <_vfiprintf_r+0x1ee>
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d0c5      	beq.n	8006e8e <_vfiprintf_r+0x176>
 8006f02:	9105      	str	r1, [sp, #20]
 8006f04:	e7c3      	b.n	8006e8e <_vfiprintf_r+0x176>
 8006f06:	4604      	mov	r4, r0
 8006f08:	2301      	movs	r3, #1
 8006f0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f0e:	e7f0      	b.n	8006ef2 <_vfiprintf_r+0x1da>
 8006f10:	ab03      	add	r3, sp, #12
 8006f12:	9300      	str	r3, [sp, #0]
 8006f14:	462a      	mov	r2, r5
 8006f16:	4630      	mov	r0, r6
 8006f18:	4b16      	ldr	r3, [pc, #88]	; (8006f74 <_vfiprintf_r+0x25c>)
 8006f1a:	a904      	add	r1, sp, #16
 8006f1c:	f7fd ffae 	bl	8004e7c <_printf_float>
 8006f20:	4607      	mov	r7, r0
 8006f22:	1c78      	adds	r0, r7, #1
 8006f24:	d1d6      	bne.n	8006ed4 <_vfiprintf_r+0x1bc>
 8006f26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f28:	07d9      	lsls	r1, r3, #31
 8006f2a:	d405      	bmi.n	8006f38 <_vfiprintf_r+0x220>
 8006f2c:	89ab      	ldrh	r3, [r5, #12]
 8006f2e:	059a      	lsls	r2, r3, #22
 8006f30:	d402      	bmi.n	8006f38 <_vfiprintf_r+0x220>
 8006f32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f34:	f000 faab 	bl	800748e <__retarget_lock_release_recursive>
 8006f38:	89ab      	ldrh	r3, [r5, #12]
 8006f3a:	065b      	lsls	r3, r3, #25
 8006f3c:	f53f af12 	bmi.w	8006d64 <_vfiprintf_r+0x4c>
 8006f40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f42:	e711      	b.n	8006d68 <_vfiprintf_r+0x50>
 8006f44:	ab03      	add	r3, sp, #12
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	462a      	mov	r2, r5
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	4b09      	ldr	r3, [pc, #36]	; (8006f74 <_vfiprintf_r+0x25c>)
 8006f4e:	a904      	add	r1, sp, #16
 8006f50:	f7fe fa30 	bl	80053b4 <_printf_i>
 8006f54:	e7e4      	b.n	8006f20 <_vfiprintf_r+0x208>
 8006f56:	bf00      	nop
 8006f58:	08007e3c 	.word	0x08007e3c
 8006f5c:	08007e5c 	.word	0x08007e5c
 8006f60:	08007e1c 	.word	0x08007e1c
 8006f64:	08007d0a 	.word	0x08007d0a
 8006f68:	08007d10 	.word	0x08007d10
 8006f6c:	08007d14 	.word	0x08007d14
 8006f70:	08004e7d 	.word	0x08004e7d
 8006f74:	08006cf3 	.word	0x08006cf3

08006f78 <__swbuf_r>:
 8006f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f7a:	460e      	mov	r6, r1
 8006f7c:	4614      	mov	r4, r2
 8006f7e:	4605      	mov	r5, r0
 8006f80:	b118      	cbz	r0, 8006f8a <__swbuf_r+0x12>
 8006f82:	6983      	ldr	r3, [r0, #24]
 8006f84:	b90b      	cbnz	r3, 8006f8a <__swbuf_r+0x12>
 8006f86:	f000 f9e3 	bl	8007350 <__sinit>
 8006f8a:	4b21      	ldr	r3, [pc, #132]	; (8007010 <__swbuf_r+0x98>)
 8006f8c:	429c      	cmp	r4, r3
 8006f8e:	d12b      	bne.n	8006fe8 <__swbuf_r+0x70>
 8006f90:	686c      	ldr	r4, [r5, #4]
 8006f92:	69a3      	ldr	r3, [r4, #24]
 8006f94:	60a3      	str	r3, [r4, #8]
 8006f96:	89a3      	ldrh	r3, [r4, #12]
 8006f98:	071a      	lsls	r2, r3, #28
 8006f9a:	d52f      	bpl.n	8006ffc <__swbuf_r+0x84>
 8006f9c:	6923      	ldr	r3, [r4, #16]
 8006f9e:	b36b      	cbz	r3, 8006ffc <__swbuf_r+0x84>
 8006fa0:	6923      	ldr	r3, [r4, #16]
 8006fa2:	6820      	ldr	r0, [r4, #0]
 8006fa4:	b2f6      	uxtb	r6, r6
 8006fa6:	1ac0      	subs	r0, r0, r3
 8006fa8:	6963      	ldr	r3, [r4, #20]
 8006faa:	4637      	mov	r7, r6
 8006fac:	4283      	cmp	r3, r0
 8006fae:	dc04      	bgt.n	8006fba <__swbuf_r+0x42>
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	f000 f938 	bl	8007228 <_fflush_r>
 8006fb8:	bb30      	cbnz	r0, 8007008 <__swbuf_r+0x90>
 8006fba:	68a3      	ldr	r3, [r4, #8]
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	60a3      	str	r3, [r4, #8]
 8006fc2:	6823      	ldr	r3, [r4, #0]
 8006fc4:	1c5a      	adds	r2, r3, #1
 8006fc6:	6022      	str	r2, [r4, #0]
 8006fc8:	701e      	strb	r6, [r3, #0]
 8006fca:	6963      	ldr	r3, [r4, #20]
 8006fcc:	4283      	cmp	r3, r0
 8006fce:	d004      	beq.n	8006fda <__swbuf_r+0x62>
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	07db      	lsls	r3, r3, #31
 8006fd4:	d506      	bpl.n	8006fe4 <__swbuf_r+0x6c>
 8006fd6:	2e0a      	cmp	r6, #10
 8006fd8:	d104      	bne.n	8006fe4 <__swbuf_r+0x6c>
 8006fda:	4621      	mov	r1, r4
 8006fdc:	4628      	mov	r0, r5
 8006fde:	f000 f923 	bl	8007228 <_fflush_r>
 8006fe2:	b988      	cbnz	r0, 8007008 <__swbuf_r+0x90>
 8006fe4:	4638      	mov	r0, r7
 8006fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fe8:	4b0a      	ldr	r3, [pc, #40]	; (8007014 <__swbuf_r+0x9c>)
 8006fea:	429c      	cmp	r4, r3
 8006fec:	d101      	bne.n	8006ff2 <__swbuf_r+0x7a>
 8006fee:	68ac      	ldr	r4, [r5, #8]
 8006ff0:	e7cf      	b.n	8006f92 <__swbuf_r+0x1a>
 8006ff2:	4b09      	ldr	r3, [pc, #36]	; (8007018 <__swbuf_r+0xa0>)
 8006ff4:	429c      	cmp	r4, r3
 8006ff6:	bf08      	it	eq
 8006ff8:	68ec      	ldreq	r4, [r5, #12]
 8006ffa:	e7ca      	b.n	8006f92 <__swbuf_r+0x1a>
 8006ffc:	4621      	mov	r1, r4
 8006ffe:	4628      	mov	r0, r5
 8007000:	f000 f81a 	bl	8007038 <__swsetup_r>
 8007004:	2800      	cmp	r0, #0
 8007006:	d0cb      	beq.n	8006fa0 <__swbuf_r+0x28>
 8007008:	f04f 37ff 	mov.w	r7, #4294967295
 800700c:	e7ea      	b.n	8006fe4 <__swbuf_r+0x6c>
 800700e:	bf00      	nop
 8007010:	08007e3c 	.word	0x08007e3c
 8007014:	08007e5c 	.word	0x08007e5c
 8007018:	08007e1c 	.word	0x08007e1c

0800701c <__ascii_wctomb>:
 800701c:	4603      	mov	r3, r0
 800701e:	4608      	mov	r0, r1
 8007020:	b141      	cbz	r1, 8007034 <__ascii_wctomb+0x18>
 8007022:	2aff      	cmp	r2, #255	; 0xff
 8007024:	d904      	bls.n	8007030 <__ascii_wctomb+0x14>
 8007026:	228a      	movs	r2, #138	; 0x8a
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	601a      	str	r2, [r3, #0]
 800702e:	4770      	bx	lr
 8007030:	2001      	movs	r0, #1
 8007032:	700a      	strb	r2, [r1, #0]
 8007034:	4770      	bx	lr
	...

08007038 <__swsetup_r>:
 8007038:	4b32      	ldr	r3, [pc, #200]	; (8007104 <__swsetup_r+0xcc>)
 800703a:	b570      	push	{r4, r5, r6, lr}
 800703c:	681d      	ldr	r5, [r3, #0]
 800703e:	4606      	mov	r6, r0
 8007040:	460c      	mov	r4, r1
 8007042:	b125      	cbz	r5, 800704e <__swsetup_r+0x16>
 8007044:	69ab      	ldr	r3, [r5, #24]
 8007046:	b913      	cbnz	r3, 800704e <__swsetup_r+0x16>
 8007048:	4628      	mov	r0, r5
 800704a:	f000 f981 	bl	8007350 <__sinit>
 800704e:	4b2e      	ldr	r3, [pc, #184]	; (8007108 <__swsetup_r+0xd0>)
 8007050:	429c      	cmp	r4, r3
 8007052:	d10f      	bne.n	8007074 <__swsetup_r+0x3c>
 8007054:	686c      	ldr	r4, [r5, #4]
 8007056:	89a3      	ldrh	r3, [r4, #12]
 8007058:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800705c:	0719      	lsls	r1, r3, #28
 800705e:	d42c      	bmi.n	80070ba <__swsetup_r+0x82>
 8007060:	06dd      	lsls	r5, r3, #27
 8007062:	d411      	bmi.n	8007088 <__swsetup_r+0x50>
 8007064:	2309      	movs	r3, #9
 8007066:	6033      	str	r3, [r6, #0]
 8007068:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800706c:	f04f 30ff 	mov.w	r0, #4294967295
 8007070:	81a3      	strh	r3, [r4, #12]
 8007072:	e03e      	b.n	80070f2 <__swsetup_r+0xba>
 8007074:	4b25      	ldr	r3, [pc, #148]	; (800710c <__swsetup_r+0xd4>)
 8007076:	429c      	cmp	r4, r3
 8007078:	d101      	bne.n	800707e <__swsetup_r+0x46>
 800707a:	68ac      	ldr	r4, [r5, #8]
 800707c:	e7eb      	b.n	8007056 <__swsetup_r+0x1e>
 800707e:	4b24      	ldr	r3, [pc, #144]	; (8007110 <__swsetup_r+0xd8>)
 8007080:	429c      	cmp	r4, r3
 8007082:	bf08      	it	eq
 8007084:	68ec      	ldreq	r4, [r5, #12]
 8007086:	e7e6      	b.n	8007056 <__swsetup_r+0x1e>
 8007088:	0758      	lsls	r0, r3, #29
 800708a:	d512      	bpl.n	80070b2 <__swsetup_r+0x7a>
 800708c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800708e:	b141      	cbz	r1, 80070a2 <__swsetup_r+0x6a>
 8007090:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007094:	4299      	cmp	r1, r3
 8007096:	d002      	beq.n	800709e <__swsetup_r+0x66>
 8007098:	4630      	mov	r0, r6
 800709a:	f7ff fcdb 	bl	8006a54 <_free_r>
 800709e:	2300      	movs	r3, #0
 80070a0:	6363      	str	r3, [r4, #52]	; 0x34
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80070a8:	81a3      	strh	r3, [r4, #12]
 80070aa:	2300      	movs	r3, #0
 80070ac:	6063      	str	r3, [r4, #4]
 80070ae:	6923      	ldr	r3, [r4, #16]
 80070b0:	6023      	str	r3, [r4, #0]
 80070b2:	89a3      	ldrh	r3, [r4, #12]
 80070b4:	f043 0308 	orr.w	r3, r3, #8
 80070b8:	81a3      	strh	r3, [r4, #12]
 80070ba:	6923      	ldr	r3, [r4, #16]
 80070bc:	b94b      	cbnz	r3, 80070d2 <__swsetup_r+0x9a>
 80070be:	89a3      	ldrh	r3, [r4, #12]
 80070c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80070c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070c8:	d003      	beq.n	80070d2 <__swsetup_r+0x9a>
 80070ca:	4621      	mov	r1, r4
 80070cc:	4630      	mov	r0, r6
 80070ce:	f000 fa05 	bl	80074dc <__smakebuf_r>
 80070d2:	89a0      	ldrh	r0, [r4, #12]
 80070d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80070d8:	f010 0301 	ands.w	r3, r0, #1
 80070dc:	d00a      	beq.n	80070f4 <__swsetup_r+0xbc>
 80070de:	2300      	movs	r3, #0
 80070e0:	60a3      	str	r3, [r4, #8]
 80070e2:	6963      	ldr	r3, [r4, #20]
 80070e4:	425b      	negs	r3, r3
 80070e6:	61a3      	str	r3, [r4, #24]
 80070e8:	6923      	ldr	r3, [r4, #16]
 80070ea:	b943      	cbnz	r3, 80070fe <__swsetup_r+0xc6>
 80070ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80070f0:	d1ba      	bne.n	8007068 <__swsetup_r+0x30>
 80070f2:	bd70      	pop	{r4, r5, r6, pc}
 80070f4:	0781      	lsls	r1, r0, #30
 80070f6:	bf58      	it	pl
 80070f8:	6963      	ldrpl	r3, [r4, #20]
 80070fa:	60a3      	str	r3, [r4, #8]
 80070fc:	e7f4      	b.n	80070e8 <__swsetup_r+0xb0>
 80070fe:	2000      	movs	r0, #0
 8007100:	e7f7      	b.n	80070f2 <__swsetup_r+0xba>
 8007102:	bf00      	nop
 8007104:	2000000c 	.word	0x2000000c
 8007108:	08007e3c 	.word	0x08007e3c
 800710c:	08007e5c 	.word	0x08007e5c
 8007110:	08007e1c 	.word	0x08007e1c

08007114 <abort>:
 8007114:	2006      	movs	r0, #6
 8007116:	b508      	push	{r3, lr}
 8007118:	f000 fa48 	bl	80075ac <raise>
 800711c:	2001      	movs	r0, #1
 800711e:	f7fa ff7c 	bl	800201a <_exit>
	...

08007124 <__sflush_r>:
 8007124:	898a      	ldrh	r2, [r1, #12]
 8007126:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007128:	4605      	mov	r5, r0
 800712a:	0710      	lsls	r0, r2, #28
 800712c:	460c      	mov	r4, r1
 800712e:	d457      	bmi.n	80071e0 <__sflush_r+0xbc>
 8007130:	684b      	ldr	r3, [r1, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	dc04      	bgt.n	8007140 <__sflush_r+0x1c>
 8007136:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007138:	2b00      	cmp	r3, #0
 800713a:	dc01      	bgt.n	8007140 <__sflush_r+0x1c>
 800713c:	2000      	movs	r0, #0
 800713e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007140:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007142:	2e00      	cmp	r6, #0
 8007144:	d0fa      	beq.n	800713c <__sflush_r+0x18>
 8007146:	2300      	movs	r3, #0
 8007148:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800714c:	682f      	ldr	r7, [r5, #0]
 800714e:	602b      	str	r3, [r5, #0]
 8007150:	d032      	beq.n	80071b8 <__sflush_r+0x94>
 8007152:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007154:	89a3      	ldrh	r3, [r4, #12]
 8007156:	075a      	lsls	r2, r3, #29
 8007158:	d505      	bpl.n	8007166 <__sflush_r+0x42>
 800715a:	6863      	ldr	r3, [r4, #4]
 800715c:	1ac0      	subs	r0, r0, r3
 800715e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007160:	b10b      	cbz	r3, 8007166 <__sflush_r+0x42>
 8007162:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007164:	1ac0      	subs	r0, r0, r3
 8007166:	2300      	movs	r3, #0
 8007168:	4602      	mov	r2, r0
 800716a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800716c:	4628      	mov	r0, r5
 800716e:	6a21      	ldr	r1, [r4, #32]
 8007170:	47b0      	blx	r6
 8007172:	1c43      	adds	r3, r0, #1
 8007174:	89a3      	ldrh	r3, [r4, #12]
 8007176:	d106      	bne.n	8007186 <__sflush_r+0x62>
 8007178:	6829      	ldr	r1, [r5, #0]
 800717a:	291d      	cmp	r1, #29
 800717c:	d82c      	bhi.n	80071d8 <__sflush_r+0xb4>
 800717e:	4a29      	ldr	r2, [pc, #164]	; (8007224 <__sflush_r+0x100>)
 8007180:	40ca      	lsrs	r2, r1
 8007182:	07d6      	lsls	r6, r2, #31
 8007184:	d528      	bpl.n	80071d8 <__sflush_r+0xb4>
 8007186:	2200      	movs	r2, #0
 8007188:	6062      	str	r2, [r4, #4]
 800718a:	6922      	ldr	r2, [r4, #16]
 800718c:	04d9      	lsls	r1, r3, #19
 800718e:	6022      	str	r2, [r4, #0]
 8007190:	d504      	bpl.n	800719c <__sflush_r+0x78>
 8007192:	1c42      	adds	r2, r0, #1
 8007194:	d101      	bne.n	800719a <__sflush_r+0x76>
 8007196:	682b      	ldr	r3, [r5, #0]
 8007198:	b903      	cbnz	r3, 800719c <__sflush_r+0x78>
 800719a:	6560      	str	r0, [r4, #84]	; 0x54
 800719c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800719e:	602f      	str	r7, [r5, #0]
 80071a0:	2900      	cmp	r1, #0
 80071a2:	d0cb      	beq.n	800713c <__sflush_r+0x18>
 80071a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071a8:	4299      	cmp	r1, r3
 80071aa:	d002      	beq.n	80071b2 <__sflush_r+0x8e>
 80071ac:	4628      	mov	r0, r5
 80071ae:	f7ff fc51 	bl	8006a54 <_free_r>
 80071b2:	2000      	movs	r0, #0
 80071b4:	6360      	str	r0, [r4, #52]	; 0x34
 80071b6:	e7c2      	b.n	800713e <__sflush_r+0x1a>
 80071b8:	6a21      	ldr	r1, [r4, #32]
 80071ba:	2301      	movs	r3, #1
 80071bc:	4628      	mov	r0, r5
 80071be:	47b0      	blx	r6
 80071c0:	1c41      	adds	r1, r0, #1
 80071c2:	d1c7      	bne.n	8007154 <__sflush_r+0x30>
 80071c4:	682b      	ldr	r3, [r5, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d0c4      	beq.n	8007154 <__sflush_r+0x30>
 80071ca:	2b1d      	cmp	r3, #29
 80071cc:	d001      	beq.n	80071d2 <__sflush_r+0xae>
 80071ce:	2b16      	cmp	r3, #22
 80071d0:	d101      	bne.n	80071d6 <__sflush_r+0xb2>
 80071d2:	602f      	str	r7, [r5, #0]
 80071d4:	e7b2      	b.n	800713c <__sflush_r+0x18>
 80071d6:	89a3      	ldrh	r3, [r4, #12]
 80071d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071dc:	81a3      	strh	r3, [r4, #12]
 80071de:	e7ae      	b.n	800713e <__sflush_r+0x1a>
 80071e0:	690f      	ldr	r7, [r1, #16]
 80071e2:	2f00      	cmp	r7, #0
 80071e4:	d0aa      	beq.n	800713c <__sflush_r+0x18>
 80071e6:	0793      	lsls	r3, r2, #30
 80071e8:	bf18      	it	ne
 80071ea:	2300      	movne	r3, #0
 80071ec:	680e      	ldr	r6, [r1, #0]
 80071ee:	bf08      	it	eq
 80071f0:	694b      	ldreq	r3, [r1, #20]
 80071f2:	1bf6      	subs	r6, r6, r7
 80071f4:	600f      	str	r7, [r1, #0]
 80071f6:	608b      	str	r3, [r1, #8]
 80071f8:	2e00      	cmp	r6, #0
 80071fa:	dd9f      	ble.n	800713c <__sflush_r+0x18>
 80071fc:	4633      	mov	r3, r6
 80071fe:	463a      	mov	r2, r7
 8007200:	4628      	mov	r0, r5
 8007202:	6a21      	ldr	r1, [r4, #32]
 8007204:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007208:	47e0      	blx	ip
 800720a:	2800      	cmp	r0, #0
 800720c:	dc06      	bgt.n	800721c <__sflush_r+0xf8>
 800720e:	89a3      	ldrh	r3, [r4, #12]
 8007210:	f04f 30ff 	mov.w	r0, #4294967295
 8007214:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007218:	81a3      	strh	r3, [r4, #12]
 800721a:	e790      	b.n	800713e <__sflush_r+0x1a>
 800721c:	4407      	add	r7, r0
 800721e:	1a36      	subs	r6, r6, r0
 8007220:	e7ea      	b.n	80071f8 <__sflush_r+0xd4>
 8007222:	bf00      	nop
 8007224:	20400001 	.word	0x20400001

08007228 <_fflush_r>:
 8007228:	b538      	push	{r3, r4, r5, lr}
 800722a:	690b      	ldr	r3, [r1, #16]
 800722c:	4605      	mov	r5, r0
 800722e:	460c      	mov	r4, r1
 8007230:	b913      	cbnz	r3, 8007238 <_fflush_r+0x10>
 8007232:	2500      	movs	r5, #0
 8007234:	4628      	mov	r0, r5
 8007236:	bd38      	pop	{r3, r4, r5, pc}
 8007238:	b118      	cbz	r0, 8007242 <_fflush_r+0x1a>
 800723a:	6983      	ldr	r3, [r0, #24]
 800723c:	b90b      	cbnz	r3, 8007242 <_fflush_r+0x1a>
 800723e:	f000 f887 	bl	8007350 <__sinit>
 8007242:	4b14      	ldr	r3, [pc, #80]	; (8007294 <_fflush_r+0x6c>)
 8007244:	429c      	cmp	r4, r3
 8007246:	d11b      	bne.n	8007280 <_fflush_r+0x58>
 8007248:	686c      	ldr	r4, [r5, #4]
 800724a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d0ef      	beq.n	8007232 <_fflush_r+0xa>
 8007252:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007254:	07d0      	lsls	r0, r2, #31
 8007256:	d404      	bmi.n	8007262 <_fflush_r+0x3a>
 8007258:	0599      	lsls	r1, r3, #22
 800725a:	d402      	bmi.n	8007262 <_fflush_r+0x3a>
 800725c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800725e:	f000 f915 	bl	800748c <__retarget_lock_acquire_recursive>
 8007262:	4628      	mov	r0, r5
 8007264:	4621      	mov	r1, r4
 8007266:	f7ff ff5d 	bl	8007124 <__sflush_r>
 800726a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800726c:	4605      	mov	r5, r0
 800726e:	07da      	lsls	r2, r3, #31
 8007270:	d4e0      	bmi.n	8007234 <_fflush_r+0xc>
 8007272:	89a3      	ldrh	r3, [r4, #12]
 8007274:	059b      	lsls	r3, r3, #22
 8007276:	d4dd      	bmi.n	8007234 <_fflush_r+0xc>
 8007278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800727a:	f000 f908 	bl	800748e <__retarget_lock_release_recursive>
 800727e:	e7d9      	b.n	8007234 <_fflush_r+0xc>
 8007280:	4b05      	ldr	r3, [pc, #20]	; (8007298 <_fflush_r+0x70>)
 8007282:	429c      	cmp	r4, r3
 8007284:	d101      	bne.n	800728a <_fflush_r+0x62>
 8007286:	68ac      	ldr	r4, [r5, #8]
 8007288:	e7df      	b.n	800724a <_fflush_r+0x22>
 800728a:	4b04      	ldr	r3, [pc, #16]	; (800729c <_fflush_r+0x74>)
 800728c:	429c      	cmp	r4, r3
 800728e:	bf08      	it	eq
 8007290:	68ec      	ldreq	r4, [r5, #12]
 8007292:	e7da      	b.n	800724a <_fflush_r+0x22>
 8007294:	08007e3c 	.word	0x08007e3c
 8007298:	08007e5c 	.word	0x08007e5c
 800729c:	08007e1c 	.word	0x08007e1c

080072a0 <std>:
 80072a0:	2300      	movs	r3, #0
 80072a2:	b510      	push	{r4, lr}
 80072a4:	4604      	mov	r4, r0
 80072a6:	e9c0 3300 	strd	r3, r3, [r0]
 80072aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072ae:	6083      	str	r3, [r0, #8]
 80072b0:	8181      	strh	r1, [r0, #12]
 80072b2:	6643      	str	r3, [r0, #100]	; 0x64
 80072b4:	81c2      	strh	r2, [r0, #14]
 80072b6:	6183      	str	r3, [r0, #24]
 80072b8:	4619      	mov	r1, r3
 80072ba:	2208      	movs	r2, #8
 80072bc:	305c      	adds	r0, #92	; 0x5c
 80072be:	f7fd fd37 	bl	8004d30 <memset>
 80072c2:	4b05      	ldr	r3, [pc, #20]	; (80072d8 <std+0x38>)
 80072c4:	6224      	str	r4, [r4, #32]
 80072c6:	6263      	str	r3, [r4, #36]	; 0x24
 80072c8:	4b04      	ldr	r3, [pc, #16]	; (80072dc <std+0x3c>)
 80072ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80072cc:	4b04      	ldr	r3, [pc, #16]	; (80072e0 <std+0x40>)
 80072ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80072d0:	4b04      	ldr	r3, [pc, #16]	; (80072e4 <std+0x44>)
 80072d2:	6323      	str	r3, [r4, #48]	; 0x30
 80072d4:	bd10      	pop	{r4, pc}
 80072d6:	bf00      	nop
 80072d8:	080075e5 	.word	0x080075e5
 80072dc:	08007607 	.word	0x08007607
 80072e0:	0800763f 	.word	0x0800763f
 80072e4:	08007663 	.word	0x08007663

080072e8 <_cleanup_r>:
 80072e8:	4901      	ldr	r1, [pc, #4]	; (80072f0 <_cleanup_r+0x8>)
 80072ea:	f000 b8af 	b.w	800744c <_fwalk_reent>
 80072ee:	bf00      	nop
 80072f0:	08007229 	.word	0x08007229

080072f4 <__sfmoreglue>:
 80072f4:	2268      	movs	r2, #104	; 0x68
 80072f6:	b570      	push	{r4, r5, r6, lr}
 80072f8:	1e4d      	subs	r5, r1, #1
 80072fa:	4355      	muls	r5, r2
 80072fc:	460e      	mov	r6, r1
 80072fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007302:	f7ff fc0f 	bl	8006b24 <_malloc_r>
 8007306:	4604      	mov	r4, r0
 8007308:	b140      	cbz	r0, 800731c <__sfmoreglue+0x28>
 800730a:	2100      	movs	r1, #0
 800730c:	e9c0 1600 	strd	r1, r6, [r0]
 8007310:	300c      	adds	r0, #12
 8007312:	60a0      	str	r0, [r4, #8]
 8007314:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007318:	f7fd fd0a 	bl	8004d30 <memset>
 800731c:	4620      	mov	r0, r4
 800731e:	bd70      	pop	{r4, r5, r6, pc}

08007320 <__sfp_lock_acquire>:
 8007320:	4801      	ldr	r0, [pc, #4]	; (8007328 <__sfp_lock_acquire+0x8>)
 8007322:	f000 b8b3 	b.w	800748c <__retarget_lock_acquire_recursive>
 8007326:	bf00      	nop
 8007328:	20000339 	.word	0x20000339

0800732c <__sfp_lock_release>:
 800732c:	4801      	ldr	r0, [pc, #4]	; (8007334 <__sfp_lock_release+0x8>)
 800732e:	f000 b8ae 	b.w	800748e <__retarget_lock_release_recursive>
 8007332:	bf00      	nop
 8007334:	20000339 	.word	0x20000339

08007338 <__sinit_lock_acquire>:
 8007338:	4801      	ldr	r0, [pc, #4]	; (8007340 <__sinit_lock_acquire+0x8>)
 800733a:	f000 b8a7 	b.w	800748c <__retarget_lock_acquire_recursive>
 800733e:	bf00      	nop
 8007340:	2000033a 	.word	0x2000033a

08007344 <__sinit_lock_release>:
 8007344:	4801      	ldr	r0, [pc, #4]	; (800734c <__sinit_lock_release+0x8>)
 8007346:	f000 b8a2 	b.w	800748e <__retarget_lock_release_recursive>
 800734a:	bf00      	nop
 800734c:	2000033a 	.word	0x2000033a

08007350 <__sinit>:
 8007350:	b510      	push	{r4, lr}
 8007352:	4604      	mov	r4, r0
 8007354:	f7ff fff0 	bl	8007338 <__sinit_lock_acquire>
 8007358:	69a3      	ldr	r3, [r4, #24]
 800735a:	b11b      	cbz	r3, 8007364 <__sinit+0x14>
 800735c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007360:	f7ff bff0 	b.w	8007344 <__sinit_lock_release>
 8007364:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007368:	6523      	str	r3, [r4, #80]	; 0x50
 800736a:	4b13      	ldr	r3, [pc, #76]	; (80073b8 <__sinit+0x68>)
 800736c:	4a13      	ldr	r2, [pc, #76]	; (80073bc <__sinit+0x6c>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	62a2      	str	r2, [r4, #40]	; 0x28
 8007372:	42a3      	cmp	r3, r4
 8007374:	bf08      	it	eq
 8007376:	2301      	moveq	r3, #1
 8007378:	4620      	mov	r0, r4
 800737a:	bf08      	it	eq
 800737c:	61a3      	streq	r3, [r4, #24]
 800737e:	f000 f81f 	bl	80073c0 <__sfp>
 8007382:	6060      	str	r0, [r4, #4]
 8007384:	4620      	mov	r0, r4
 8007386:	f000 f81b 	bl	80073c0 <__sfp>
 800738a:	60a0      	str	r0, [r4, #8]
 800738c:	4620      	mov	r0, r4
 800738e:	f000 f817 	bl	80073c0 <__sfp>
 8007392:	2200      	movs	r2, #0
 8007394:	2104      	movs	r1, #4
 8007396:	60e0      	str	r0, [r4, #12]
 8007398:	6860      	ldr	r0, [r4, #4]
 800739a:	f7ff ff81 	bl	80072a0 <std>
 800739e:	2201      	movs	r2, #1
 80073a0:	2109      	movs	r1, #9
 80073a2:	68a0      	ldr	r0, [r4, #8]
 80073a4:	f7ff ff7c 	bl	80072a0 <std>
 80073a8:	2202      	movs	r2, #2
 80073aa:	2112      	movs	r1, #18
 80073ac:	68e0      	ldr	r0, [r4, #12]
 80073ae:	f7ff ff77 	bl	80072a0 <std>
 80073b2:	2301      	movs	r3, #1
 80073b4:	61a3      	str	r3, [r4, #24]
 80073b6:	e7d1      	b.n	800735c <__sinit+0xc>
 80073b8:	08007aa0 	.word	0x08007aa0
 80073bc:	080072e9 	.word	0x080072e9

080073c0 <__sfp>:
 80073c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073c2:	4607      	mov	r7, r0
 80073c4:	f7ff ffac 	bl	8007320 <__sfp_lock_acquire>
 80073c8:	4b1e      	ldr	r3, [pc, #120]	; (8007444 <__sfp+0x84>)
 80073ca:	681e      	ldr	r6, [r3, #0]
 80073cc:	69b3      	ldr	r3, [r6, #24]
 80073ce:	b913      	cbnz	r3, 80073d6 <__sfp+0x16>
 80073d0:	4630      	mov	r0, r6
 80073d2:	f7ff ffbd 	bl	8007350 <__sinit>
 80073d6:	3648      	adds	r6, #72	; 0x48
 80073d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80073dc:	3b01      	subs	r3, #1
 80073de:	d503      	bpl.n	80073e8 <__sfp+0x28>
 80073e0:	6833      	ldr	r3, [r6, #0]
 80073e2:	b30b      	cbz	r3, 8007428 <__sfp+0x68>
 80073e4:	6836      	ldr	r6, [r6, #0]
 80073e6:	e7f7      	b.n	80073d8 <__sfp+0x18>
 80073e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80073ec:	b9d5      	cbnz	r5, 8007424 <__sfp+0x64>
 80073ee:	4b16      	ldr	r3, [pc, #88]	; (8007448 <__sfp+0x88>)
 80073f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80073f4:	60e3      	str	r3, [r4, #12]
 80073f6:	6665      	str	r5, [r4, #100]	; 0x64
 80073f8:	f000 f847 	bl	800748a <__retarget_lock_init_recursive>
 80073fc:	f7ff ff96 	bl	800732c <__sfp_lock_release>
 8007400:	2208      	movs	r2, #8
 8007402:	4629      	mov	r1, r5
 8007404:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007408:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800740c:	6025      	str	r5, [r4, #0]
 800740e:	61a5      	str	r5, [r4, #24]
 8007410:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007414:	f7fd fc8c 	bl	8004d30 <memset>
 8007418:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800741c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007420:	4620      	mov	r0, r4
 8007422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007424:	3468      	adds	r4, #104	; 0x68
 8007426:	e7d9      	b.n	80073dc <__sfp+0x1c>
 8007428:	2104      	movs	r1, #4
 800742a:	4638      	mov	r0, r7
 800742c:	f7ff ff62 	bl	80072f4 <__sfmoreglue>
 8007430:	4604      	mov	r4, r0
 8007432:	6030      	str	r0, [r6, #0]
 8007434:	2800      	cmp	r0, #0
 8007436:	d1d5      	bne.n	80073e4 <__sfp+0x24>
 8007438:	f7ff ff78 	bl	800732c <__sfp_lock_release>
 800743c:	230c      	movs	r3, #12
 800743e:	603b      	str	r3, [r7, #0]
 8007440:	e7ee      	b.n	8007420 <__sfp+0x60>
 8007442:	bf00      	nop
 8007444:	08007aa0 	.word	0x08007aa0
 8007448:	ffff0001 	.word	0xffff0001

0800744c <_fwalk_reent>:
 800744c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007450:	4606      	mov	r6, r0
 8007452:	4688      	mov	r8, r1
 8007454:	2700      	movs	r7, #0
 8007456:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800745a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800745e:	f1b9 0901 	subs.w	r9, r9, #1
 8007462:	d505      	bpl.n	8007470 <_fwalk_reent+0x24>
 8007464:	6824      	ldr	r4, [r4, #0]
 8007466:	2c00      	cmp	r4, #0
 8007468:	d1f7      	bne.n	800745a <_fwalk_reent+0xe>
 800746a:	4638      	mov	r0, r7
 800746c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007470:	89ab      	ldrh	r3, [r5, #12]
 8007472:	2b01      	cmp	r3, #1
 8007474:	d907      	bls.n	8007486 <_fwalk_reent+0x3a>
 8007476:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800747a:	3301      	adds	r3, #1
 800747c:	d003      	beq.n	8007486 <_fwalk_reent+0x3a>
 800747e:	4629      	mov	r1, r5
 8007480:	4630      	mov	r0, r6
 8007482:	47c0      	blx	r8
 8007484:	4307      	orrs	r7, r0
 8007486:	3568      	adds	r5, #104	; 0x68
 8007488:	e7e9      	b.n	800745e <_fwalk_reent+0x12>

0800748a <__retarget_lock_init_recursive>:
 800748a:	4770      	bx	lr

0800748c <__retarget_lock_acquire_recursive>:
 800748c:	4770      	bx	lr

0800748e <__retarget_lock_release_recursive>:
 800748e:	4770      	bx	lr

08007490 <__swhatbuf_r>:
 8007490:	b570      	push	{r4, r5, r6, lr}
 8007492:	460e      	mov	r6, r1
 8007494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007498:	4614      	mov	r4, r2
 800749a:	2900      	cmp	r1, #0
 800749c:	461d      	mov	r5, r3
 800749e:	b096      	sub	sp, #88	; 0x58
 80074a0:	da08      	bge.n	80074b4 <__swhatbuf_r+0x24>
 80074a2:	2200      	movs	r2, #0
 80074a4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80074a8:	602a      	str	r2, [r5, #0]
 80074aa:	061a      	lsls	r2, r3, #24
 80074ac:	d410      	bmi.n	80074d0 <__swhatbuf_r+0x40>
 80074ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074b2:	e00e      	b.n	80074d2 <__swhatbuf_r+0x42>
 80074b4:	466a      	mov	r2, sp
 80074b6:	f000 f8fb 	bl	80076b0 <_fstat_r>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	dbf1      	blt.n	80074a2 <__swhatbuf_r+0x12>
 80074be:	9a01      	ldr	r2, [sp, #4]
 80074c0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80074c4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80074c8:	425a      	negs	r2, r3
 80074ca:	415a      	adcs	r2, r3
 80074cc:	602a      	str	r2, [r5, #0]
 80074ce:	e7ee      	b.n	80074ae <__swhatbuf_r+0x1e>
 80074d0:	2340      	movs	r3, #64	; 0x40
 80074d2:	2000      	movs	r0, #0
 80074d4:	6023      	str	r3, [r4, #0]
 80074d6:	b016      	add	sp, #88	; 0x58
 80074d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080074dc <__smakebuf_r>:
 80074dc:	898b      	ldrh	r3, [r1, #12]
 80074de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80074e0:	079d      	lsls	r5, r3, #30
 80074e2:	4606      	mov	r6, r0
 80074e4:	460c      	mov	r4, r1
 80074e6:	d507      	bpl.n	80074f8 <__smakebuf_r+0x1c>
 80074e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	6123      	str	r3, [r4, #16]
 80074f0:	2301      	movs	r3, #1
 80074f2:	6163      	str	r3, [r4, #20]
 80074f4:	b002      	add	sp, #8
 80074f6:	bd70      	pop	{r4, r5, r6, pc}
 80074f8:	466a      	mov	r2, sp
 80074fa:	ab01      	add	r3, sp, #4
 80074fc:	f7ff ffc8 	bl	8007490 <__swhatbuf_r>
 8007500:	9900      	ldr	r1, [sp, #0]
 8007502:	4605      	mov	r5, r0
 8007504:	4630      	mov	r0, r6
 8007506:	f7ff fb0d 	bl	8006b24 <_malloc_r>
 800750a:	b948      	cbnz	r0, 8007520 <__smakebuf_r+0x44>
 800750c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007510:	059a      	lsls	r2, r3, #22
 8007512:	d4ef      	bmi.n	80074f4 <__smakebuf_r+0x18>
 8007514:	f023 0303 	bic.w	r3, r3, #3
 8007518:	f043 0302 	orr.w	r3, r3, #2
 800751c:	81a3      	strh	r3, [r4, #12]
 800751e:	e7e3      	b.n	80074e8 <__smakebuf_r+0xc>
 8007520:	4b0d      	ldr	r3, [pc, #52]	; (8007558 <__smakebuf_r+0x7c>)
 8007522:	62b3      	str	r3, [r6, #40]	; 0x28
 8007524:	89a3      	ldrh	r3, [r4, #12]
 8007526:	6020      	str	r0, [r4, #0]
 8007528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800752c:	81a3      	strh	r3, [r4, #12]
 800752e:	9b00      	ldr	r3, [sp, #0]
 8007530:	6120      	str	r0, [r4, #16]
 8007532:	6163      	str	r3, [r4, #20]
 8007534:	9b01      	ldr	r3, [sp, #4]
 8007536:	b15b      	cbz	r3, 8007550 <__smakebuf_r+0x74>
 8007538:	4630      	mov	r0, r6
 800753a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800753e:	f000 f8c9 	bl	80076d4 <_isatty_r>
 8007542:	b128      	cbz	r0, 8007550 <__smakebuf_r+0x74>
 8007544:	89a3      	ldrh	r3, [r4, #12]
 8007546:	f023 0303 	bic.w	r3, r3, #3
 800754a:	f043 0301 	orr.w	r3, r3, #1
 800754e:	81a3      	strh	r3, [r4, #12]
 8007550:	89a0      	ldrh	r0, [r4, #12]
 8007552:	4305      	orrs	r5, r0
 8007554:	81a5      	strh	r5, [r4, #12]
 8007556:	e7cd      	b.n	80074f4 <__smakebuf_r+0x18>
 8007558:	080072e9 	.word	0x080072e9

0800755c <_raise_r>:
 800755c:	291f      	cmp	r1, #31
 800755e:	b538      	push	{r3, r4, r5, lr}
 8007560:	4604      	mov	r4, r0
 8007562:	460d      	mov	r5, r1
 8007564:	d904      	bls.n	8007570 <_raise_r+0x14>
 8007566:	2316      	movs	r3, #22
 8007568:	6003      	str	r3, [r0, #0]
 800756a:	f04f 30ff 	mov.w	r0, #4294967295
 800756e:	bd38      	pop	{r3, r4, r5, pc}
 8007570:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007572:	b112      	cbz	r2, 800757a <_raise_r+0x1e>
 8007574:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007578:	b94b      	cbnz	r3, 800758e <_raise_r+0x32>
 800757a:	4620      	mov	r0, r4
 800757c:	f000 f830 	bl	80075e0 <_getpid_r>
 8007580:	462a      	mov	r2, r5
 8007582:	4601      	mov	r1, r0
 8007584:	4620      	mov	r0, r4
 8007586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800758a:	f000 b817 	b.w	80075bc <_kill_r>
 800758e:	2b01      	cmp	r3, #1
 8007590:	d00a      	beq.n	80075a8 <_raise_r+0x4c>
 8007592:	1c59      	adds	r1, r3, #1
 8007594:	d103      	bne.n	800759e <_raise_r+0x42>
 8007596:	2316      	movs	r3, #22
 8007598:	6003      	str	r3, [r0, #0]
 800759a:	2001      	movs	r0, #1
 800759c:	e7e7      	b.n	800756e <_raise_r+0x12>
 800759e:	2400      	movs	r4, #0
 80075a0:	4628      	mov	r0, r5
 80075a2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80075a6:	4798      	blx	r3
 80075a8:	2000      	movs	r0, #0
 80075aa:	e7e0      	b.n	800756e <_raise_r+0x12>

080075ac <raise>:
 80075ac:	4b02      	ldr	r3, [pc, #8]	; (80075b8 <raise+0xc>)
 80075ae:	4601      	mov	r1, r0
 80075b0:	6818      	ldr	r0, [r3, #0]
 80075b2:	f7ff bfd3 	b.w	800755c <_raise_r>
 80075b6:	bf00      	nop
 80075b8:	2000000c 	.word	0x2000000c

080075bc <_kill_r>:
 80075bc:	b538      	push	{r3, r4, r5, lr}
 80075be:	2300      	movs	r3, #0
 80075c0:	4d06      	ldr	r5, [pc, #24]	; (80075dc <_kill_r+0x20>)
 80075c2:	4604      	mov	r4, r0
 80075c4:	4608      	mov	r0, r1
 80075c6:	4611      	mov	r1, r2
 80075c8:	602b      	str	r3, [r5, #0]
 80075ca:	f7fa fd16 	bl	8001ffa <_kill>
 80075ce:	1c43      	adds	r3, r0, #1
 80075d0:	d102      	bne.n	80075d8 <_kill_r+0x1c>
 80075d2:	682b      	ldr	r3, [r5, #0]
 80075d4:	b103      	cbz	r3, 80075d8 <_kill_r+0x1c>
 80075d6:	6023      	str	r3, [r4, #0]
 80075d8:	bd38      	pop	{r3, r4, r5, pc}
 80075da:	bf00      	nop
 80075dc:	20000334 	.word	0x20000334

080075e0 <_getpid_r>:
 80075e0:	f7fa bd04 	b.w	8001fec <_getpid>

080075e4 <__sread>:
 80075e4:	b510      	push	{r4, lr}
 80075e6:	460c      	mov	r4, r1
 80075e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ec:	f000 f894 	bl	8007718 <_read_r>
 80075f0:	2800      	cmp	r0, #0
 80075f2:	bfab      	itete	ge
 80075f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80075f6:	89a3      	ldrhlt	r3, [r4, #12]
 80075f8:	181b      	addge	r3, r3, r0
 80075fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075fe:	bfac      	ite	ge
 8007600:	6563      	strge	r3, [r4, #84]	; 0x54
 8007602:	81a3      	strhlt	r3, [r4, #12]
 8007604:	bd10      	pop	{r4, pc}

08007606 <__swrite>:
 8007606:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800760a:	461f      	mov	r7, r3
 800760c:	898b      	ldrh	r3, [r1, #12]
 800760e:	4605      	mov	r5, r0
 8007610:	05db      	lsls	r3, r3, #23
 8007612:	460c      	mov	r4, r1
 8007614:	4616      	mov	r6, r2
 8007616:	d505      	bpl.n	8007624 <__swrite+0x1e>
 8007618:	2302      	movs	r3, #2
 800761a:	2200      	movs	r2, #0
 800761c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007620:	f000 f868 	bl	80076f4 <_lseek_r>
 8007624:	89a3      	ldrh	r3, [r4, #12]
 8007626:	4632      	mov	r2, r6
 8007628:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800762c:	81a3      	strh	r3, [r4, #12]
 800762e:	4628      	mov	r0, r5
 8007630:	463b      	mov	r3, r7
 8007632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007636:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800763a:	f000 b817 	b.w	800766c <_write_r>

0800763e <__sseek>:
 800763e:	b510      	push	{r4, lr}
 8007640:	460c      	mov	r4, r1
 8007642:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007646:	f000 f855 	bl	80076f4 <_lseek_r>
 800764a:	1c43      	adds	r3, r0, #1
 800764c:	89a3      	ldrh	r3, [r4, #12]
 800764e:	bf15      	itete	ne
 8007650:	6560      	strne	r0, [r4, #84]	; 0x54
 8007652:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007656:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800765a:	81a3      	strheq	r3, [r4, #12]
 800765c:	bf18      	it	ne
 800765e:	81a3      	strhne	r3, [r4, #12]
 8007660:	bd10      	pop	{r4, pc}

08007662 <__sclose>:
 8007662:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007666:	f000 b813 	b.w	8007690 <_close_r>
	...

0800766c <_write_r>:
 800766c:	b538      	push	{r3, r4, r5, lr}
 800766e:	4604      	mov	r4, r0
 8007670:	4608      	mov	r0, r1
 8007672:	4611      	mov	r1, r2
 8007674:	2200      	movs	r2, #0
 8007676:	4d05      	ldr	r5, [pc, #20]	; (800768c <_write_r+0x20>)
 8007678:	602a      	str	r2, [r5, #0]
 800767a:	461a      	mov	r2, r3
 800767c:	f7fa fcf4 	bl	8002068 <_write>
 8007680:	1c43      	adds	r3, r0, #1
 8007682:	d102      	bne.n	800768a <_write_r+0x1e>
 8007684:	682b      	ldr	r3, [r5, #0]
 8007686:	b103      	cbz	r3, 800768a <_write_r+0x1e>
 8007688:	6023      	str	r3, [r4, #0]
 800768a:	bd38      	pop	{r3, r4, r5, pc}
 800768c:	20000334 	.word	0x20000334

08007690 <_close_r>:
 8007690:	b538      	push	{r3, r4, r5, lr}
 8007692:	2300      	movs	r3, #0
 8007694:	4d05      	ldr	r5, [pc, #20]	; (80076ac <_close_r+0x1c>)
 8007696:	4604      	mov	r4, r0
 8007698:	4608      	mov	r0, r1
 800769a:	602b      	str	r3, [r5, #0]
 800769c:	f7fa fd00 	bl	80020a0 <_close>
 80076a0:	1c43      	adds	r3, r0, #1
 80076a2:	d102      	bne.n	80076aa <_close_r+0x1a>
 80076a4:	682b      	ldr	r3, [r5, #0]
 80076a6:	b103      	cbz	r3, 80076aa <_close_r+0x1a>
 80076a8:	6023      	str	r3, [r4, #0]
 80076aa:	bd38      	pop	{r3, r4, r5, pc}
 80076ac:	20000334 	.word	0x20000334

080076b0 <_fstat_r>:
 80076b0:	b538      	push	{r3, r4, r5, lr}
 80076b2:	2300      	movs	r3, #0
 80076b4:	4d06      	ldr	r5, [pc, #24]	; (80076d0 <_fstat_r+0x20>)
 80076b6:	4604      	mov	r4, r0
 80076b8:	4608      	mov	r0, r1
 80076ba:	4611      	mov	r1, r2
 80076bc:	602b      	str	r3, [r5, #0]
 80076be:	f7fa fcfa 	bl	80020b6 <_fstat>
 80076c2:	1c43      	adds	r3, r0, #1
 80076c4:	d102      	bne.n	80076cc <_fstat_r+0x1c>
 80076c6:	682b      	ldr	r3, [r5, #0]
 80076c8:	b103      	cbz	r3, 80076cc <_fstat_r+0x1c>
 80076ca:	6023      	str	r3, [r4, #0]
 80076cc:	bd38      	pop	{r3, r4, r5, pc}
 80076ce:	bf00      	nop
 80076d0:	20000334 	.word	0x20000334

080076d4 <_isatty_r>:
 80076d4:	b538      	push	{r3, r4, r5, lr}
 80076d6:	2300      	movs	r3, #0
 80076d8:	4d05      	ldr	r5, [pc, #20]	; (80076f0 <_isatty_r+0x1c>)
 80076da:	4604      	mov	r4, r0
 80076dc:	4608      	mov	r0, r1
 80076de:	602b      	str	r3, [r5, #0]
 80076e0:	f7fa fcf8 	bl	80020d4 <_isatty>
 80076e4:	1c43      	adds	r3, r0, #1
 80076e6:	d102      	bne.n	80076ee <_isatty_r+0x1a>
 80076e8:	682b      	ldr	r3, [r5, #0]
 80076ea:	b103      	cbz	r3, 80076ee <_isatty_r+0x1a>
 80076ec:	6023      	str	r3, [r4, #0]
 80076ee:	bd38      	pop	{r3, r4, r5, pc}
 80076f0:	20000334 	.word	0x20000334

080076f4 <_lseek_r>:
 80076f4:	b538      	push	{r3, r4, r5, lr}
 80076f6:	4604      	mov	r4, r0
 80076f8:	4608      	mov	r0, r1
 80076fa:	4611      	mov	r1, r2
 80076fc:	2200      	movs	r2, #0
 80076fe:	4d05      	ldr	r5, [pc, #20]	; (8007714 <_lseek_r+0x20>)
 8007700:	602a      	str	r2, [r5, #0]
 8007702:	461a      	mov	r2, r3
 8007704:	f7fa fcf0 	bl	80020e8 <_lseek>
 8007708:	1c43      	adds	r3, r0, #1
 800770a:	d102      	bne.n	8007712 <_lseek_r+0x1e>
 800770c:	682b      	ldr	r3, [r5, #0]
 800770e:	b103      	cbz	r3, 8007712 <_lseek_r+0x1e>
 8007710:	6023      	str	r3, [r4, #0]
 8007712:	bd38      	pop	{r3, r4, r5, pc}
 8007714:	20000334 	.word	0x20000334

08007718 <_read_r>:
 8007718:	b538      	push	{r3, r4, r5, lr}
 800771a:	4604      	mov	r4, r0
 800771c:	4608      	mov	r0, r1
 800771e:	4611      	mov	r1, r2
 8007720:	2200      	movs	r2, #0
 8007722:	4d05      	ldr	r5, [pc, #20]	; (8007738 <_read_r+0x20>)
 8007724:	602a      	str	r2, [r5, #0]
 8007726:	461a      	mov	r2, r3
 8007728:	f7fa fc81 	bl	800202e <_read>
 800772c:	1c43      	adds	r3, r0, #1
 800772e:	d102      	bne.n	8007736 <_read_r+0x1e>
 8007730:	682b      	ldr	r3, [r5, #0]
 8007732:	b103      	cbz	r3, 8007736 <_read_r+0x1e>
 8007734:	6023      	str	r3, [r4, #0]
 8007736:	bd38      	pop	{r3, r4, r5, pc}
 8007738:	20000334 	.word	0x20000334

0800773c <_init>:
 800773c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800773e:	bf00      	nop
 8007740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007742:	bc08      	pop	{r3}
 8007744:	469e      	mov	lr, r3
 8007746:	4770      	bx	lr

08007748 <_fini>:
 8007748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800774a:	bf00      	nop
 800774c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800774e:	bc08      	pop	{r3}
 8007750:	469e      	mov	lr, r3
 8007752:	4770      	bx	lr
