12:42:34 [DEBUG] (1) ruscv_vector_sim: Simulator config: SimulatorConfig { function_units: FunctionUnits { interger_alu: Unit { latency: 1 }, interger_multiplier: Unit { latency: 3 }, float_alu: Unit { latency: 3 }, float_multiplier: Unit { latency: 6 }, interger_divider: Unit { latency: 6 }, float_divider: Unit { latency: 10 }, branch_unit: Unit { latency: 1 } }, memory_units: MemoryUnits { load_store_unit: LoadStoreUnit { latency: 2, max_access_width: 32, read_ports_limit: 3, write_ports_limit: 2 } }, vector_config: VectorConfig { software: SoftwareConfig { vl: 64, sew: 32, lmul: 1 }, hardware: HardwareConfig { vlen: 4096, lane_number: 4 } }, vector_register: VectorRegister { ports: VectorRegisterPorts { read_ports_limit: 2, write_ports_limit: 1 } }, buffer: BufferConfig { input_maximum_size: 64, result_maximum_size: 64 }, register: RegisterConfig { maximum_forward_bytes: 32 } }
12:42:34 [DEBUG] (1) ruscv_vector_sim: Vector configuration:
12:42:34 [DEBUG] (1) ruscv_vector_sim:   Software settings:
12:42:34 [DEBUG] (1) ruscv_vector_sim:     Vector Length (vl): 64
12:42:34 [DEBUG] (1) ruscv_vector_sim:     Scalar Element Width (sew): 32 bits
12:42:34 [DEBUG] (1) ruscv_vector_sim:     Lane Multiplier (lmul): 1
12:42:34 [DEBUG] (1) ruscv_vector_sim:   Hardware settings:
12:42:34 [DEBUG] (1) ruscv_vector_sim:     Vector Register Length (vlen): 4096 bits
12:42:34 [DEBUG] (1) ruscv_vector_sim:     Vector Lane Number: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim:   Derived values:
12:42:34 [DEBUG] (1) ruscv_vector_sim:     Vector Register Size: 512 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim:     Element Size: 4 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim:     Total Vector Operation Size: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim: Vector configuration is valid: vl * sew <= vlen (64 * 32 <= 4096)
12:42:34 [DEBUG] (1) ruscv_vector_sim: the start_addr is 1021a, end_addr is 1023e
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file: Opening file: appendix/_matmul/bin/matmul_vector.exe
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file: ELF file information:
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file:   Architecture: 243
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file:   Entry point: 0x10152
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file:   Program headers count: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file:   Section headers count: 24
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file: 
.text section information:
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file:   Address: 0x10120
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file:   Size: 104966 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file:  First 32 bytes of test are 0x41 0x11 0x81 0x45 0x22 0xe0 0x06 0xe4 0x2a 0x84 0xef 0x90 0xf0 0x51 0x03 0xb5 0x81 0x6e 0x3c 0x6d 0x91 0xc3 0x82 0x97 0x22 0x85 0xef 0x80 0x01 0x36 0x93 0x07 
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file:   Output from 1021a to 1023e:
12:42:34 [DEBUG] (1) ruscv_vector_sim::extract_file: 33 8f c7 41 57 7f 8f 0d 93 1f 3e 00 33 04 f3 01 07 75 04 02 f6 9f 87 f5 0f 02 57 95 a5 92 7a 9e d7 14 95 02 
12:42:34 [DEBUG] (1) riscv_isa::decode::full: code 41c78f33
12:42:34 [DEBUG] (1) riscv_isa::decode::full: opcode 51, funct3 0, funct7 32
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is 4 bytes SUB { rd: 30, rs1: 15, rs2: 28 }
12:42:34 [DEBUG] (1) riscv_isa::decode::full: code 0d8f7f57
12:42:34 [DEBUG] (1) riscv_isa::decode::full: opcode 87, funct3 7, funct7 6
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is 4 bytes VSETVLI { rd: 30, rs1: 30, sew: 64, lmul: LMUL { vlmul: 0 }, tail: Agnostic, mask: Agnostic }
12:42:34 [DEBUG] (1) riscv_isa::decode::full: code 003e1f93
12:42:34 [DEBUG] (1) riscv_isa::decode::full: opcode 19, funct3 1, funct7 0
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is 4 bytes SLLI { rd: 31, rs1: 28, shamt: 3 }
12:42:34 [DEBUG] (1) riscv_isa::decode::full: code 01f30433
12:42:34 [DEBUG] (1) riscv_isa::decode::full: opcode 51, funct3 0, funct7 0
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is 4 bytes ADD { rd: 8, rs1: 6, rs2: 31 }
12:42:34 [DEBUG] (1) riscv_isa::decode::full: code 02047507
12:42:34 [DEBUG] (1) riscv_isa::decode::full: opcode 7, funct3 7, funct7 1
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is 4 bytes VLE { vrd: 10, rs1: 8, width: 64 }
12:42:34 [DEBUG] (1) riscv_isa::decode::compressed: Decoding compressed instruction: code=0x9ff6, opcode=10, funct3=100
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is compressed C_ADD { rd: 31, rs2: 29 }
12:42:34 [DEBUG] (1) riscv_isa::decode::full: code 020ff587
12:42:34 [DEBUG] (1) riscv_isa::decode::full: opcode 7, funct3 7, funct7 1
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is 4 bytes VLE { vrd: 11, rs1: 31, width: 64 }
12:42:34 [DEBUG] (1) riscv_isa::decode::full: code 92a59557
12:42:34 [DEBUG] (1) riscv_isa::decode::full: opcode 87, funct3 1, funct7 73
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is 4 bytes VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }
12:42:34 [DEBUG] (1) riscv_isa::decode::compressed: Decoding compressed instruction: code=0x9e7a, opcode=10, funct3=100
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is compressed C_ADD { rd: 28, rs2: 30 }
12:42:34 [DEBUG] (1) riscv_isa::decode::full: code 029514d7
12:42:34 [DEBUG] (1) riscv_isa::decode::full: opcode 87, funct3 1, funct7 1
12:42:34 [DEBUG] (1) riscv_isa::decode: The instruction is 4 bytes VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }
12:42:34 [DEBUG] (1) ruscv_vector_sim: the instructions are [SUB { rd: 30, rs1: 15, rs2: 28 }, VSETVLI { rd: 30, rs1: 30, sew: 64, lmul: LMUL { vlmul: 0 }, tail: Agnostic, mask: Agnostic }, SLLI { rd: 31, rs1: 28, shamt: 3 }, ADD { rd: 8, rs1: 6, rs2: 31 }, VLE { vrd: 10, rs1: 8, width: 64 }, ADD { rd: 31, rs1: 31, rs2: 29 }, VLE { vrd: 11, rs1: 31, width: 64 }, VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, ADD { rd: 28, rs1: 28, rs2: 30 }, VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }]
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Starting main simulation loop
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: true, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 0 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: SUB { rd: 30, rs1: 15, rs2: 28 }, destination: ScalarRegister(30), resource: [ScalarRegister(15), ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu can accept new instruction, issuing
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Issuing instruction: SUB { rd: 30, rs1: 15, rs2: 28 }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Is vector instruction: false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for FunctionUnit(IntegerAlu) with 2 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(15)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(28)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for FunctionUnit(IntegerAlu): Type=Register(ScalarRegister(30)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 0 to 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding task: SUB { rd: 30, rs1: 15, rs2: 28 }, target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 15, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 28, resource index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 30, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 0 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 1 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(15), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(15) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(15) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(15), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(15) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(15)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(28)), Progress=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(30)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SUB { rd: 30, rs1: 15, rs2: 28 }, destination: ScalarRegister(30), resource: [ScalarRegister(15), ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(15) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(15) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(15) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(15)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(28), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(28) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(28), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(28) Task [0]: Producer(ProducerEvent { resource_index: 1, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(15)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(30)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SUB { rd: 30, rs1: 15, rs2: 28 }, destination: ScalarRegister(30), resource: [ScalarRegister(15), ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(28) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(28) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(28)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(30), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(30) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(30) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(30), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(30) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(15)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(30)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SUB { rd: 30, rs1: 15, rs2: 28 }, destination: ScalarRegister(30), resource: [ScalarRegister(15), ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(30) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(30) Task [0]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(30)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/8 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Current input bytes available: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/8 bytes, current_input_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: IntegerAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: ScalarRegister(30)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Adding new event to queue: remained_cycle=1, target_register=ScalarRegister(30), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: SLLI { rd: 31, rs1: 28, shamt: 3 }, destination: ScalarRegister(31), resource: [ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu cannot accept new instruction yet, waiting
12:42:34 [INFO] ========== Simulation for cycle 1 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 2 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(30), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(30) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(30) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(30), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(30) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(15)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(30)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SUB { rd: 30, rs1: 15, rs2: 28 }, destination: ScalarRegister(30), resource: [ScalarRegister(15), ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(30) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(30) Task [0]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(30)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=ScalarRegister(30), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event completed: target_register=ScalarRegister(30), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 8 bytes for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=8/8 bytes (100.00%), Total processed=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Cannot free unit: ResultBuffer not fully consumed yet. Current: 8/8 bytes, Consumed: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: SLLI { rd: 31, rs1: 28, shamt: 3 }, destination: ScalarRegister(31), resource: [ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu cannot accept new instruction yet, waiting
12:42:34 [INFO] ========== Simulation for cycle 2 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 3 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(30), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(30) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(30) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(30), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(30) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(15)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(30)), Current=0/8 bytes (0.00%), Consumed=8 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SUB { rd: 30, rs1: 15, rs2: 28 }, destination: ScalarRegister(30), resource: [ScalarRegister(15), ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(30) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(30) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(30) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(30)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer is fully consumed, freeing unit
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer check passed, clearing occupied flag and current event
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Unit freed successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: SLLI { rd: 31, rs1: 28, shamt: 3 }, destination: ScalarRegister(31), resource: [ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu can accept new instruction, issuing
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Issuing instruction: SLLI { rd: 31, rs1: 28, shamt: 3 }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Is vector instruction: false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for FunctionUnit(IntegerAlu) with 1 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for FunctionUnit(IntegerAlu): Type=Register(ScalarRegister(31)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 2 to 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding task: SLLI { rd: 31, rs1: 28, shamt: 3 }, target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 28, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 31, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 3 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 4 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(28), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(28) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(28), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(28) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SLLI { rd: 31, rs1: 28, shamt: 3 }, destination: ScalarRegister(31), resource: [ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(28) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(28) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(28)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SLLI { rd: 31, rs1: 28, shamt: 3 }, destination: ScalarRegister(31), resource: [ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [0]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/8 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Current input bytes available: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/8 bytes, current_input_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: IntegerAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Adding new event to queue: remained_cycle=1, target_register=ScalarRegister(31), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: ADD { rd: 8, rs1: 6, rs2: 31 }, destination: ScalarRegister(8), resource: [ScalarRegister(6), ScalarRegister(31)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu cannot accept new instruction yet, waiting
12:42:34 [INFO] ========== Simulation for cycle 4 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 5 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SLLI { rd: 31, rs1: 28, shamt: 3 }, destination: ScalarRegister(31), resource: [ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [0]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=ScalarRegister(31), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event completed: target_register=ScalarRegister(31), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 8 bytes for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=8/8 bytes (100.00%), Total processed=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Cannot free unit: ResultBuffer not fully consumed yet. Current: 8/8 bytes, Consumed: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: ADD { rd: 8, rs1: 6, rs2: 31 }, destination: ScalarRegister(8), resource: [ScalarRegister(6), ScalarRegister(31)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu cannot accept new instruction yet, waiting
12:42:34 [INFO] ========== Simulation for cycle 5 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 6 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=8 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: SLLI { rd: 31, rs1: 28, shamt: 3 }, destination: ScalarRegister(31), resource: [ScalarRegister(28)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(31) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer is fully consumed, freeing unit
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer check passed, clearing occupied flag and current event
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Unit freed successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: ADD { rd: 8, rs1: 6, rs2: 31 }, destination: ScalarRegister(8), resource: [ScalarRegister(6), ScalarRegister(31)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu can accept new instruction, issuing
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Issuing instruction: ADD { rd: 8, rs1: 6, rs2: 31 }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Is vector instruction: false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for FunctionUnit(IntegerAlu) with 2 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(6)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(31)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for FunctionUnit(IntegerAlu): Type=Register(ScalarRegister(8)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 3 to 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding task: ADD { rd: 8, rs1: 6, rs2: 31 }, target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 6, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 31, resource index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 8, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 6 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 7 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(6), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(6) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(6) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(6), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(6) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(6)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(31)), Progress=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(8)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 8, rs1: 6, rs2: 31 }, destination: ScalarRegister(8), resource: [ScalarRegister(6), ScalarRegister(31)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(6) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(6) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(6) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(6)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(8), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(8) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(8) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(8), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(8) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(6)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(31)), Progress=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(8)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 8, rs1: 6, rs2: 31 }, destination: ScalarRegister(8), resource: [ScalarRegister(6), ScalarRegister(31)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(8) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(8) Task [0]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(8)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [0]: Producer(ProducerEvent { resource_index: 1, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(6)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(8)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 8, rs1: 6, rs2: 31 }, destination: ScalarRegister(8), resource: [ScalarRegister(6), ScalarRegister(31)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(31) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/8 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Current input bytes available: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/8 bytes, current_input_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: IntegerAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: ScalarRegister(8)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Adding new event to queue: remained_cycle=1, target_register=ScalarRegister(8), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Memory unit port status:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read ports total: 3, Write ports total: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 2: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Write port 0: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Write port 1: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Memory unit can accept new instruction, issuing memory instruction: MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for MemoryUnit(Load(0)) with 2 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for MemoryUnit(Load(0)): Type=Register(VectorRegister(10)), Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding memory task: VLE { vrd: 10, rs1: 8, width: 64 }, target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task for memory address: register ID: 8
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding vector register task for data: register ID: 10, behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 4 to 5
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Memory unit port status:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read ports total: 3, Write ports total: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0: Occupied - Instruction: VLE { vrd: 10, rs1: 8, width: 64 }, Processed: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 2: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Write port 0: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Write port 1: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Memory instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 7 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 8 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(8), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(8) Task [1], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(8) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(8), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(8) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(6)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(8)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 8, rs1: 6, rs2: 31 }, destination: ScalarRegister(8), resource: [ScalarRegister(6), ScalarRegister(31)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(8) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(8) Task [1]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(8), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(8) Task [0], UnitKey: MemKey(Load(0)), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(8) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(8), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 8
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(8)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Not increasing memory data for read port 0 because not all register resources are full
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=ScalarRegister(8), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event completed: target_register=ScalarRegister(8), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 8 bytes for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=8/8 bytes (100.00%), Total processed=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Cannot free unit: ResultBuffer not fully consumed yet. Current: 8/8 bytes, Consumed: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=0/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: ADD { rd: 31, rs1: 31, rs2: 29 }, destination: ScalarRegister(31), resource: [ScalarRegister(31), ScalarRegister(29)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu cannot accept new instruction yet, waiting
12:42:34 [INFO] ========== Simulation for cycle 8 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 9 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(8), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(8) Task [1], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(8) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(8), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(8) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(6)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(8)), Current=0/8 bytes (0.00%), Consumed=8 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 8, rs1: 6, rs2: 31 }, destination: ScalarRegister(8), resource: [ScalarRegister(6), ScalarRegister(31)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(8) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(8) Task [1]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(8) Task [1], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(8), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(8) Task [0], UnitKey: MemKey(Load(0)), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(8) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(8), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(8) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Producer(ProducerEvent { resource_index: 0, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(8) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(8) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: MemKey(Load(0)), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(8) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(8)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 0, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer is fully consumed, freeing unit
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer check passed, clearing occupied flag and current event
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Unit freed successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=32/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: ADD { rd: 31, rs1: 31, rs2: 29 }, destination: ScalarRegister(31), resource: [ScalarRegister(31), ScalarRegister(29)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu can accept new instruction, issuing
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Issuing instruction: ADD { rd: 31, rs1: 31, rs2: 29 }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Is vector instruction: false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for FunctionUnit(IntegerAlu) with 2 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(29)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for FunctionUnit(IntegerAlu): Type=Register(ScalarRegister(31)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 5 to 6
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding task: ADD { rd: 31, rs1: 31, rs2: 29 }, target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 31, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 29, resource index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 31, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 9 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 10 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(29), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(29) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(29) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(29), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(29) Task [0]: Producer(ProducerEvent { resource_index: 1, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(29)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 31, rs1: 31, rs2: 29 }, destination: ScalarRegister(31), resource: [ScalarRegister(31), ScalarRegister(29)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(29) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(29) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(29) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(29)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [1], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [1]: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(29)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 31, rs1: 31, rs2: 29 }, destination: ScalarRegister(31), resource: [ScalarRegister(31), ScalarRegister(29)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [1]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(31) Task [1], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(29)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 31, rs1: 31, rs2: 29 }, destination: ScalarRegister(31), resource: [ScalarRegister(31), ScalarRegister(29)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [0]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=32 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 32/256 bytes (12.50%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 0, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/8 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Current input bytes available: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/8 bytes, current_input_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: IntegerAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Adding new event to queue: remained_cycle=1, target_register=ScalarRegister(31), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=64/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Memory unit port status:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read ports total: 3, Write ports total: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0: Occupied - Instruction: VLE { vrd: 10, rs1: 8, width: 64 }, Processed: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 2: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Write port 0: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Write port 1: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Memory unit can accept new instruction, issuing memory instruction: MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for MemoryUnit(Load(1)) with 2 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for MemoryUnit(Load(1)): Type=Register(VectorRegister(11)), Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding memory task: VLE { vrd: 11, rs1: 31, width: 64 }, target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task for memory address: register ID: 31
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding vector register task for data: register ID: 11, behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 6 to 7
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Memory unit port status:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read ports total: 3, Write ports total: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0: Occupied - Instruction: VLE { vrd: 10, rs1: 8, width: 64 }, Processed: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1: Occupied - Instruction: VLE { vrd: 11, rs1: 31, width: 64 }, Processed: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 2: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Write port 0: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Write port 1: Idle
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Memory instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 10 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 11 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [1], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(29)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 31, rs1: 31, rs2: 29 }, destination: ScalarRegister(31), resource: [ScalarRegister(31), ScalarRegister(29)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [1]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [0], UnitKey: MemKey(Load(1)), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [0]: UnitKey: MemKey(Load(1)), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 8
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 32/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=64 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 64/256 bytes (25.00%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 0, adding 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Not increasing memory data for read port 1 because not all register resources are full
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=ScalarRegister(31), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event completed: target_register=ScalarRegister(31), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 8 bytes for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=8/8 bytes (100.00%), Total processed=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Cannot free unit: ResultBuffer not fully consumed yet. Current: 8/8 bytes, Consumed: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=96/256 bytes, result buffer completed=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=0/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 6
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit VectorMul can accept new instruction, issuing
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Issuing instruction: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Is vector instruction: true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Vector config - vlen: 4096 bits (512 bytes)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Vector config - sew: 32 bits (4 bytes)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Vector config - vl: 64
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Calculated total_bytes: 256 (should be: 256)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for FunctionUnit(VectorMul) with 2 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for FunctionUnit(VectorMul): Type=Register(VectorRegister(10)), Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 7 to 8
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding task: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding vector register task: register ID: 11, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding vector register task: register ID: 10, resource index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding vector register task: register ID: 10, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 11 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 12 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [1], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(29)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(31)), Current=0/8 bytes (0.00%), Consumed=8 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 31, rs1: 31, rs2: 29 }, destination: ScalarRegister(31), resource: [ScalarRegister(31), ScalarRegister(29)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [1]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(31) Task [1], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(31), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(31) Task [0], UnitKey: MemKey(Load(1)), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(31) Task [0]: UnitKey: MemKey(Load(1)), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(31), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(31) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Producer(ProducerEvent { resource_index: 0, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(31) Task [0]: UnitKey: MemKey(Load(1)), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(31) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: MemKey(Load(1)), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(31) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(31)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 2, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [2], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [2]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 64/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [2]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=96 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [2]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [2]: Progress: 96/256 bytes (37.50%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 0/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 96
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 32/256 bytes (12.50%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 0/256 bytes (0.00%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 0, adding 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 1, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 0 - 0 = 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] No bytes available for this event, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No new event generated, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer is fully consumed, freeing unit
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer check passed, clearing occupied flag and current event
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Unit freed successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=128/256 bytes, result buffer completed=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=32/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: ADD { rd: 28, rs1: 28, rs2: 30 }, destination: ScalarRegister(28), resource: [ScalarRegister(28), ScalarRegister(30)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit IntegerAlu can accept new instruction, issuing
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Issuing instruction: ADD { rd: 28, rs1: 28, rs2: 30 }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Is vector instruction: false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for FunctionUnit(IntegerAlu) with 2 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(30)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for FunctionUnit(IntegerAlu): Type=Register(ScalarRegister(28)), Target size=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 8 to 9
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding task: ADD { rd: 28, rs1: 28, rs2: 30 }, target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 28, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 30, resource index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding scalar register task: register ID: 28, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 12 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: false, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 13 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(28), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(28) Task [1], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(28) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(28), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(28) Task [1]: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(30)), Progress=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(28)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 28, rs1: 28, rs2: 30 }, destination: ScalarRegister(28), resource: [ScalarRegister(28), ScalarRegister(30)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(28) Task [1]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(28) Task [1]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(28) Task [1], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(28), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(28) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(28), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(28) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(30)), Progress=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(28)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 28, rs1: 28, rs2: 30 }, destination: ScalarRegister(28), resource: [ScalarRegister(28), ScalarRegister(30)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(28) Task [0]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(28)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(30), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(30) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(30) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Progress: 0/8 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(30), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(30) Task [0]: Producer(ProducerEvent { resource_index: 1, append_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(30)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(28)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 28, rs1: 28, rs2: 30 }, destination: ScalarRegister(28), resource: [ScalarRegister(28), ScalarRegister(30)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(30) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Read, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(30) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(30) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(30)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 2, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [2], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [2]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 96/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [2]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=128 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [2]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [2]: Progress: 128/256 bytes (50.00%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 32/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 128
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 64/256 bytes (25.00%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 64
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=32 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 32/256 bytes (12.50%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 0, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 32/256 bytes (12.50%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 0, adding 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 1, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 32 - 0 = 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/8 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Current input bytes available: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/8 bytes, current_input_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 8 - 0 = 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: IntegerAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: ScalarRegister(28)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Adding new event to queue: remained_cycle=1, target_register=ScalarRegister(28), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=160/256 bytes, result buffer completed=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=64/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Trying to issue instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function instruction cycles: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Function unit VectorAlu can accept new instruction, issuing
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Issuing instruction: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Is vector instruction: true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Vector config - vlen: 4096 bits (512 bytes)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Vector config - sew: 32 bits (4 bytes)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Vector config - vl: 64
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Calculated total_bytes: 256 (should be: 256)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting input buffer for FunctionUnit(VectorAlu) with 2 resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Setting output buffer for FunctionUnit(VectorAlu): Type=Register(VectorRegister(9)), Target size=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::fetch: Advancing PC from 9 to 10
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding task: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding vector register task: register ID: 10, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding vector register task: register ID: 9, resource index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Adding vector register task: register ID: 9, resource index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Instruction issued successfully, PC advanced
12:42:34 [INFO] ========== Simulation for cycle 13 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 14 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(28), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(28) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(28), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(28) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(30)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(28)), Current=0/8 bytes (0.00%), Consumed=0 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 28, rs1: 28, rs2: 30 }, destination: ScalarRegister(28), resource: [ScalarRegister(28), ScalarRegister(30)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(28) Task [0]: Progress: 0/8 bytes (0.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(28)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [1], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [1]: Progress: 32/256 bytes (12.50%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 3, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [3], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [3]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 128/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [3]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=160 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [3]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [3]: Progress: 160/256 bytes (62.50%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 2, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [2], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 64/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 160
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [2]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [2]: Progress: 96/256 bytes (37.50%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 96
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 32/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=64 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 64/256 bytes (25.00%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 32/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 64
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 0, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 64/256 bytes (25.00%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 0, adding 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 1, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 0 - 0 = 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] No bytes available for this event, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No new event generated, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=16/256 bytes (6.25%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 64 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=16/256 bytes, current_input_bytes=64 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 16 = 240 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 64 - 16 = 48 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=2, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=ScalarRegister(28), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Event completed: target_register=ScalarRegister(28), result_bytes=8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 8 bytes for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=8/8 bytes (100.00%), Total processed=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Cannot free unit: ResultBuffer not fully consumed yet. Current: 8/8 bytes, Consumed: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=192/256 bytes, result buffer completed=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=96/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 14 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 15 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for ScalarRegister(28), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process ScalarRegister(28) Task [0], UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Progress: 0/8 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: ScalarRegister(28), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 8 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for ScalarRegister(28) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 8 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 8 }), target unit: FuncKey(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(IntegerAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 8 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 8 }) for owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=8 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(IntegerAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(28)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(ScalarRegister(30)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(ScalarRegister(28)), Current=0/8 bytes (0.00%), Consumed=8 bytes, Total processed=0/8 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: ADD { rd: 28, rs1: 28, rs2: 30 }, destination: ScalarRegister(28), resource: [ScalarRegister(28), ScalarRegister(30)], func_unit_key: IntegerAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 8, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for ScalarRegister(28) Task [0]: UnitKey: FuncKey(IntegerAlu), Behavior: Write, Current Progress: 0/8 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: ScalarRegister(28) Task [0]: Progress: 8/8 bytes (100.00%), UnitKey: FuncKey(IntegerAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for ScalarRegister(28) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for ScalarRegister(28)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [1], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 32/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [1]: Progress: 64/256 bytes (25.00%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 64
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 3, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [3], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [3]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 160/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [3]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=192 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [3]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [3]: Progress: 192/256 bytes (75.00%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 2, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [2], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 96/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 192
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [2]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [2]: Progress: 128/256 bytes (50.00%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 128
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 64/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=96 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 96/256 bytes (37.50%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 64/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 96
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 0, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 96/256 bytes (37.50%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 0, adding 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 1, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 0 - 0 = 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] No bytes available for this event, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No new event generated, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=2, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=32/256 bytes (12.50%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 96 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=32/256 bytes, current_input_bytes=96 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 32 = 224 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 96 - 32 = 64 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 48/256 bytes (18.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=8/8 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer is fully consumed, freeing unit
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] ResultBuffer check passed, clearing occupied flag and current event
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for FunctionUnit(IntegerAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Unit freed successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=224/256 bytes, result buffer completed=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=128/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 15 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 16 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [1], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 64/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [1]: Progress: 96/256 bytes (37.50%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 96
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 3, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [3], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [3]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 192/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [3]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=224 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [3]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [3]: Progress: 224/256 bytes (87.50%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 2, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [2], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 128/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 224
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [2]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [2]: Progress: 160/256 bytes (62.50%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 160
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 96/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=128 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 128/256 bytes (50.00%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 96/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 128
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 0, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 128/256 bytes (50.00%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 0, adding 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 1, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 0 - 0 = 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] No bytes available for this event, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No new event generated, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=48/256 bytes (18.75%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 128 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=48/256 bytes, current_input_bytes=128 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 48 = 208 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 128 - 48 = 80 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=4, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task not completed: current_pos=256/256 bytes, result buffer completed=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=160/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 16 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 17 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [1], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 96/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [1]: Progress: 128/256 bytes (50.00%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 128
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 3, queue length: 4
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [3], UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [3]: UnitKey: MemKey(Load(0)), Behavior: Write, Progress: 224/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [3]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(0)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(0)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(8)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=256 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 10, rs1: 8, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(8) }, reg: VectorRegister(10) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [3]: UnitKey: MemKey(Load(0)), Behavior: Write, Current Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [3]: Progress: 256/256 bytes (100.00%), UnitKey: MemKey(Load(0)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for VectorRegister(10) Task [3], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 2, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [2], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 160/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [2]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [2]: Progress: 192/256 bytes (75.00%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 192
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 128/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=160 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 160/256 bytes (62.50%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 128/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 160
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 0, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 160/256 bytes (62.50%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 1, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 0 - 0 = 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] No bytes available for this event, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No new event generated, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=4, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=64/256 bytes (25.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 160 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=64/256 bytes, current_input_bytes=160 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 64 = 192 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 160 - 64 = 96 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 80/256 bytes (31.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=5, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 0 task completed: current_pos=256/256 bytes, result buffer completed=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=192/256 bytes, result buffer completed=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Clearing read port 0: releasing resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for MemoryUnit(Load(0))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 17 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 18 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [1], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 128/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [1]: Progress: 160/256 bytes (62.50%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 160
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 2, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [2], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 192/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [2]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [2]: Progress: 224/256 bytes (87.50%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 224
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 160/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=192 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 192/256 bytes (75.00%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 160/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 192
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 0, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 192/256 bytes (75.00%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 1, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 0 - 0 = 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] No bytes available for this event, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No new event generated, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=5, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=80/256 bytes (31.25%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 192 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=80/256 bytes, current_input_bytes=192 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 80 = 176 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 192 - 80 = 112 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=224/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 18 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 19 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [1], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 160/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [1]: Progress: 192/256 bytes (75.00%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 192
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 2, queue length: 3
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [2], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 224/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [2]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [2]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [2]: Progress: 256/256 bytes (100.00%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for VectorRegister(10) Task [2], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 0 bytes, Next task position: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length is 0, no event generated
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 192/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=224 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 224/256 bytes (87.50%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 192/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 224
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 0, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 224/256 bytes (87.50%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Auto-increasing memory data: read port 1, adding 32 bytes
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 0 - 0 = 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] No bytes available for this event, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] No new event generated, waiting for more input data
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=96/256 bytes (37.50%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 224 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=96/256 bytes, current_input_bytes=224 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 96 = 160 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 224 - 96 = 128 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 112/256 bytes (43.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 32 bytes for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=32/256 bytes (12.50%), Total processed=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task not completed: current_pos=256/256 bytes, result buffer completed=false
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 19 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: false
12:42:34 [INFO] ========== Starting simulation for cycle 20 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [1], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 192/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [1]: Progress: 224/256 bytes (87.50%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 32 bytes, Next task position: 224
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=16 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 16/256 bytes (6.25%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 16
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 16/256 bytes (6.25%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [1], UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Progress: 224/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: MemKey(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: MemKey(Load(1)), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for MemoryUnit(Load(1)):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(ScalarRegister(31)), Progress=8/8 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Memory, Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(11)), Current=0/256 bytes (0.00%), Consumed=256 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Mem(MemInst { raw: VLE { vrd: 11, rs1: 31, width: 64 }, dir: Read, mem_addr: MemAddr { dependency: ScalarRegister(31) }, reg: VectorRegister(11) })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [1]: UnitKey: MemKey(Load(1)), Behavior: Write, Current Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [1]: Progress: 256/256 bytes (100.00%), UnitKey: MemKey(Load(1)), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for VectorRegister(11) Task [1], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(11), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(11) Task [0], UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Progress: 224/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(11), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(11) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Producer(ProducerEvent { resource_index: 0, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=16 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(11) Task [0]: UnitKey: FuncKey(VectorMul), Behavior: Read, Current Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(11) Task [0]: Progress: 256/256 bytes (100.00%), UnitKey: FuncKey(VectorMul), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for VectorRegister(11) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(11)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=0/256 bytes (0.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=0/256 bytes, current_input_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 0 = 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 16 - 0 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=112/256 bytes (43.75%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=112/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 112 = 144 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 112 = 144 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Read port 1 task completed: current_pos=256/256 bytes, result buffer completed=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::memory_unit: Clearing read port 1: releasing resources
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for MemoryUnit(Load(1))
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 20 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 21 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [1], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 224/256 bytes, Resource Index: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [1]: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 1, append_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 1, append_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 1, append length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=32 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 1, accepted_length: 32, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [1]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [1]: Progress: 256/256 bytes (100.00%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for VectorRegister(9) Task [1], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 16/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 16/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=32 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 16/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 32/256 bytes (12.50%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 16/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 16/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 16/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 32/256 bytes (12.50%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=16/256 bytes (6.25%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=16/256 bytes, current_input_bytes=32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 16 = 240 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 32 - 16 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=2, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=128/256 bytes (50.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=128/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 128 = 128 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 128 = 128 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 144/256 bytes (56.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 21 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 22 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=32/256 bytes (12.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 32/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=48 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 48/256 bytes (18.75%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 32/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 48
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=48/256 bytes (18.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 48/256 bytes (18.75%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=2, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=32/256 bytes (12.50%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 48 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=32/256 bytes, current_input_bytes=48 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 32 = 224 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 48 - 32 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 48/256 bytes (18.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=144/256 bytes (56.25%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=144/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 144 = 112 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 144 = 112 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 22 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 23 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=0 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=48/256 bytes (18.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 0, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 0/256 bytes (0.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 48/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 48/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=64 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 48/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 64/256 bytes (25.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 48/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 48/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 64
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=0 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 48/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 64/256 bytes (25.00%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=48/256 bytes (18.75%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 64 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=48/256 bytes, current_input_bytes=64 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 48 = 208 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 64 - 48 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=160/256 bytes (62.50%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=160/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 160 = 96 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 160 = 96 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 176/256 bytes (68.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 23 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 24 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 0/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=64/256 bytes (25.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=16 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 0/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 16/256 bytes (6.25%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 64/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=80 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 80/256 bytes (31.25%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 64/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 80
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=80/256 bytes (31.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=16 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 80/256 bytes (31.25%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=64/256 bytes (25.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 80 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=64/256 bytes, current_input_bytes=80 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 64 = 192 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 80 - 64 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 80/256 bytes (31.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=176/256 bytes (68.75%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=176/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 176 = 80 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 176 = 80 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 24 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 25 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 16/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 16/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=80/256 bytes (31.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=32 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 16/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 32/256 bytes (12.50%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 80/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 80/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=96 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 80/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 96/256 bytes (37.50%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 80/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 80/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 96
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=32 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 80/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 96/256 bytes (37.50%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=80/256 bytes (31.25%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 96 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=80/256 bytes, current_input_bytes=96 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 80 = 176 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 96 - 80 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=192/256 bytes (75.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=192/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 192 = 64 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 192 = 64 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 208/256 bytes (81.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 25 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 26 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 32/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=96/256 bytes (37.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=48 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 32/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 48/256 bytes (18.75%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 96/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=112 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 112/256 bytes (43.75%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 96/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 112
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=112/256 bytes (43.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=48 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 112/256 bytes (43.75%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=96/256 bytes (37.50%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 112 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=96/256 bytes, current_input_bytes=112 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 96 = 160 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 112 - 96 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 112/256 bytes (43.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=208/256 bytes (81.25%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=208/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 208 = 48 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 208 = 48 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 26 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 27 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 48/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 48/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=112/256 bytes (43.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=64 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 48/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 64/256 bytes (25.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 112/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 112/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=128 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 112/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 128/256 bytes (50.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 112/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 112/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 128
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=64 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 112/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 128/256 bytes (50.00%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=112/256 bytes (43.75%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 128 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=112/256 bytes, current_input_bytes=128 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 112 = 144 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 128 - 112 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=224/256 bytes (87.50%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=224/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 224 = 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 224 = 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 240/256 bytes (93.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 27 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 28 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 64/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=128/256 bytes (50.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=80 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 64/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 80/256 bytes (31.25%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 128/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=144 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 144/256 bytes (56.25%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 128/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 144
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=144/256 bytes (56.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=80 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 144/256 bytes (56.25%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=128/256 bytes (50.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 144 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=128/256 bytes, current_input_bytes=144 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 128 = 128 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 144 - 128 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 144/256 bytes (56.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=240/256 bytes (93.75%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=240/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 240 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 240 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorMul
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Adding new event to queue: remained_cycle=6, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 28 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 29 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 80/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 80/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=144/256 bytes (56.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=96 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 80/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 96/256 bytes (37.50%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 144/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 144/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=160 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 144/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 160/256 bytes (62.50%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 144/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 144/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 160
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=96 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 144/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 160/256 bytes (62.50%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=144/256 bytes (56.25%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 160 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=144/256 bytes, current_input_bytes=160 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 144 = 112 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 160 - 144 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=6, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=6 -> 5, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 160 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=5, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 29 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 30 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 96/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=160/256 bytes (62.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=112 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 96/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 112/256 bytes (43.75%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 160/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=176 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 176/256 bytes (68.75%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 160/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 176
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=176/256 bytes (68.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=112 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 176/256 bytes (68.75%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=160/256 bytes (62.50%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 176 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=160/256 bytes, current_input_bytes=176 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 160 = 96 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 176 - 160 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 176/256 bytes (68.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=5, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=5 -> 4, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 176 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=4, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 30 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 31 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 112/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 112/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=176/256 bytes (68.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=128 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 112/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 128/256 bytes (50.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 176/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 176/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=192 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 176/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 192/256 bytes (75.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 176/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 176/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 192
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=128 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 176/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 192/256 bytes (75.00%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=176/256 bytes (68.75%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 192 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=176/256 bytes, current_input_bytes=192 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 176 = 80 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 192 - 176 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=4, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=4 -> 3, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 192 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 31 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 32 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 128/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=192/256 bytes (75.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=144 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 128/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 144/256 bytes (56.25%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 192/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=208 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 208/256 bytes (81.25%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 192/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 208
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=208/256 bytes (81.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=144 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 208/256 bytes (81.25%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=192/256 bytes (75.00%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 208 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=192/256 bytes, current_input_bytes=208 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 192 = 64 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 208 - 192 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 208/256 bytes (81.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 208 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=2, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 32 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 33 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 144/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 144/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=208/256 bytes (81.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=160 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 144/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 160/256 bytes (62.50%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 208/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 208/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=224 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 208/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 224/256 bytes (87.50%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 208/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 208/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 224
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=160 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 208/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 224/256 bytes (87.50%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=208/256 bytes (81.25%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 224 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=208/256 bytes, current_input_bytes=224 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 208 = 48 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 224 - 208 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=2, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 224 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 33 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 34 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 160/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=224/256 bytes (87.50%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=176 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 160/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 176/256 bytes (68.75%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 224/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=240 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 240/256 bytes (93.75%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 224/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (middle task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Update length: 16 bytes, Next task position: 240
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Max forward bytes: 32
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Generating event with update length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=240/256 bytes (93.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=176 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 240/256 bytes (93.75%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=224/256 bytes (87.50%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 240 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=224/256 bytes, current_input_bytes=240 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 224 = 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 240 - 224 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 240/256 bytes (93.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Event completed: target_register=VectorRegister(10), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 240 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 34 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 35 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 176/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 176/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=240/256 bytes (93.75%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=192 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 176/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 192/256 bytes (75.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 1, queue length: 2
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [1], UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 240/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Progress: 240/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [1]: Consumer(ConsumerEvent { maximum_consume_length: 16 }), updating current index to: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 16 }), target unit: FuncKey(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorMul), event: Consumer(ConsumerEvent { maximum_consume_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 16 }) for owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorMul):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(11)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(10)), Current=0/256 bytes (0.00%), Consumed=256 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFMUL_VV { vrd: 10, vrs1: 11, vrs2: 10 }, destination: VectorRegister(10), resource: [VectorRegister(11), VectorRegister(10)], func_unit_key: VectorMul })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [1]: UnitKey: FuncKey(VectorMul), Behavior: Write, Current Progress: 240/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [1]: Progress: 256/256 bytes (100.00%), UnitKey: FuncKey(VectorMul), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for VectorRegister(10) Task [1], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(10), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(10) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 240/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Progress: 240/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(10), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(10) Task [0]: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Producer(ProducerEvent { resource_index: 0, append_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Producer(ProducerEvent { resource_index: 0, append_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling producer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Resource index: 0, append length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Producer result: accepted=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=192 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Producer(ProducerEventResult { resource_index: 0, accepted_length: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(10) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Read, Current Progress: 240/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(10) Task [0]: Progress: 256/256 bytes (100.00%), UnitKey: FuncKey(VectorAlu), Behavior: Read
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for VectorRegister(10) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(10)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=240/256 bytes (93.75%), result=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event generator not complete, checking for new events
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Current input bytes available: 256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Generating next event: processed_bytes=240/256 bytes, current_input_bytes=256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ===== Calculating bytes_this_event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] bytes_per_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] total_bytes - processed_bytes: 256 - 240 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] current_bytes - processed_bytes: 256 - 240 = 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] Final bytes_this_event: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [BYTES-CALC] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ===== EventGenerator created new event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Unit type: VectorAlu
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Target register: VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] Total progress: 256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Adding new event to queue: remained_cycle=3, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] ResultBuffer is fully consumed, freeing unit
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] ResultBuffer check passed, clearing occupied flag and current event
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for FunctionUnit(VectorMul)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Unit freed successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 35 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 36 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 192/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=208 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 192/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 208/256 bytes (81.25%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=3, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=3 -> 2, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 208 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=2, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 36 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 37 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 208/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 208/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=224 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 208/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 224/256 bytes (87.50%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=2, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=2 -> 1, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 224 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 37 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 38 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 224/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 32 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 32 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 32 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 32 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 32 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 32 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=240 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 224/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 240/256 bytes (93.75%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=1, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Decreasing event cycle: remained_cycle=1 -> 0, target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Event completed: target_register=VectorRegister(9), result_bytes=16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Increasing result buffer by 16 bytes for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Result buffer after increase: Current=16/256 bytes (6.25%), Total processed=16/256 bytes (6.25%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 1 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Cannot free unit: ResultBuffer not fully consumed yet. Current: 16/256 bytes, Consumed: 240 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 38 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: false, memory unit idle: true
12:42:34 [INFO] ========== Starting simulation for cycle 39 ==========
12:42:34 [INFO] Step 1.1: Processing result areas of all units with register file content
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing register file
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing register task queue, length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Starting event generation for VectorRegister(9), current index: 0, queue length: 1
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Attempting to process VectorRegister(9) Task [0], UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 240/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Progress: 240/256 bytes, Resource Index: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ===== Register forwarding (last task) =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Register: VectorRegister(9), Task: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] Forward bytes: 16 bytes (max allowed: 32)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Successfully generated event for VectorRegister(9) Task [0]: Consumer(ConsumerEvent { maximum_consume_length: 16 }), updating current index to: 0
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Generated register event: Consumer(ConsumerEvent { maximum_consume_length: 16 }), target unit: FuncKey(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing buffer event: FuncKey(VectorAlu), event: Consumer(ConsumerEvent { maximum_consume_length: 16 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Processing buffer event: Consumer(ConsumerEvent { maximum_consume_length: 16 }) for owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ===== BufferPair handling consumer event =====
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Owner: FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Maximum consume length: 16 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] Consumer result: consumed=16 bytes, remaining=0 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [FORWARD-INFO] ==========================================
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current status for FunctionUnit(VectorAlu):
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Input buffer resources:
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[0]: Type=Register(VectorRegister(10)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair]   Resource[1]: Type=Register(VectorRegister(9)), Progress=256/256 bytes (100.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Output buffer: Type=Register(VectorRegister(9)), Current=0/256 bytes (0.00%), Consumed=256 bytes, Total processed=0/256 bytes (0.00%)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Current instruction: Func(FuncInst { raw: VFADD_VV { vrd: 9, vrs1: 10, vrs2: 9 }, destination: VectorRegister(9), resource: [VectorRegister(10), VectorRegister(9)], func_unit_key: VectorAlu })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Buffer event processing result: Consumer(ConsumerEventResult { consumed_bytes: 16, remaining_bytes: 0 })
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Processing event result for VectorRegister(9) Task [0]: UnitKey: FuncKey(VectorAlu), Behavior: Write, Current Progress: 240/256 bytes
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task status after processing: VectorRegister(9) Task [0]: Progress: 256/256 bytes (100.00%), UnitKey: FuncKey(VectorAlu), Behavior: Write
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: Task completed for VectorRegister(9) Task [0], removing from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::register: No events generated for VectorRegister(9)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Register file processing completed
12:42:34 [INFO] Step 1.2: Increasing memory-type content in input buffer
12:42:34 [INFO] Step 1.3: Increasing consumed bytes for memory-type in write port result buffer
12:42:34 [INFO] Step 2: Updating event queues of all units
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing function unit event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorSlide event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorSlide] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Starting handle_event: event_queue_size=0, occupied=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Processing current event generator
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [EventGenerator] Checking if complete: processed_bytes=256/256 bytes (100.00%), result=true
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] EventGenerator is end
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] ResultBuffer is fully consumed, freeing unit
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] ResultBuffer check passed, clearing occupied flag and current event
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] Clearing all buffers for FunctionUnit(VectorAlu)
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::buffer: [BufferPair] All buffers cleared successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Unit freed successfully
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntergerDiv event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntergerDiv] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit VectorMul event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [VectorMul] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit FloatAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [FloatAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Processing function unit IntegerAlu event queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Starting handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Completed and removed 0 events from queue
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] No current event generator active
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim::unit::function_unit: [IntegerAlu] Finished handle_event: event_queue_size=0, occupied=false
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Start processing memory unit event queue
12:42:34 [INFO] Step 3: Fetching new instructions and checking if they can be issued
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: No more instructions to issue
12:42:34 [INFO] ========== Simulation for cycle 39 completed ==========
12:42:34 [DEBUG] (1) ruscv_vector_sim::sim: Checking if simulation is complete: fetch unit idle: true, function units idle: true, memory unit idle: true
12:42:34 [INFO] Main simulation loop ended, total cycles: 40
