# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do FSM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 8 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 8/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:47 on Apr 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 8" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 8/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 14:42:47 on Apr 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 8 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 8/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:47 on Apr 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 8" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 8/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:42:47 on Apr 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:42:47 on Apr 28,2020
# Loading work.tb
# Loading work.FSM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 8/tb.v(45)
#    Time: 30 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 8/tb.v line 45
# End time: 14:43:13 on Apr 28,2020, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
