###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Tue Mar 22 18:35:03 2022
#  Design:            top
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (2.536 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.514
            Slack:=          2.536
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.410   0.318    1.474  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3473/Q                              -      B->Q    F     NO2I1X1         1  0.430   0.077    1.552  
  top_INST/CPU_REGS_regs_lo_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q    F     OR2X1           1  0.113   0.162    1.714  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D       F     DLLQX1          1  0.064   0.000    1.714  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 2: MET (2.542 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.508
            Slack:=          2.542
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.410   0.318    1.474  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3451/Q                              -      B->Q    F     NO2X1           1  0.430   0.077    1.552  
  top_INST/CPU_REGS_regs_lo_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q    F     OR2X1           1  0.112   0.156    1.708  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.708  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 3: MET (2.542 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.508
            Slack:=          2.542
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.410   0.317    1.474  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3459/Q                              -      B->Q    F     NO2I1X1         1  0.430   0.072    1.546  
  top_INST/CPU_REGS_regs_lo_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q    F     OR2X1           1  0.108   0.162    1.708  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D       F     DLLQX1          1  0.065   0.000    1.708  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 4: MET (2.544 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.506
            Slack:=          2.544
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.410   0.316    1.473  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3464/Q                              -      B->Q    F     NO2X1           1  0.430   0.078    1.551  
  top_INST/CPU_REGS_regs_lo_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q    F     OR2X1           1  0.112   0.156    1.706  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.706  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (2.544 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.506
            Slack:=          2.544
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.410   0.317    1.474  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3471/Q                              -      B->Q    F     NO2I1X1         1  0.430   0.077    1.551  
  top_INST/CPU_REGS_regs_lo_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q    F     OR2X1           1  0.112   0.155    1.706  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.706  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (2.546 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.504
            Slack:=          2.546
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.410   0.317    1.474  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3452/Q                              -      B->Q    F     NO2X1           1  0.430   0.072    1.545  
  top_INST/CPU_REGS_regs_lo_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q    F     OR2X1           1  0.106   0.158    1.704  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.704  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (2.550 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.500
            Slack:=          2.550
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.410   0.318    1.474  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3460/Q                              -      B->Q    F     NO2X1           1  0.430   0.073    1.547  
  top_INST/CPU_REGS_regs_lo_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q    F     OR2X1           1  0.107   0.153    1.700  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.700  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (2.553 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.497
            Slack:=          2.553
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.292    1.433  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3458/Q                              -      B->Q    F     NO2I1X1         1  0.389   0.099    1.533  
  top_INST/CPU_REGS_regs_hi_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q    F     OR2X1           1  0.130   0.164    1.697  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.697  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (2.564 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.486
            Slack:=          2.564
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.292    1.433  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3449/Q                              -      B->Q    F     NO2X1           1  0.389   0.079    1.512  
  top_INST/CPU_REGS_regs_hi_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q    F     OR2X1           1  0.108   0.174    1.686  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D       F     DLLQX1          1  0.079   0.000    1.686  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (2.576 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.474
            Slack:=          2.576
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.292    1.434  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3470/Q                              -      B->Q    F     NO2I1X1         1  0.389   0.071    1.504  
  top_INST/CPU_REGS_regs_hi_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q    F     OR2X1           1  0.102   0.169    1.674  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D       F     DLLQX1          1  0.075   0.000    1.674  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (2.580 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.470
            Slack:=          2.580
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.410   0.174    1.331  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3474/Q                              -      AN->Q   F     NO2I1X1         1  0.255   0.183    1.514  
  top_INST/CPU_REGS_regs_lo_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q    F     OR2X1           1  0.097   0.156    1.670  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.670  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (2.585 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.465
            Slack:=          2.585
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.292    1.433  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3456/Q                              -      B->Q    F     NO2X1           1  0.389   0.074    1.507  
  top_INST/CPU_REGS_regs_hi_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q    F     OR2X1           1  0.103   0.158    1.665  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.665  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (2.586 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.464
            Slack:=          2.586
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.175    1.316  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3457/Q                              -      AN->Q   F     NO2I1X1         1  0.261   0.192    1.508  
  top_INST/CPU_REGS_regs_hi_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q    F     OR2X1           1  0.105   0.156    1.664  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.664  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (2.587 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.463
            Slack:=          2.587
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.292    1.433  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3472/Q                              -      B->Q    F     NO2I1X1         1  0.389   0.072    1.505  
  top_INST/CPU_REGS_regs_hi_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q    F     OR2X1           1  0.102   0.158    1.663  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.663  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (2.587 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.463
            Slack:=          2.587
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.410   0.174    1.330  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3453/Q                              -      B->Q    F     AND2X1          1  0.255   0.178    1.508  
  top_INST/CPU_REGS_regs_lo_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.155    1.663  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D       F     DLLQX1          1  0.071   0.000    1.663  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (2.587 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.463
            Slack:=          2.587
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.410   0.174    1.331  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3455/Q                              -      AN->Q   F     NO2I1X1         1  0.255   0.176    1.506  
  top_INST/CPU_REGS_regs_lo_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q    F     OR2X1           1  0.091   0.156    1.663  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D       F     DLLQX1          1  0.064   0.000    1.663  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (2.590 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.460
            Slack:=          2.590
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.174    1.316  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3466/Q                              -      B->Q    F     AND2X1          1  0.261   0.181    1.497  
  top_INST/CPU_REGS_regs_hi_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q    F     OR2X1           1  0.052   0.163    1.660  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D       F     DLLQX1          1  0.080   0.000    1.660  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (2.591 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.459
            Slack:=          2.591
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.410   0.174    1.330  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3467/Q                              -      B->Q    F     AND2X1          1  0.255   0.178    1.508  
  top_INST/CPU_REGS_regs_lo_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.151    1.659  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D       F     DLLQX1          1  0.067   0.000    1.659  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (2.591 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.459
            Slack:=          2.591
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.291    1.433  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3465/Q                              -      B->Q    F     NO2X1           1  0.389   0.074    1.506  
  top_INST/CPU_REGS_regs_hi_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q    F     OR2X1           1  0.103   0.152    1.659  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.659  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (2.596 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.454
            Slack:=          2.596
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.292    1.433  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3448/Q                              -      B->Q    F     NO2X1           1  0.389   0.069    1.503  
  top_INST/CPU_REGS_regs_hi_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q    F     OR2X1           1  0.099   0.152    1.654  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.654  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (2.596 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.454
            Slack:=          2.596
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.410   0.174    1.330  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3463/Q                              -      B->Q    F     AND2X1          1  0.255   0.178    1.508  
  top_INST/CPU_REGS_regs_lo_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.145    1.654  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.654  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (2.601 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.449
            Slack:=          2.601
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.174   0.277    1.157  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.410   0.174    1.330  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3469/Q                              -      B->Q    F     AND2X1          1  0.255   0.177    1.507  
  top_INST/CPU_REGS_regs_lo_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q    F     OR2X1           1  0.049   0.143    1.649  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.649  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 23: MET (2.607 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.443
            Slack:=          2.607
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.174    1.316  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3454/Q                              -      AN->Q   F     NO2I1X1         1  0.261   0.179    1.495  
  top_INST/CPU_REGS_regs_hi_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q    F     OR2X1           1  0.092   0.148    1.643  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D       F     DLLQX1          1  0.054   0.000    1.643  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (2.609 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.441
            Slack:=          2.609
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.175    1.316  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3462/Q                              -      B->Q    F     AND2X1          1  0.261   0.182    1.498  
  top_INST/CPU_REGS_regs_hi_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q    F     OR2X1           1  0.053   0.143    1.641  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.641  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (2.610 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.440
            Slack:=          2.610
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.174    1.316  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3450/Q                              -      B->Q    F     AND2X1          1  0.261   0.181    1.497  
  top_INST/CPU_REGS_regs_hi_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q    F     OR2X1           1  0.052   0.143    1.640  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.640  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (2.613 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.437
            Slack:=          2.613
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.174   0.261    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.174    1.316  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3468/Q                              -      B->Q    F     AND2X1          1  0.261   0.180    1.496  
  top_INST/CPU_REGS_regs_hi_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.141    1.637  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.637  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                   -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (2.651 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.399
            Slack:=          2.651
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  WAIT                                           -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                       -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                         -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                      -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                       -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                      -      B->Q    R     NA2X1           3  0.174   0.275    1.155  
  top_INST/CPU_REGS_n_8259                       -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3447/Q                      -      B->Q    F     NO2X1           2  0.410   0.118    1.273  
  top_INST/CPU_REGS_n_138                        -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3419/Q                      -      C->Q    F     AO21X1          1  0.151   0.181    1.454  
  top_INST/CPU_REGS_n_131                        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q    F     OR2X1           1  0.059   0.144    1.599  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.599  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  CLK                                             -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                         -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                           -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#---------------------------------------------------------------------------------------------------------------
Path 28: MET (2.783 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.267
            Slack:=          2.783
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q                    -      B->Q    F     AND2X1          2  0.174   0.185    1.065  
  top_INST/n_1003                      -      -       -     (net)           2      -       -        -  
  top_INST/g13202/Q                    -      A->Q    R     INX1            1  0.084   0.044    1.108  
  top_INST/n_78                        -      -       -     (net)           1      -       -        -  
  top_INST/g13183/Q                    -      C->Q    F     ON21X1          2  0.048   0.062    1.171  
  top_INST/n_1032                      -      -       -     (net)           2      -       -        -  
  top_INST/g13182/Q                    -      A->Q    F     OR2X1           1  0.082   0.150    1.321  
  top_INST/n_1030                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/g7/Q       -      A->Q    F     OR2X1           1  0.059   0.146    1.467  
  top_INST/RC_CG_HIER_INST4/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.467  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                 -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------
Path 29: MET (2.923 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.127
            Slack:=          2.923
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q                    -      B->Q    F     AND2X1          2  0.174   0.185    1.065  
  top_INST/n_1003                      -      -       -     (net)           2      -       -        -  
  top_INST/g13202/Q                    -      A->Q    R     INX1            1  0.084   0.044    1.108  
  top_INST/n_78                        -      -       -     (net)           1      -       -        -  
  top_INST/g13183/Q                    -      C->Q    F     ON21X1          2  0.048   0.062    1.171  
  top_INST/n_1032                      -      -       -     (net)           2      -       -        -  
  top_INST/RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.082   0.156    1.327  
  top_INST/RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.066   0.000    1.327  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                 -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------
Path 30: MET (3.038 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.012
            Slack:=          3.038
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3497/Q                     -      C->Q    F     AND3X1          1  0.174   0.184    1.064  
  top_INST/CPU_REGS_n_151                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q    F     OR2X1           1  0.055   0.147    1.212  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.212  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                          -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (3.072 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.978
            Slack:=          3.072
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3519/Q                     -      B->Q    F     AND2X1          1  0.174   0.155    1.035  
  top_INST/CPU_REGS_n_125                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q    F     OR2X1           1  0.048   0.143    1.178  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.178  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                          -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#--------------------------------------------------------------------------------------------------------------
Path 32: MET (3.076 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.974
            Slack:=          3.076
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g38012/Q                    -      B->Q    F     AND2X1          1  0.174   0.155    1.034  
  top_INST/CPU_REGS_n_126                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q    F     OR2X1           1  0.048   0.140    1.174  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.174  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                          -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#--------------------------------------------------------------------------------------------------------------
Path 33: MET (3.084 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.966
            Slack:=          3.084
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g36557/Q                    -      C->Q    F     OA21X1          1  0.174   0.141    1.021  
  top_INST/n_1031                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.074   0.145    1.166  
  top_INST/RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.166  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                 -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------
Path 34: MET (3.201 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.849
            Slack:=          3.201
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.174   0.169    1.049  
  top_INST/RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.049  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                 -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#-----------------------------------------------------------------------------------------------------
Path 35: MET (3.243 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.807
            Slack:=          3.243
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.553    0.753  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/g37929/Q                             -      B->Q    F     NO3I1X1         1  0.092   0.064    0.817  
  top_INST/n_1244                               -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q    F     OR2X1           1  0.204   0.191    1.007  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D       F     DLLQX1          1  0.071   0.000    1.007  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                          -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#--------------------------------------------------------------------------------------------------------------
Path 36: MET (3.278 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          4.250              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.250
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.772
            Slack:=          3.278
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3496/Q                     -      C->Q    F     NO3I1X1         1  0.092   0.062    0.814  
  top_INST/CPU_REGS_n_143                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q    F     OR2X1           1  0.120   0.158    0.972  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    0.972  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                          -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN      F     DLLQX1         75  0.200   0.000    4.250  
#--------------------------------------------------------------------------------------------------------------
Path 37: MET (6.660 ns) Setup Check with Pin top_INST/FNMI_reg/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/FNMI_reg/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.495
    Required Time:=          8.005
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.146
            Slack:=          6.660
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  WAIT                       -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y   -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                     -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q  -      A->Q    F     INX1            9  0.092   0.128    0.880  
  top_INST/CPU_REGS_n_8319   -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q          -      B->Q    F     AND2X1          2  0.174   0.185    1.065  
  top_INST/n_1003            -      -       -     (net)           2      -       -        -  
  top_INST/g13994/Q          -      B->Q    R     NO2X1           1  0.084   0.090    1.155  
  top_INST/n_28              -      -       -     (net)           1      -       -        -  
  top_INST/g13974/Q          -      A->Q    F     NO2X1           1  0.115   0.047    1.201  
  top_INST/n_44              -      -       -     (net)           1      -       -        -  
  top_INST/g13955/Q          -      D->Q    R     AN31X1          1  0.069   0.144    1.346  
  top_INST/n_58              -      -       -     (net)           1      -       -        -  
  top_INST/FNMI_reg/SE       -      SE      R     SDFRQX1         1  0.220   0.000    1.346  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                            -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/Q  -      A->Q    R     AND2X1         18  0.200   0.000    8.500  
  top_INST/rc_gclk                 -      -       -     (net)          18      -       -        -  
  top_INST/FNMI_reg/C              -      C       R     SDFRQX1        18  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------
Path 38: MET (6.915 ns) Setup Check with Pin top_INST/CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.494
    Required Time:=          8.006
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.891
            Slack:=          6.915
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  WAIT                           -      WAIT    F     (arrival)       1  0.135   0.000    0.200  
  WAIT                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y       -      PAD->Y  F     ICP            10  0.135   0.394    0.594  
  WAIT_I                         -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q      -      A->Q    R     INX1            9  0.093   0.139    0.733  
  top_INST/CPU_REGS_n_8319       -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q      -      B->Q    F     NA2X1           3  0.207   0.189    0.922  
  top_INST/CPU_REGS_n_8259       -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3447/Q      -      B->Q    R     NO2X1           2  0.282   0.169    1.091  
  top_INST/CPU_REGS_n_138        -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/SE  -      SE      R     SDFRQX1         2  0.205   0.000    1.091  
#----------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                           -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y       -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                         -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/C  -      C       R     SDFRQX1        75  0.200   0.000    8.500  
#---------------------------------------------------------------------------------------------
Path 39: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[2][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[2][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.195
            Slack:=          6.960
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.539    1.395  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[2][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.395  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2133             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[2][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 40: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[9][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[9][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.195
            Slack:=          6.960
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.539    1.395  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[9][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.395  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2153             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[9][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 41: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[8][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[8][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.195
            Slack:=          6.960
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.539    1.395  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[8][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.395  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2151             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[8][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 42: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[3][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[3][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.195
            Slack:=          6.960
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.538    1.395  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[3][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.395  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2135             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[3][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 43: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[11][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[11][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.195
            Slack:=          6.960
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[3]                                        -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                     -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                      -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                    -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                    -      C->Q    R     AO21X1         13  0.102   0.538    1.395  
  top_INST/CPU_REGS_n_4731                     -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[11][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.395  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2145             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[11][3]/C        -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 44: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[10][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[10][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.195
            Slack:=          6.960
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[3]                                        -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                     -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                      -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                    -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                    -      C->Q    R     AO21X1         13  0.102   0.538    1.395  
  top_INST/CPU_REGS_n_4731                     -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[10][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.395  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2129             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[10][3]/C        -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[6][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[6][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.194
            Slack:=          6.960
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.538    1.394  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[6][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.394  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2143             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[6][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 46: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[1][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[1][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.194
            Slack:=          6.960
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.538    1.394  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[1][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.394  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2157             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[1][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 47: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[5][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[5][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.194
            Slack:=          6.960
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.538    1.394  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[5][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.394  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2141             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[5][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 48: MET (6.960 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[0][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[0][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.194
            Slack:=          6.960
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.538    1.394  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[0][3]/D  -      D       R     DFRQX1         13  0.864   0.012    1.394  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk                  -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[0][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 49: MET (6.961 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[12][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[12][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.194
            Slack:=          6.961
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[3]                                        -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                     -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                      -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                    -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                    -      C->Q    R     AO21X1         13  0.102   0.538    1.394  
  top_INST/CPU_REGS_n_4731                     -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[12][3]/D  -      D       R     DFRQX1         13  0.864   0.011    1.394  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2131             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[12][3]/C        -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 50: MET (6.961 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[7][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[7][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              0.000
 
            Setup:-          0.145
    Required Time:=          8.355
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.193
            Slack:=          6.961
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.738  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.068   0.118    0.856  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.102   0.537    1.393  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[7][3]/D  -      D       R     DFRQX1         13  0.864   0.011    1.393  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q  -      A->Q    R     AND2X1          8  0.200   0.000    8.500  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2149             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[7][3]/C         -      C       R     DFRQX1          8  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------

