Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  1 13:46:52 2020
| Host         : DESKTOP-52TN4RU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file smg_control_sets_placed.rpt
| Design       : smg
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            7 |
|     12 |            3 |
|    16+ |           20 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             284 |           56 |
| No           | No                    | Yes                    |              12 |            2 |
| No           | Yes                   | No                     |             210 |           32 |
| Yes          | No                    | No                     |             280 |           50 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             152 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |             Enable Signal             |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|  clk_10/inst/clk_out1                |                                       |                                                                                  |                1 |              2 |
|  clk_system                          |                                       | U7/rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              4 |
|  FSM_sequential_Stage_reg[3]_i_3_n_0 | U3/disp                               |                                                                                  |                3 |              6 |
|  clk_100MHz_IBUF_BUFG                |                                       |                                                                                  |                4 |              8 |
|  U4/nolabel_line220/inst/Clk         | U4/FSM_onehot_state1[3]_i_1_n_0       |                                                                                  |                1 |              8 |
|  U4/nolabel_line220/inst/Clk         | U4/FSM_onehot_state2[3]_i_1_n_0       |                                                                                  |                1 |              8 |
|  FSM_sequential_Stage_reg[3]_i_3_n_0 | U3/data[5]_i_1_n_0                    |                                                                                  |                2 |              8 |
|  FSM_sequential_Stage_reg[3]_i_3_n_0 | U3/eye[3]_i_1_n_0                     |                                                                                  |                3 |              8 |
|  clk_system                          |                                       | U7/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              8 |
|  FSM_sequential_Stage_reg[3]_i_3_n_0 | U3/FSM_sequential_Stage[3]_i_1_n_0    |                                                                                  |                3 |              8 |
|  U4/nolabel_line220/inst/Clk         |                                       |                                                                                  |                3 |             12 |
|  clk_100MHz_IBUF_BUFG                | U3/Data_reg[8][1]                     |                                                                                  |                3 |             12 |
|  clk_100MHz_IBUF_BUFG                | U3/Data_reg[8][0]                     |                                                                                  |                3 |             12 |
|  FSM_sequential_Stage_reg[3]_i_3_n_0 | U3/i[7]_i_1_n_0                       |                                                                                  |                3 |             16 |
|  FSM_sequential_Stage_reg[3]_i_3_n_0 | U3/FSM_sequential_Stage[3]_i_2_n_0    |                                                                                  |                6 |             16 |
|  U4/nolabel_line220/inst/Clk         | U4/count_led2_0                       | U4/count_led2[9]_i_1_n_0                                                         |                4 |             20 |
|  U4/nolabel_line220/inst/Clk         | U4/count_led1_1                       | U4/count_led1[9]_i_1_n_0                                                         |                3 |             20 |
|  clk_system                          |                                       | U7/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             20 |
|  U4/nolabel_line220/inst/Clk         | U4/count1                             |                                                                                  |                3 |             24 |
|  U4/nolabel_line220/inst/Clk         | U4/count2                             |                                                                                  |                3 |             24 |
|  FSM_sequential_Stage_reg[3]_i_3_n_0 |                                       |                                                                                  |                9 |             24 |
|  clk_system                          | U7/Driver_HDMI0/Set_X_reg[11]_i_1_n_2 |                                                                                  |                4 |             24 |
|  clk_system                          | U7/Driver_HDMI0/Set_Y_reg[11]_i_1_n_2 |                                                                                  |                3 |             24 |
|  clk_system                          | U7/Driver_HDMI0/VSync_Cnt0            |                                                                                  |                3 |             24 |
|  clk_system                          | U7/Driver_HDMI0/si_addra              | U7/Driver_HDMI0/si_addra1                                                        |                4 |             28 |
|  clk_system                          | U7/Driver_HDMI0/kai_addra             | U7/Driver_HDMI0/kai_addra1                                                       |                4 |             28 |
|  clk_system                          | U7/Driver_HDMI0/l44_addra             | U7/Driver_HDMI0/l44_addra1                                                       |                4 |             28 |
|  clk_system                          | U7/Driver_HDMI0/r44_addra             | U7/Driver_HDMI0/r44_addra1                                                       |                4 |             28 |
|  clk_system                          | U3/E[0]                               |                                                                                  |                7 |             60 |
|  clk_100MHz_IBUF_BUFG                |                                       | U3/clk_10Hz                                                                      |                8 |             62 |
|  clk_100MHz_IBUF_BUFG                |                                       | U4/nolabel_line220/inst/Count[0]_i_1_n_0                                         |                8 |             64 |
|  clk_system                          |                                       | U7/rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             64 |
|  clk_system                          |                                       |                                                                                  |               39 |            238 |
+--------------------------------------+---------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+


