

================================================================
== Vivado HLS Report for 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s'
================================================================
* Date:           Fri Aug  5 17:07:12 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.753 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2312|     2312| 11.560 us | 11.560 us |  2312|  2312|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2306|     2306|         4|          1|          1|  2304|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     239|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      5|      190|      45|    -|
|Memory               |       15|      -|        0|       0|    -|
|Multiplexer          |        -|      -|        -|     182|    -|
|Register             |        0|      -|      152|       1|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       15|      5|      342|     467|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+----+----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+----+----+-----+
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+----+----+-----+
    |Total                                                             |                                                       |        0|      5| 190|  45|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |                         Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |w17_V_U  |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V  |       15|  0|   0|    0|  11520|    6|     1|        69120|
    +---------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                                                        |       15|  0|   0|    0|  11520|    6|     1|        69120|
    +---------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_339_p2                 |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_345_p2                 |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_351_p2                 |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_357_p2                 |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_363_p2                 |     +    |      0|  0|  23|          16|          16|
    |add_ln398_1_fu_306_p2             |     +    |      0|  0|  20|          13|          13|
    |add_ln398_2_fu_317_p2             |     +    |      0|  0|  21|          14|          13|
    |add_ln398_3_fu_328_p2             |     +    |      0|  0|  21|          14|          14|
    |add_ln398_fu_295_p2               |     +    |      0|  0|  20|          13|          12|
    |i_in_fu_276_p2                    |     +    |      0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln389_fu_270_p2              |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 239|         164|         151|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_V_blk_n           |   9|          2|    1|          2|
    |i_in_0_reg_229           |   9|          2|   12|         24|
    |real_start               |   9|          2|    1|          2|
    |res_V_V_blk_n            |   9|          2|    1|          2|
    |res_V_V_din              |  33|          6|   16|         96|
    |tmp_V_13_reg_203         |   9|          2|   16|         32|
    |tmp_V_14_reg_190         |   9|          2|   16|         32|
    |tmp_V_15_reg_177         |   9|          2|   16|         32|
    |tmp_V_16_reg_164         |   9|          2|   16|         32|
    |tmp_V_reg_216            |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 182|         38|  115|        300|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_in_0_reg_229           |  12|   0|   12|          0|
    |icmp_ln389_reg_369       |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_V_13_reg_203         |  16|   0|   16|          0|
    |tmp_V_14_reg_190         |  16|   0|   16|          0|
    |tmp_V_15_reg_177         |  16|   0|   16|          0|
    |tmp_V_16_reg_164         |  16|   0|   16|          0|
    |tmp_V_18_reg_403         |  16|   0|   16|          0|
    |tmp_V_reg_216            |  16|   0|   16|          0|
    |w17_V_load_1_reg_417     |   6|   0|    6|          0|
    |w17_V_load_2_reg_422     |   6|   0|    6|          0|
    |w17_V_load_3_reg_427     |   6|   0|    6|          0|
    |w17_V_load_4_reg_432     |   6|   0|    6|          0|
    |w17_V_load_reg_412       |   6|   0|    6|          0|
    |icmp_ln389_reg_369       |   0|   1|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 152|   1|  153|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_out         | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_write       | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+

