set_multicycle_path -setup -from [get_pins [list {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[0]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[100]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[101]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[102]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[103]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[104]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[105]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[106]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[107]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[108]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[109]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[10]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[110]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[111]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[112]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[113]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[114]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[115]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[116]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[117]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[118]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[119]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[11]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[120]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[121]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[122]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[123]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[124]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[125]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[126]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[127]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[128]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[129]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[12]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[130]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[131]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[132]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[133]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[134]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[135]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[136]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[137]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[138]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[139]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[13]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[140]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[141]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[142]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[143]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[144]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[145]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[146]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[147]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[148]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[149]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[14]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[150]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[151]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[152]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[153]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[154]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[155]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[156]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[157]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[158]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[159]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[15]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[160]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[161]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[162]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[163]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[164]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[165]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[166]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[167]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[168]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[169]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[16]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[170]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[171]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[172]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[173]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[174]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[175]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[176]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[177]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[178]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[179]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[17]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[180]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[181]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[182]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[183]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[184]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[185]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[186]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[187]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[188]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[189]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[18]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[190]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[191]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[192]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[193]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[194]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[195]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[196]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[197]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[198]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[199]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[19]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[1]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[200]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[201]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[202]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[203]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[204]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[205]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[206]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[207]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[208]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[209]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[20]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[210]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[211]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[212]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[213]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[214]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[215]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[216]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[217]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[218]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[219]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[21]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[220]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[221]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[222]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[223]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[224]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[225]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[226]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[227]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[228]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[229]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[22]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[230]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[231]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[232]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[233]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[234]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[235]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[236]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[237]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[238]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[239]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[23]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[240]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[241]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[242]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[243]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[244]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[245]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[246]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[247]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[248]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[249]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[24]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[250]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[251]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[252]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[253]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[254]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[255]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[25]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[26]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[27]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[28]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[29]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[2]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[30]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[31]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[32]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[33]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[34]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[35]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[36]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[37]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[38]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[39]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[3]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[40]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[41]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[42]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[43]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[44]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[45]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[46]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[47]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[48]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[49]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[4]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[50]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[51]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[52]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[53]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[54]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[55]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[56]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[57]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[58]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[59]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[5]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[60]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[61]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[62]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[63]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[64]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[65]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[66]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[67]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[68]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[69]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[6]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[70]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[71]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[72]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[73]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[74]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[75]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[76]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[77]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[78]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[79]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[7]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[80]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[81]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[82]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[83]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[84]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[85]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[86]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[87]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[88]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[89]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[8]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[90]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[91]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[92]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[93]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[94]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[95]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[96]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[97]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[98]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[99]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[9]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[0]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[100]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[101]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[102]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[103]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[104]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[105]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[106]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[107]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[108]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[109]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[10]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[110]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[111]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[112]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[113]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[114]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[115]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[116]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[117]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[118]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[119]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[11]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[120]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[121]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[122]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[123]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[124]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[125]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[126]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[127]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[128]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[129]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[12]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[130]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[131]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[132]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[133]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[134]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[135]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[136]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[137]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[138]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[139]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[13]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[140]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[141]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[142]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[143]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[144]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[145]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[146]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[147]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[148]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[149]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[14]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[150]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[151]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[152]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[153]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[154]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[155]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[156]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[157]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[158]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[159]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[15]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[160]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[161]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[162]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[163]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[164]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[165]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[166]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[167]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[168]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[169]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[16]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[170]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[171]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[172]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[173]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[174]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[175]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[176]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[177]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[178]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[179]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[17]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[180]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[181]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[182]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[183]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[184]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[185]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[186]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[187]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[188]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[189]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[18]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[190]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[191]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[192]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[193]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[194]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[195]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[196]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[197]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[198]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[199]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[19]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[1]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[200]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[201]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[202]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[203]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[204]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[205]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[206]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[207]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[208]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[209]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[20]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[210]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[211]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[212]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[213]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[214]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[215]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[216]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[217]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[218]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[219]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[21]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[220]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[221]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[222]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[223]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[224]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[225]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[226]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[227]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[228]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[229]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[22]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[230]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[231]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[232]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[233]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[234]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[235]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[236]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[237]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[238]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[239]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[23]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[240]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[241]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[242]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[243]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[244]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[245]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[246]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[247]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[248]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[249]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[24]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[250]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[251]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[252]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[253]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[254]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[255]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[25]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[26]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[27]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[28]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[29]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[2]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[30]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[31]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[32]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[33]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[34]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[35]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[36]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[37]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[38]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[39]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[3]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[40]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[41]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[42]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[43]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[44]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[45]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[46]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[47]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[48]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[49]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[4]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[50]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[51]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[52]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[53]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[54]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[55]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[56]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[57]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[58]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[59]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[5]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[60]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[61]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[62]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[63]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[64]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[65]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[66]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[67]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[68]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[69]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[6]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[70]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[71]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[72]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[73]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[74]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[75]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[76]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[77]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[78]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[79]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[7]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[80]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[81]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[82]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[83]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[84]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[85]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[86]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[87]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[88]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[89]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[8]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[90]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[91]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[92]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[93]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[94]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[95]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[96]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[97]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[98]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[99]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[9]/C}]] 3
set_multicycle_path -hold -from [get_pins [list {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[0]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[100]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[101]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[102]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[103]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[104]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[105]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[106]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[107]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[108]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[109]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[10]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[110]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[111]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[112]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[113]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[114]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[115]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[116]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[117]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[118]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[119]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[11]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[120]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[121]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[122]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[123]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[124]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[125]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[126]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[127]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[128]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[129]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[12]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[130]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[131]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[132]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[133]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[134]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[135]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[136]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[137]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[138]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[139]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[13]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[140]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[141]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[142]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[143]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[144]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[145]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[146]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[147]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[148]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[149]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[14]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[150]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[151]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[152]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[153]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[154]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[155]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[156]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[157]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[158]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[159]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[15]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[160]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[161]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[162]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[163]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[164]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[165]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[166]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[167]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[168]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[169]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[16]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[170]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[171]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[172]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[173]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[174]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[175]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[176]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[177]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[178]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[179]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[17]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[180]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[181]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[182]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[183]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[184]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[185]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[186]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[187]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[188]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[189]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[18]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[190]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[191]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[192]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[193]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[194]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[195]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[196]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[197]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[198]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[199]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[19]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[1]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[200]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[201]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[202]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[203]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[204]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[205]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[206]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[207]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[208]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[209]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[20]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[210]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[211]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[212]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[213]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[214]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[215]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[216]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[217]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[218]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[219]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[21]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[220]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[221]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[222]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[223]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[224]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[225]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[226]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[227]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[228]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[229]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[22]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[230]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[231]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[232]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[233]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[234]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[235]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[236]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[237]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[238]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[239]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[23]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[240]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[241]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[242]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[243]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[244]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[245]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[246]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[247]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[248]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[249]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[24]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[250]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[251]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[252]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[253]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[9]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[255]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[25]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[26]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[27]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[28]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[29]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[2]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[30]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[31]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[32]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[33]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[34]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[35]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[36]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[37]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[38]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[39]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[3]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[40]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[41]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[42]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[43]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[44]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[45]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[46]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[47]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[48]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[49]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[4]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[50]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[51]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[52]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[53]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[54]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[55]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[56]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[57]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[58]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[59]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[5]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[60]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[61]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[62]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[63]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[64]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[65]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[66]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[67]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[68]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[69]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[6]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[70]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[71]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[72]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[73]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[74]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[75]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[76]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[77]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[78]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[79]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[7]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[80]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[81]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[82]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[83]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[84]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[85]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[86]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[87]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[88]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[89]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[8]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[90]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[91]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[92]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[93]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[94]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[95]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[96]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[97]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[98]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[99]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_a/frame_pipelined_s_reg[9]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[0]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[100]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[101]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[102]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[103]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[104]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[105]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[106]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[107]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[108]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[109]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[10]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[110]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[111]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[112]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[113]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[114]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[115]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[116]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[117]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[118]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[119]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[11]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[120]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[121]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[122]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[123]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[124]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[125]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[126]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[127]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[128]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[129]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[12]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[130]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[131]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[132]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[133]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[134]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[135]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[136]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[137]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[138]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[139]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[13]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[140]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[141]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[142]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[143]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[144]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[145]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[146]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[147]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[148]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[149]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[14]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[150]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[151]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[152]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[153]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[154]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[155]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[156]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[157]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[158]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[159]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[15]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[160]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[161]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[162]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[163]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[164]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[165]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[166]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[167]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[168]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[169]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[16]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[170]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[171]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[172]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[173]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[174]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[175]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[176]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[177]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[178]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[179]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[17]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[180]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[181]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[182]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[183]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[184]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[185]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[186]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[187]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[188]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[189]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[18]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[190]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[191]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[192]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[193]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[194]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[195]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[196]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[197]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[198]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[199]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[19]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[1]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[200]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[201]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[202]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[203]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[204]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[205]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[206]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[207]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[208]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[209]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[20]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[210]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[211]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[212]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[213]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[214]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[215]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[216]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[217]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[218]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[219]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[21]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[220]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[221]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[222]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[223]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[224]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[225]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[226]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[227]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[228]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[229]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[22]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[230]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[231]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[232]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[233]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[234]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[235]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[236]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[237]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[238]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[239]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[23]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[240]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[241]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[242]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[243]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[244]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[245]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[246]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[247]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[248]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[249]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[24]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[250]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[251]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[252]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[253]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[254]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[255]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[25]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[26]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[27]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[28]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[29]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[2]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[30]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[31]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[32]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[33]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[34]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[35]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[36]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[37]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[38]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[39]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[3]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[40]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[41]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[42]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[43]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[44]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[45]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[46]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[47]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[48]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[49]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[4]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[50]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[51]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[52]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[53]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[54]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[55]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[56]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[57]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[58]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[59]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[5]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[60]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[61]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[62]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[63]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[64]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[65]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[66]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[67]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[68]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[69]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[6]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[70]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[71]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[72]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[73]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[74]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[75]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[76]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[77]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[78]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[79]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[7]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[80]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[81]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[82]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[83]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[84]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[85]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[86]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[87]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[88]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[89]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[8]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[90]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[91]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[92]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[93]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[94]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[95]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[96]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[97]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[98]/C} \
          {SP3_Firmware_bd_i/sp3_dual_rx_top_0/inst/sp3_dual_rx_interface_inst/sp3_dual_rx_int/uplink_b/frame_pipelined_s_reg[99]/C}]] 2

##======================##
## Define Physical Pins ##
##======================##

# 74.25 MHz clock from Si5341B (U69)
set_property IOSTANDARD LVDS_25 [get_ports USER_CLOCK_P]
set_property IOSTANDARD LVDS_25 [get_ports USER_CLOCK_N]
set_property PACKAGE_PIN AK15 [get_ports USER_CLOCK_P]
set_property PACKAGE_PIN AK14 [get_ports USER_CLOCK_N]

# From U51 "Si570 MGT" in the Board User Interface
set_property PACKAGE_PIN C7 [get_ports SMA_MGT_REFCLK_N]
set_property PACKAGE_PIN C8 [get_ports SMA_MGT_REFCLK_P]

# SFP Pins
set_property PACKAGE_PIN D2 [get_ports SFP0_RX_P]
set_property PACKAGE_PIN D1 [get_ports SFP0_RX_N]

##=================================##
## Create Master (External) Clocks ##
##=================================##
create_clock -period 13.468 -name USER_CLOCK [get_ports USER_CLOCK_P]
create_clock -period 3.125 -name SMA_MGT_REFCLK [get_ports SMA_MGT_REFCLK_P]



##===========##
## User CDC  ##
##===========##
set _xlnx_shared_i0 [get_pins -hierarchical -filter {NAME =~ *cdc_rx_*_inst/data_a_reg_reg*/C}]
set _xlnx_shared_i1 [get_pins -hierarchical -filter {NAME =~ *cdc_rx_*_inst/data_b_reg_reg*/D}]
set_max_delay -datapath_only -from $_xlnx_shared_i0 -to $_xlnx_shared_i1 6.250

set_max_delay -datapath_only -from $_xlnx_shared_i0 -to $_xlnx_shared_i1 6.250
set_max_delay -datapath_only -from [get_pins -hierarchical -filter {NAME =~ *cdc_rx_*_inst/strobe_b_toggle_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *cdc_rx_*_inst/strobe_b_toggle_meta_reg/D}] 6.250
set_false_path -to [get_pins -hierarchical -filter {NAME =~ *cdc_rx_*_inst/phase_calib_a_reg*/D}]
set_false_path -to [get_pins -hierarchical -filter {NAME =~ *cdc_rx_*_inst/phase_force_a_reg/D}]

##==================================##
## Timing exceptions for MGT design ##
##==================================##
# System clock is asynchronous to other clocks in design
set_clock_groups -asynchronous -group USER_CLOCK

# Reset synchronizer
##set_false_path -to [get_pins -hierarchical -filter {NAME =~ *lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_*_reg/PRE}]
##set_false_path -to [get_pins -hierarchical -filter {NAME =~ *lpgbtFpga_top_inst/mgt_inst/txAlignedSynch_tx/rst_in_*_reg/PRE}]
##set_false_path -to [get_pins -hierarchical -filter {NAME =~ *lpgbtFpga_top_inst/mgt_inst/txPhaseAlignerResetSynch_sys/rst_in_*_reg/PRE}]

##====================##
## TIMING CONSTRAINTS ##
##====================##

# Multicycle constraints: ease the timing constraints

# Uplink constraints: Values depend on the c_multicyleDelay. Shall be the same one for setup time and -1 for the hold time
set _xlnx_shared_i2 [get_pins -hierarchical -filter {NAME =~ *sp3_dual_rx_int/uplink_*/frame_pipelined_s_reg[*]/C}]
set_multicycle_path -setup -from $_xlnx_shared_i2 3
set_multicycle_path -hold -from $_xlnx_shared_i2 2
set _xlnx_shared_i3 [get_pins -hierarchical -filter {NAME =~ *sp3_dual_rx_int/uplink_*/*descrambledData_reg[*]/C}]
set_multicycle_path -setup -from $_xlnx_shared_i3 3
set_multicycle_path -hold -from $_xlnx_shared_i3 2

# Downlink constraints: Values depend on the c_multicyleDelay. Shall be the same one for setup time and -1 for the hold time
##set_multicycle_path -setup -to [get_pins -hierarchical -filter {NAME =~ *lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_scrambler_inst/scrambledData*/D}] 3
##set_multicycle_path -hold -to [get_pins -hierarchical -filter {NAME =~ *lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_scrambler_inst/scrambledData*/D}] 2



