--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf top.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnr        |    6.334(R)|      SLOW  |   -0.344(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Hsync       |         8.477(R)|      SLOW  |         4.812(R)|      FAST  |clk_BUFGP         |   0.000|
Led<0>      |         8.978(R)|      SLOW  |         5.104(R)|      FAST  |clk_BUFGP         |   0.000|
Led<1>      |         9.427(R)|      SLOW  |         5.383(R)|      FAST  |clk_BUFGP         |   0.000|
Vsync       |         8.564(R)|      SLOW  |         4.835(R)|      FAST  |clk_BUFGP         |   0.000|
an<0>       |         9.291(R)|      SLOW  |         5.061(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         9.304(R)|      SLOW  |         5.075(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         8.638(R)|      SLOW  |         4.794(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         8.873(R)|      SLOW  |         4.942(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |        10.309(R)|      SLOW  |         5.371(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |        10.397(R)|      SLOW  |         5.439(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |        10.386(R)|      SLOW  |         5.340(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        10.837(R)|      SLOW  |         5.507(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        10.400(R)|      SLOW  |         5.271(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |        10.689(R)|      SLOW  |         5.545(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        10.928(R)|      SLOW  |         5.575(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.691|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 20 16:12:19 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



