

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'
================================================================
* Date:           Sun Feb  1 19:42:41 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_21_1_VITIS_LOOP_22_2  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    109|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      61|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      61|    172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_249_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln21_fu_276_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln22_fu_360_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_243_p2        |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln22_fu_282_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln21_1_fu_296_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln21_fu_288_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 109|          57|          40|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_blk_n_R                             |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |i_fu_98                               |   9|          2|    9|         18|
    |indvar_flatten_fu_102                 |   9|          2|   15|         30|
    |j_fu_94                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   49|         98|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |i_fu_98                                    |   9|   0|    9|          0|
    |indvar_flatten_fu_102                      |  15|   0|   15|          0|
    |j_fu_94                                    |   7|   0|    7|          0|
    |trunc_ln24_reg_406                         |  24|   0|   24|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  61|   0|   61|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|m_axi_A_0_AWVALID   |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREADY   |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWADDR    |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWID      |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLEN     |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWSIZE    |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWBURST   |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLOCK    |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWCACHE   |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWPROT    |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWQOS     |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREGION  |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWUSER    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WVALID    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WREADY    |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WDATA     |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WSTRB     |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WLAST     |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WID       |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WUSER     |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARVALID   |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREADY   |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARADDR    |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARID      |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLEN     |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARSIZE    |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARBURST   |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLOCK    |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARCACHE   |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARPROT    |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARQOS     |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREGION  |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARUSER    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RVALID    |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RREADY    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RDATA     |   in|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RLAST     |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RID       |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RFIFONUM  |   in|    9|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RUSER     |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RRESP     |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BVALID    |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BREADY    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BRESP     |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BID       |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BUSER     |   in|    1|       m_axi|                                                    A|       pointer|
|sext_ln21           |   in|   62|     ap_none|                                            sext_ln21|        scalar|
|A_1_address0        |  out|   11|   ap_memory|                                                  A_1|         array|
|A_1_ce0             |  out|    1|   ap_memory|                                                  A_1|         array|
|A_1_we0             |  out|    1|   ap_memory|                                                  A_1|         array|
|A_1_d0              |  out|   24|   ap_memory|                                                  A_1|         array|
|A_1_21_address0     |  out|   11|   ap_memory|                                               A_1_21|         array|
|A_1_21_ce0          |  out|    1|   ap_memory|                                               A_1_21|         array|
|A_1_21_we0          |  out|    1|   ap_memory|                                               A_1_21|         array|
|A_1_21_d0           |  out|   24|   ap_memory|                                               A_1_21|         array|
|A_2_address0        |  out|   11|   ap_memory|                                                  A_2|         array|
|A_2_ce0             |  out|    1|   ap_memory|                                                  A_2|         array|
|A_2_we0             |  out|    1|   ap_memory|                                                  A_2|         array|
|A_2_d0              |  out|   24|   ap_memory|                                                  A_2|         array|
|A_3_address0        |  out|   11|   ap_memory|                                                  A_3|         array|
|A_3_ce0             |  out|    1|   ap_memory|                                                  A_3|         array|
|A_3_we0             |  out|    1|   ap_memory|                                                  A_3|         array|
|A_3_d0              |  out|   24|   ap_memory|                                                  A_3|         array|
|A_4_address0        |  out|   11|   ap_memory|                                                  A_4|         array|
|A_4_ce0             |  out|    1|   ap_memory|                                                  A_4|         array|
|A_4_we0             |  out|    1|   ap_memory|                                                  A_4|         array|
|A_4_d0              |  out|   24|   ap_memory|                                                  A_4|         array|
|A_5_address0        |  out|   11|   ap_memory|                                                  A_5|         array|
|A_5_ce0             |  out|    1|   ap_memory|                                                  A_5|         array|
|A_5_we0             |  out|    1|   ap_memory|                                                  A_5|         array|
|A_5_d0              |  out|   24|   ap_memory|                                                  A_5|         array|
|A_6_address0        |  out|   11|   ap_memory|                                                  A_6|         array|
|A_6_ce0             |  out|    1|   ap_memory|                                                  A_6|         array|
|A_6_we0             |  out|    1|   ap_memory|                                                  A_6|         array|
|A_6_d0              |  out|   24|   ap_memory|                                                  A_6|         array|
|A_7_address0        |  out|   11|   ap_memory|                                                  A_7|         array|
|A_7_ce0             |  out|    1|   ap_memory|                                                  A_7|         array|
|A_7_we0             |  out|    1|   ap_memory|                                                  A_7|         array|
|A_7_d0              |  out|   24|   ap_memory|                                                  A_7|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

