onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /processor_tb/Clk
add wave -noupdate -radix hexadecimal /processor_tb/UUT/pcont_if/output
add wave -noupdate -radix hexadecimal /processor_tb/UUT/reg_if_id_im_out
add wave -noupdate -radix hexadecimal /processor_tb/UUT/eRegisters/reg1_dr
add wave -noupdate -radix hexadecimal /processor_tb/UUT/eRegisters/reg2_dr
add wave -noupdate -radix hexadecimal /processor_tb/UUT/ealu/a
add wave -noupdate -radix hexadecimal /processor_tb/UUT/ealu/b
add wave -noupdate -radix hexadecimal /processor_tb/UUT/ealu/result
add wave -noupdate /processor_tb/Data_Mem_inst/memo
add wave -noupdate -radix hexadecimal /processor_tb/UUT/read_data_mem
add wave -noupdate -radix hexadecimal /processor_tb/Data_Mem_inst/Addr
add wave -noupdate -radix hexadecimal /processor_tb/Data_Mem_inst/DataOut
add wave -noupdate -radix hexadecimal /processor_tb/UUT/read_data_wb
add wave -noupdate -radix hexadecimal -childformat {{/processor_tb/UUT/salida_mux_mem_to_reg_wb(31) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(30) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(29) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(28) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(27) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(26) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(25) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(24) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(23) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(22) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(21) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(20) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(19) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(18) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(17) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(16) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(15) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(14) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(13) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(12) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(11) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(10) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(9) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(8) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(7) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(6) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(5) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(4) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(3) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(2) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(1) -radix hexadecimal} {/processor_tb/UUT/salida_mux_mem_to_reg_wb(0) -radix hexadecimal}} -subitemconfig {/processor_tb/UUT/salida_mux_mem_to_reg_wb(31) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(30) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(29) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(28) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(27) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(26) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(25) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(24) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(23) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(22) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(21) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(20) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(19) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(18) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(17) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(16) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(15) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(14) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(13) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(12) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(11) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(10) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(9) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(8) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(7) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(6) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(5) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(4) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(3) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(2) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(1) {-height 15 -radix hexadecimal} /processor_tb/UUT/salida_mux_mem_to_reg_wb(0) {-height 15 -radix hexadecimal}} /processor_tb/UUT/salida_mux_mem_to_reg_wb
add wave -noupdate -radix hexadecimal -childformat {{/processor_tb/UUT/eRegisters/regs(31) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(30) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(29) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(28) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(27) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(26) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(25) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(24) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(23) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(22) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(21) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(20) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(19) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(18) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(17) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(16) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(15) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(14) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(13) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(12) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(11) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(10) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(9) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(8) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(7) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(6) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(5) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(4) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(3) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(2) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(1) -radix hexadecimal} {/processor_tb/UUT/eRegisters/regs(0) -radix hexadecimal}} -subitemconfig {/processor_tb/UUT/eRegisters/regs(31) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(30) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(29) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(28) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(27) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(26) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(25) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(24) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(23) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(22) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(21) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(20) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(19) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(18) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(17) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(16) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(15) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(14) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(13) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(12) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(11) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(10) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(9) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(8) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(7) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(6) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(5) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(4) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(3) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(2) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(1) {-height 15 -radix hexadecimal} /processor_tb/UUT/eRegisters/regs(0) {-height 15 -radix hexadecimal}} /processor_tb/UUT/eRegisters/regs
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {552 ns} 0}
configure wave -namecolwidth 323
configure wave -valuecolwidth 74
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {416 ns} {549 ns}
