// Seed: 3906046211
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8,
    output tri1 id_9,
    input wor id_10,
    output uwire id_11,
    input wor id_12
);
  assign id_11 = 1;
  assign id_9  = id_7 + 1 + 1 ^ 1;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    output wire id_6,
    input wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    inout supply1 id_10,
    output wand id_11,
    input wor id_12,
    input wire id_13,
    input wor id_14,
    output tri id_15,
    output supply0 id_16,
    input tri0 id_17,
    output supply0 id_18,
    input supply0 id_19
);
  assign id_18 = 1'd0;
  module_0(
      id_15, id_1, id_2, id_4, id_4, id_2, id_13, id_12, id_2, id_9, id_14, id_0, id_10
  );
endmodule
