---
content_type: resource
description: Problem set on counters, finite state machines, Verilog testbench, and
  memory tester.
file: /courses/6-111-introductory-digital-systems-laboratory-spring-2006/bf426d037c7feaddc3b78db09f682fed_pset2.pdf
file_size: 75283
file_type: application/pdf
hide_download: true
hide_download_original: null
learning_resource_types:
- Assignments
license: https://creativecommons.org/licenses/by-nc-sa/4.0/
ocw_type: OCWFile
parent_title: Assignments
parent_type: CourseSection
parent_uid: 90322a5b-1820-f46e-c7ab-c74d3d687c44
resourcetype: Document
title: pset2.pdf
uid: bf426d03-7c7f-eadd-c3b7-8db09f682fed
video_files:
  video_thumbnail_file: null
video_metadata:
  youtube_id: null
---
Problem set on counters, finite state machines, Verilog testbench, and memory tester.