0.7
2020.2
Apr 18 2022
16:05:34
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_1/sim/w_bram_1.v,1715932367,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1.v,,w_bram_1,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_2/sim/w_bram_2.v,1715932599,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_1/sim/w_bram_1.v,,w_bram_2,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_3/sim/w_bram_3.v,1715932650,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_2/sim/w_bram_2.v,,w_bram_3,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_4/sim/w_bram_4.v,1715932684,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_3/sim/w_bram_3.v,,w_bram_4,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_5/sim/w_bram_5.v,1715932713,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_4/sim/w_bram_4.v,,w_bram_5,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_6/sim/w_bram_6.v,1715932742,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_5/sim/w_bram_5.v,,w_bram_6,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_7/sim/w_bram_7.v,1715932767,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_6/sim/w_bram_6.v,,w_bram_7,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_8/sim/w_bram_8.v,1715932791,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_7/sim/w_bram_7.v,,w_bram_8,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_1/sim/x_bram_1.v,1715932901,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_8/sim/w_bram_8.v,,x_bram_1,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_2/sim/x_bram_2.v,1715932978,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_1/sim/x_bram_1.v,,x_bram_2,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_3/sim/x_bram_3.v,1715933012,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_2/sim/x_bram_2.v,,x_bram_3,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_4/sim/x_bram_4.v,1715933054,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_3/sim/x_bram_3.v,,x_bram_4,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_5/sim/x_bram_5.v,1715933092,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_4/sim/x_bram_4.v,,x_bram_5,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_6/sim/x_bram_6.v,1715933119,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_5/sim/x_bram_5.v,,x_bram_6,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_7/sim/x_bram_7.v,1715933140,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_6/sim/x_bram_6.v,,x_bram_7,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_8/sim/x_bram_8.v,1715933166,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_7/sim/x_bram_7.v,,x_bram_8,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.sim/sim_1/behav/xsim/glbl.v,1715922136,verilog,,,,glbl,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sim_1/new/tb_single_pe.v,1715947202,verilog,,,,tb_single_pe,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sim_1/new/tb_top_module.v,1715947794,verilog,,,,tb_top_module,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1.v,1715960587,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v,,fc1,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v,1715955183,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/single_pe.v,,fc1_controller,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/single_pe.v,1715957839,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v,,single_pe,,,,,,,,
E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v,1715922136,verilog,,E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sim_1/new/tb_top_module.v,,top_module,,,,,,,,
