{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 05:34:01 2019 " "Info: Processing started: Sat May 18 05:34:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[0\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[0\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[31\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[0\] " "Warning: Node \"mux_IorD:IorDMux\|out\[0\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[1\] " "Warning: Node \"mux_IorD:IorDMux\|out\[1\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[2\] " "Warning: Node \"mux_IorD:IorDMux\|out\[2\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[3\] " "Warning: Node \"mux_IorD:IorDMux\|out\[3\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[4\] " "Warning: Node \"mux_IorD:IorDMux\|out\[4\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[5\] " "Warning: Node \"mux_IorD:IorDMux\|out\[5\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[6\] " "Warning: Node \"mux_IorD:IorDMux\|out\[6\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[7\] " "Warning: Node \"mux_IorD:IorDMux\|out\[7\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[30\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[28\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[30\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[31\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[29\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[26\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[29\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[28\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[27\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[1\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[1\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[2\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[2\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[3\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[3\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[4\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[4\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[5\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[5\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[6\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[6\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[26\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[24\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[22\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[25\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[27\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[7\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[7\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[24\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[23\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[22\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[20\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[21\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[18\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[25\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[23\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[21\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[20\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[19\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[17\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[16\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[18\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[14\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[19\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[17\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[16\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[15\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[14\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[13\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[12\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[15\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[10\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[0\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[0\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[31\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[31\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[13\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[12\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[11\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[10\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[8\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[9\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[11\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[8\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[30\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[30\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[28\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[28\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[9\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[29\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[29\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[26\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[26\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[27\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[27\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[1\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[1\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[2\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[2\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[3\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[3\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[4\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[4\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[5\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[5\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[6\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[6\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[24\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[24\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[22\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[22\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[25\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[25\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[7\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[7\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[23\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[23\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[20\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[20\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[21\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[21\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[18\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[18\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[19\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[19\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[17\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[17\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[16\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[16\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[14\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[14\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[15\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[15\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[13\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[13\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[12\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[12\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[10\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[10\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[11\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[11\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[8\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[8\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[9\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[9\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[3\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mega_mux:MemToRegMux\|Mux32~0 " "Info: Detected gated clock \"mega_mux:MemToRegMux\|Mux32~0\" as buffer" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mega_mux:MemToRegMux\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_IorD:IorDMux\|Mux8~0 " "Info: Detected gated clock \"mux_IorD:IorDMux\|Mux8~0\" as buffer" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_IorD:IorDMux\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|IorD\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|IorD\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|IorD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|IorD\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|IorD\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|IorD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcB:ALUSrcB\|Mux32~0 " "Info: Detected gated clock \"mux_srcB:ALUSrcB\|Mux32~0\" as buffer" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcB:ALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcA:ALUSrcA\|Mux32~0 " "Info: Detected gated clock \"mux_srcA:ALUSrcA\|Mux32~0\" as buffer" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcA:ALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mux_srcA:ALUSrcA\|out\[0\] register Registrador:PC\|Saida\[27\] 36.31 MHz 27.544 ns Internal " "Info: Clock \"clock\" has Internal fmax of 36.31 MHz between source register \"mux_srcA:ALUSrcA\|out\[0\]\" and destination register \"Registrador:PC\|Saida\[27\]\" (period= 27.544 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.316 ns + Longest register register " "Info: + Longest register to register delay is 9.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcA:ALUSrcA\|out\[0\] 1 REG LCCOMB_X29_Y14_N26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA\|out\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns Ula32:ALU\|carry_temp\[0\]~0 2 COMB LCCOMB_X29_Y14_N18 4 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y14_N18; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[0\]~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.272 ns) 0.993 ns Ula32:ALU\|carry_temp\[2\]~4 3 COMB LCCOMB_X29_Y14_N14 3 " "Info: 3: + IC(0.446 ns) + CELL(0.272 ns) = 0.993 ns; Loc. = LCCOMB_X29_Y14_N14; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~4'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.272 ns) 1.809 ns Ula32:ALU\|carry_temp\[7\]~7 4 COMB LCCOMB_X26_Y14_N0 5 " "Info: 4: + IC(0.544 ns) + CELL(0.272 ns) = 1.809 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 2.091 ns Ula32:ALU\|carry_temp\[9\]~8 5 COMB LCCOMB_X26_Y14_N20 6 " "Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 2.091 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.366 ns Ula32:ALU\|carry_temp\[11\]~9 6 COMB LCCOMB_X26_Y14_N10 6 " "Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 2.366 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.635 ns Ula32:ALU\|carry_temp\[13\]~10 7 COMB LCCOMB_X26_Y14_N30 6 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.635 ns; Loc. = LCCOMB_X26_Y14_N30; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~10'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.908 ns Ula32:ALU\|carry_temp\[15\]~11 8 COMB LCCOMB_X26_Y14_N16 6 " "Info: 8: + IC(0.220 ns) + CELL(0.053 ns) = 2.908 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 3.188 ns Ula32:ALU\|carry_temp\[17\]~12 9 COMB LCCOMB_X26_Y14_N4 6 " "Info: 9: + IC(0.227 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.053 ns) 4.054 ns Ula32:ALU\|carry_temp\[19\]~13 10 COMB LCCOMB_X22_Y11_N16 5 " "Info: 10: + IC(0.813 ns) + CELL(0.053 ns) = 4.054 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 4.334 ns Ula32:ALU\|carry_temp\[21\]~14 11 COMB LCCOMB_X22_Y11_N4 6 " "Info: 11: + IC(0.227 ns) + CELL(0.053 ns) = 4.334 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.225 ns) 5.219 ns Ula32:ALU\|Mux9~1 12 COMB LCCOMB_X21_Y14_N4 3 " "Info: 12: + IC(0.660 ns) + CELL(0.225 ns) = 5.219 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 3; COMB Node = 'Ula32:ALU\|Mux9~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|Mux9~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.366 ns) 6.453 ns Ula32:ALU\|Equal0~6 13 COMB LCCOMB_X22_Y12_N24 2 " "Info: 13: + IC(0.868 ns) + CELL(0.366 ns) = 6.453 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 2; COMB Node = 'Ula32:ALU\|Equal0~6'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Ula32:ALU|Mux9~1 Ula32:ALU|Equal0~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.053 ns) 7.092 ns Ula32:ALU\|Equal0~7 14 COMB LCCOMB_X21_Y11_N2 1 " "Info: 14: + IC(0.586 ns) + CELL(0.053 ns) = 7.092 ns; Loc. = LCCOMB_X21_Y11_N2; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.053 ns) 7.506 ns Ula32:ALU\|Equal0~8 15 COMB LCCOMB_X21_Y11_N14 4 " "Info: 15: + IC(0.361 ns) + CELL(0.053 ns) = 7.506 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 4; COMB Node = 'Ula32:ALU\|Equal0~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 7.790 ns PCWCtrl~0DUPLICATE 16 COMB LCCOMB_X21_Y11_N18 10 " "Info: 16: + IC(0.231 ns) + CELL(0.053 ns) = 7.790 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 10; COMB Node = 'PCWCtrl~0DUPLICATE'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:ALU|Equal0~8 PCWCtrl~0DUPLICATE } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.746 ns) 9.316 ns Registrador:PC\|Saida\[27\] 17 REG LCFF_X18_Y12_N7 3 " "Info: 17: + IC(0.780 ns) + CELL(0.746 ns) = 9.316 ns; Loc. = LCFF_X18_Y12_N7; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[27\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { PCWCtrl~0DUPLICATE Registrador:PC|Saida[27] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.464 ns ( 26.45 % ) " "Info: Total cell delay = 2.464 ns ( 26.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.852 ns ( 73.55 % ) " "Info: Total interconnect delay = 6.852 ns ( 73.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.316 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|Mux9~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 PCWCtrl~0DUPLICATE Registrador:PC|Saida[27] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.316 ns" { mux_srcA:ALUSrcA|out[0] {} Ula32:ALU|carry_temp[0]~0 {} Ula32:ALU|carry_temp[2]~4 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|Mux9~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} PCWCtrl~0DUPLICATE {} Registrador:PC|Saida[27] {} } { 0.000ns 0.222ns 0.446ns 0.544ns 0.229ns 0.222ns 0.216ns 0.220ns 0.227ns 0.813ns 0.227ns 0.660ns 0.868ns 0.586ns 0.361ns 0.231ns 0.780ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.366ns 0.053ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.366 ns - Smallest " "Info: - Smallest clock skew is -4.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.468 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1381 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns Registrador:PC\|Saida\[27\] 3 REG LCFF_X18_Y12_N7 3 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y12_N7; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[27\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl Registrador:PC|Saida[27] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl Registrador:PC|Saida[27] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.834 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.712 ns) 2.624 ns UnidadeControle:CtrlUnit\|ALUSrcA\[0\] 2 REG LCFF_X13_Y10_N19 34 " "Info: 2: + IC(1.058 ns) + CELL(0.712 ns) = 2.624 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcA\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.225 ns) 3.970 ns mux_srcA:ALUSrcA\|Mux32~0 3 COMB LCCOMB_X27_Y10_N4 1 " "Info: 3: + IC(1.121 ns) + CELL(0.225 ns) = 3.970 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.000 ns) 5.839 ns mux_srcA:ALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 5.839 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.053 ns) 6.834 ns mux_srcA:ALUSrcA\|out\[0\] 5 REG LCCOMB_X29_Y14_N26 6 " "Info: 5: + IC(0.942 ns) + CELL(0.053 ns) = 6.834 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA\|out\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 26.98 % ) " "Info: Total cell delay = 1.844 ns ( 26.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.990 ns ( 73.02 % ) " "Info: Total interconnect delay = 4.990 ns ( 73.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[0] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.058ns 1.121ns 1.869ns 0.942ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl Registrador:PC|Saida[27] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[0] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.058ns 1.121ns 1.869ns 0.942ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.316 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|Mux9~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 PCWCtrl~0DUPLICATE Registrador:PC|Saida[27] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.316 ns" { mux_srcA:ALUSrcA|out[0] {} Ula32:ALU|carry_temp[0]~0 {} Ula32:ALU|carry_temp[2]~4 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|Mux9~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} PCWCtrl~0DUPLICATE {} Registrador:PC|Saida[27] {} } { 0.000ns 0.222ns 0.446ns 0.544ns 0.229ns 0.222ns 0.216ns 0.220ns 0.227ns 0.813ns 0.227ns 0.660ns 0.868ns 0.586ns 0.361ns 0.231ns 0.780ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.366ns 0.053ns 0.053ns 0.053ns 0.746ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl Registrador:PC|Saida[27] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[0] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.058ns 1.121ns 1.869ns 0.942ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:RegisterA\|Saida\[25\] mux_srcA:ALUSrcA\|out\[25\] clock 3.564 ns " "Info: Found hold time violation between source  pin or register \"Registrador:RegisterA\|Saida\[25\]\" and destination pin or register \"mux_srcA:ALUSrcA\|out\[25\]\" for clock \"clock\" (Hold time is 3.564 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.342 ns + Largest " "Info: + Largest clock skew is 4.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.803 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.712 ns) 2.624 ns UnidadeControle:CtrlUnit\|ALUSrcA\[0\] 2 REG LCFF_X13_Y10_N19 34 " "Info: 2: + IC(1.058 ns) + CELL(0.712 ns) = 2.624 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcA\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.225 ns) 3.970 ns mux_srcA:ALUSrcA\|Mux32~0 3 COMB LCCOMB_X27_Y10_N4 1 " "Info: 3: + IC(1.121 ns) + CELL(0.225 ns) = 3.970 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.000 ns) 5.839 ns mux_srcA:ALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 5.839 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.053 ns) 6.803 ns mux_srcA:ALUSrcA\|out\[25\] 5 REG LCCOMB_X18_Y9_N20 4 " "Info: 5: + IC(0.911 ns) + CELL(0.053 ns) = 6.803 ns; Loc. = LCCOMB_X18_Y9_N20; Fanout = 4; REG Node = 'mux_srcA:ALUSrcA\|out\[25\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[25] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 27.11 % ) " "Info: Total cell delay = 1.844 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.959 ns ( 72.89 % ) " "Info: Total interconnect delay = 4.959 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[0] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[25] {} } { 0.000ns 0.000ns 1.058ns 1.121ns 1.869ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1381 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns Registrador:RegisterA\|Saida\[25\] 3 REG LCFF_X18_Y9_N17 1 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 1; REG Node = 'Registrador:RegisterA\|Saida\[25\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl Registrador:RegisterA|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[0] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[25] {} } { 0.000ns 0.000ns 1.058ns 1.121ns 1.869ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.684 ns - Shortest register register " "Info: - Shortest register to register delay is 0.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:RegisterA\|Saida\[25\] 1 REG LCFF_X18_Y9_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 1; REG Node = 'Registrador:RegisterA\|Saida\[25\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:RegisterA|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.259 ns mux_srcA:ALUSrcA\|Mux25~0 2 COMB LCCOMB_X18_Y9_N22 1 " "Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux25~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Registrador:RegisterA|Saida[25] mux_srcA:ALUSrcA|Mux25~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.225 ns) 0.684 ns mux_srcA:ALUSrcA\|out\[25\] 3 REG LCCOMB_X18_Y9_N20 4 " "Info: 3: + IC(0.200 ns) + CELL(0.225 ns) = 0.684 ns; Loc. = LCCOMB_X18_Y9_N20; Fanout = 4; REG Node = 'mux_srcA:ALUSrcA\|out\[25\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { mux_srcA:ALUSrcA|Mux25~0 mux_srcA:ALUSrcA|out[25] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 40.64 % ) " "Info: Total cell delay = 0.278 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.406 ns ( 59.36 % ) " "Info: Total interconnect delay = 0.406 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Registrador:RegisterA|Saida[25] mux_srcA:ALUSrcA|Mux25~0 mux_srcA:ALUSrcA|out[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.684 ns" { Registrador:RegisterA|Saida[25] {} mux_srcA:ALUSrcA|Mux25~0 {} mux_srcA:ALUSrcA|out[25] {} } { 0.000ns 0.206ns 0.200ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[0] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[25] {} } { 0.000ns 0.000ns 1.058ns 1.121ns 1.869ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Registrador:RegisterA|Saida[25] mux_srcA:ALUSrcA|Mux25~0 mux_srcA:ALUSrcA|out[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.684 ns" { Registrador:RegisterA|Saida[25] {} mux_srcA:ALUSrcA|Mux25~0 {} mux_srcA:ALUSrcA|out[25] {} } { 0.000ns 0.206ns 0.200ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|MemWR reset clock 5.813 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|MemWR\" (data pin = \"reset\", clock pin = \"clock\") is 5.813 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.212 ns + Longest pin register " "Info: + Longest pin to register delay is 8.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 24 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 24; PIN Node = 'reset'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.824 ns) + CELL(0.053 ns) 5.751 ns UnidadeControle:CtrlUnit\|MemWR~0 2 COMB LCCOMB_X19_Y12_N10 1 " "Info: 2: + IC(4.824 ns) + CELL(0.053 ns) = 5.751 ns; Loc. = LCCOMB_X19_Y12_N10; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { reset UnidadeControle:CtrlUnit|MemWR~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 6.007 ns UnidadeControle:CtrlUnit\|MemWR~2 3 COMB LCCOMB_X19_Y12_N20 4 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 6.007 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~2'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { UnidadeControle:CtrlUnit|MemWR~0 UnidadeControle:CtrlUnit|MemWR~2 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.746 ns) 8.212 ns UnidadeControle:CtrlUnit\|MemWR 4 REG LCFF_X10_Y10_N5 4 " "Info: 4: + IC(1.459 ns) + CELL(0.746 ns) = 8.212 ns; Loc. = LCFF_X10_Y10_N5; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit\|MemWR'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { UnidadeControle:CtrlUnit|MemWR~2 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 21.02 % ) " "Info: Total cell delay = 1.726 ns ( 21.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.486 ns ( 78.98 % ) " "Info: Total interconnect delay = 6.486 ns ( 78.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.212 ns" { reset UnidadeControle:CtrlUnit|MemWR~0 UnidadeControle:CtrlUnit|MemWR~2 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.212 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~0 {} UnidadeControle:CtrlUnit|MemWR~2 {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 4.824ns 0.203ns 1.459ns } { 0.000ns 0.874ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1381 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns UnidadeControle:CtrlUnit\|MemWR 3 REG LCFF_X10_Y10_N5 4 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N5; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit\|MemWR'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.212 ns" { reset UnidadeControle:CtrlUnit|MemWR~0 UnidadeControle:CtrlUnit|MemWR~2 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.212 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~0 {} UnidadeControle:CtrlUnit|MemWR~2 {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 4.824ns 0.203ns 1.459ns } { 0.000ns 0.874ns 0.053ns 0.053ns 0.746ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Zero mux_srcA:ALUSrcA\|out\[0\] 18.239 ns register " "Info: tco from clock \"clock\" to destination pin \"Zero\" through register \"mux_srcA:ALUSrcA\|out\[0\]\" is 18.239 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.834 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.712 ns) 2.624 ns UnidadeControle:CtrlUnit\|ALUSrcA\[0\] 2 REG LCFF_X13_Y10_N19 34 " "Info: 2: + IC(1.058 ns) + CELL(0.712 ns) = 2.624 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcA\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.225 ns) 3.970 ns mux_srcA:ALUSrcA\|Mux32~0 3 COMB LCCOMB_X27_Y10_N4 1 " "Info: 3: + IC(1.121 ns) + CELL(0.225 ns) = 3.970 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.000 ns) 5.839 ns mux_srcA:ALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 5.839 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.053 ns) 6.834 ns mux_srcA:ALUSrcA\|out\[0\] 5 REG LCCOMB_X29_Y14_N26 6 " "Info: 5: + IC(0.942 ns) + CELL(0.053 ns) = 6.834 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA\|out\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 26.98 % ) " "Info: Total cell delay = 1.844 ns ( 26.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.990 ns ( 73.02 % ) " "Info: Total interconnect delay = 4.990 ns ( 73.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[0] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.058ns 1.121ns 1.869ns 0.942ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.405 ns + Longest register pin " "Info: + Longest register to pin delay is 11.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcA:ALUSrcA\|out\[0\] 1 REG LCCOMB_X29_Y14_N26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA\|out\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns Ula32:ALU\|carry_temp\[0\]~0 2 COMB LCCOMB_X29_Y14_N18 4 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y14_N18; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[0\]~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.272 ns) 0.993 ns Ula32:ALU\|carry_temp\[2\]~4 3 COMB LCCOMB_X29_Y14_N14 3 " "Info: 3: + IC(0.446 ns) + CELL(0.272 ns) = 0.993 ns; Loc. = LCCOMB_X29_Y14_N14; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~4'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.272 ns) 1.809 ns Ula32:ALU\|carry_temp\[7\]~7 4 COMB LCCOMB_X26_Y14_N0 5 " "Info: 4: + IC(0.544 ns) + CELL(0.272 ns) = 1.809 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 2.091 ns Ula32:ALU\|carry_temp\[9\]~8 5 COMB LCCOMB_X26_Y14_N20 6 " "Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 2.091 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.366 ns Ula32:ALU\|carry_temp\[11\]~9 6 COMB LCCOMB_X26_Y14_N10 6 " "Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 2.366 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.635 ns Ula32:ALU\|carry_temp\[13\]~10 7 COMB LCCOMB_X26_Y14_N30 6 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.635 ns; Loc. = LCCOMB_X26_Y14_N30; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~10'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.908 ns Ula32:ALU\|carry_temp\[15\]~11 8 COMB LCCOMB_X26_Y14_N16 6 " "Info: 8: + IC(0.220 ns) + CELL(0.053 ns) = 2.908 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 3.188 ns Ula32:ALU\|carry_temp\[17\]~12 9 COMB LCCOMB_X26_Y14_N4 6 " "Info: 9: + IC(0.227 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.053 ns) 4.054 ns Ula32:ALU\|carry_temp\[19\]~13 10 COMB LCCOMB_X22_Y11_N16 5 " "Info: 10: + IC(0.813 ns) + CELL(0.053 ns) = 4.054 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 4.334 ns Ula32:ALU\|carry_temp\[21\]~14 11 COMB LCCOMB_X22_Y11_N4 6 " "Info: 11: + IC(0.227 ns) + CELL(0.053 ns) = 4.334 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.225 ns) 5.219 ns Ula32:ALU\|Mux9~1 12 COMB LCCOMB_X21_Y14_N4 3 " "Info: 12: + IC(0.660 ns) + CELL(0.225 ns) = 5.219 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 3; COMB Node = 'Ula32:ALU\|Mux9~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|Mux9~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.366 ns) 6.453 ns Ula32:ALU\|Equal0~6 13 COMB LCCOMB_X22_Y12_N24 2 " "Info: 13: + IC(0.868 ns) + CELL(0.366 ns) = 6.453 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 2; COMB Node = 'Ula32:ALU\|Equal0~6'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Ula32:ALU|Mux9~1 Ula32:ALU|Equal0~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.053 ns) 7.092 ns Ula32:ALU\|Equal0~7 14 COMB LCCOMB_X21_Y11_N2 1 " "Info: 14: + IC(0.586 ns) + CELL(0.053 ns) = 7.092 ns; Loc. = LCCOMB_X21_Y11_N2; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.053 ns) 7.506 ns Ula32:ALU\|Equal0~8 15 COMB LCCOMB_X21_Y11_N14 4 " "Info: 15: + IC(0.361 ns) + CELL(0.053 ns) = 7.506 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 4; COMB Node = 'Ula32:ALU\|Equal0~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(1.952 ns) 11.405 ns Zero 16 PIN PIN_G15 0 " "Info: 16: + IC(1.947 ns) + CELL(1.952 ns) = 11.405 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'Zero'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.617 ns ( 31.71 % ) " "Info: Total cell delay = 3.617 ns ( 31.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.788 ns ( 68.29 % ) " "Info: Total interconnect delay = 7.788 ns ( 68.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "11.405 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|Mux9~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "11.405 ns" { mux_srcA:ALUSrcA|out[0] {} Ula32:ALU|carry_temp[0]~0 {} Ula32:ALU|carry_temp[2]~4 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|Mux9~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} Zero {} } { 0.000ns 0.222ns 0.446ns 0.544ns 0.229ns 0.222ns 0.216ns 0.220ns 0.227ns 0.813ns 0.227ns 0.660ns 0.868ns 0.586ns 0.361ns 1.947ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.366ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[0] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[0] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.058ns 1.121ns 1.869ns 0.942ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "11.405 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|Mux9~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "11.405 ns" { mux_srcA:ALUSrcA|out[0] {} Ula32:ALU|carry_temp[0]~0 {} Ula32:ALU|carry_temp[2]~4 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|Mux9~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} Zero {} } { 0.000ns 0.222ns 0.446ns 0.544ns 0.229ns 0.222ns 0.216ns 0.220ns 0.227ns 0.813ns 0.227ns 0.660ns 0.868ns 0.586ns 0.361ns 1.947ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.366ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[6\] reset clock -0.221 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[6\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1381 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns UnidadeControle:CtrlUnit\|state\[6\] 3 REG LCFF_X23_Y11_N3 79 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X23_Y11_N3; Fanout = 79; REG Node = 'UnidadeControle:CtrlUnit\|state\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.854 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 24 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 24; PIN Node = 'reset'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.397 ns) 2.854 ns UnidadeControle:CtrlUnit\|state\[6\] 2 REG LCFF_X23_Y11_N3 79 " "Info: 2: + IC(1.583 ns) + CELL(0.397 ns) = 2.854 ns; Loc. = LCFF_X23_Y11_N3; Fanout = 79; REG Node = 'UnidadeControle:CtrlUnit\|state\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 44.53 % ) " "Info: Total cell delay = 1.271 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.583 ns ( 55.47 % ) " "Info: Total interconnect delay = 1.583 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 1.583ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 1.583ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 108 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 05:34:02 2019 " "Info: Processing ended: Sat May 18 05:34:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
