{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 22:27:43 2015 " "Info: Processing started: Sun Apr 19 22:27:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inclock register processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[129\].a_DFF\|q register processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[63\].a_DFF\|q 30.1 MHz 33.228 ns Internal " "Info: Clock \"inclock\" has Internal fmax of 30.1 MHz between source register \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[129\].a_DFF\|q\" and destination register \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[63\].a_DFF\|q\" (period= 33.228 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.375 ns + Longest register register " "Info: + Longest register to register delay is 16.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[129\].a_DFF\|q 1 REG LCFF_X38_Y22_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y22_N31; Fanout = 3; REG Node = 'processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[129\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.242 ns) 0.981 ns processor:myprocessor\|bypass:bypass1\|WideOr0~0 2 COMB LCCOMB_X38_Y22_N22 5 " "Info: 2: + IC(0.739 ns) + CELL(0.242 ns) = 0.981 ns; Loc. = LCCOMB_X38_Y22_N22; Fanout = 5; COMB Node = 'processor:myprocessor\|bypass:bypass1\|WideOr0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q processor:myprocessor|bypass:bypass1|WideOr0~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 811 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.149 ns) 1.414 ns processor:myprocessor\|bypass:bypass1\|WideOr0 3 COMB LCCOMB_X38_Y22_N10 14 " "Info: 3: + IC(0.284 ns) + CELL(0.149 ns) = 1.414 ns; Loc. = LCCOMB_X38_Y22_N10; Fanout = 14; COMB Node = 'processor:myprocessor\|bypass:bypass1\|WideOr0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { processor:myprocessor|bypass:bypass1|WideOr0~0 processor:myprocessor|bypass:bypass1|WideOr0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 811 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.437 ns) 3.274 ns processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[6\]~12 4 COMB LCCOMB_X41_Y19_N22 1 " "Info: 4: + IC(1.423 ns) + CELL(0.437 ns) = 3.274 ns; Loc. = LCCOMB_X41_Y19_N22; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[6\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { processor:myprocessor|bypass:bypass1|WideOr0 processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~12 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.668 ns processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[6\]~13 5 COMB LCCOMB_X41_Y19_N8 16 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 3.668 ns; Loc. = LCCOMB_X41_Y19_N8; Fanout = 16; COMB Node = 'processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinA_MXbypass\|out\[6\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~12 processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~13 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.271 ns) 4.203 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[6\]~36 6 COMB LCCOMB_X41_Y19_N18 39 " "Info: 6: + IC(0.264 ns) + CELL(0.271 ns) = 4.203 ns; Loc. = LCCOMB_X41_Y19_N18; Fanout = 39; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[6\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~13 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~36 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.438 ns) 5.644 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:A1\|G 7 COMB LCCOMB_X42_Y18_N28 3 " "Info: 7: + IC(1.003 ns) + CELL(0.438 ns) = 5.644 ns; Loc. = LCCOMB_X42_Y18_N28; Fanout = 3; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:A1\|G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~36 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.438 ns) 6.844 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:B3\|G 8 COMB LCCOMB_X43_Y19_N28 4 " "Info: 8: + IC(0.762 ns) + CELL(0.438 ns) = 6.844 ns; Loc. = LCCOMB_X43_Y19_N28; Fanout = 4; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:B3\|G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.419 ns) 7.529 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri1cout\|out\[0\]~1 9 COMB LCCOMB_X43_Y19_N30 1 " "Info: 9: + IC(0.266 ns) + CELL(0.419 ns) = 7.529 ns; Loc. = LCCOMB_X43_Y19_N30; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri1cout\|out\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri1cout|out[0]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 7.931 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~1 10 COMB LCCOMB_X43_Y19_N0 10 " "Info: 10: + IC(0.252 ns) + CELL(0.150 ns) = 7.931 ns; Loc. = LCCOMB_X43_Y19_N0; Fanout = 10; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri1cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 8.834 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[18\]~32 11 COMB LCCOMB_X42_Y21_N6 1 " "Info: 11: + IC(0.753 ns) + CELL(0.150 ns) = 8.834 ns; Loc. = LCCOMB_X42_Y21_N6; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[18\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~32 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.150 ns) 9.985 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[18\]~33 12 COMB LCCOMB_X46_Y24_N30 1 " "Info: 12: + IC(1.001 ns) + CELL(0.150 ns) = 9.985 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[18\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~32 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~33 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 10.386 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[18\]~177 13 COMB LCCOMB_X46_Y24_N8 1 " "Info: 13: + IC(0.251 ns) + CELL(0.150 ns) = 10.386 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[18\]~177'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~33 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[18]~177 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 10.914 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[18\]~35 14 COMB LCCOMB_X46_Y24_N20 5 " "Info: 14: + IC(0.253 ns) + CELL(0.275 ns) = 10.914 ns; Loc. = LCCOMB_X46_Y24_N20; Fanout = 5; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[18\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[18]~177 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[18]~35 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 11.453 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GPcomb:A3\|G~0 15 COMB LCCOMB_X46_Y24_N16 2 " "Info: 15: + IC(0.264 ns) + CELL(0.275 ns) = 11.453 ns; Loc. = LCCOMB_X46_Y24_N16; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GPcomb:A3\|G~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[18]~35 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:A3|G~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.438 ns) 12.377 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GPcomb:B3\|G 16 COMB LCCOMB_X46_Y23_N10 2 " "Info: 16: + IC(0.486 ns) + CELL(0.438 ns) = 12.377 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|ks8b:kscin0\|GPcomb:B3\|G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:A3|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:B3|G } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.438 ns) 13.103 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri1cout\|out\[0\]~0 17 COMB LCCOMB_X46_Y23_N4 2 " "Info: 17: + IC(0.288 ns) + CELL(0.438 ns) = 13.103 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri1cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri1cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 13.747 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~0 18 COMB LCCOMB_X46_Y23_N30 4 " "Info: 18: + IC(0.251 ns) + CELL(0.393 ns) = 13.747 ns; Loc. = LCCOMB_X46_Y23_N30; Fanout = 4; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri1cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 14.156 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~0 19 COMB LCCOMB_X46_Y23_N0 2 " "Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 14.156 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 14.558 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~1 20 COMB LCCOMB_X46_Y23_N26 1 " "Info: 20: + IC(0.252 ns) + CELL(0.150 ns) = 14.558 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 14.951 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~2 21 COMB LCCOMB_X46_Y23_N12 7 " "Info: 21: + IC(0.243 ns) + CELL(0.150 ns) = 14.951 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 7; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.150 ns) 15.387 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[3\]~1 22 COMB LCCOMB_X46_Y23_N14 2 " "Info: 22: + IC(0.286 ns) + CELL(0.150 ns) = 15.387 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1596 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.150 ns) 16.291 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[3\]~2 23 COMB LCCOMB_X47_Y27_N0 1 " "Info: 23: + IC(0.754 ns) + CELL(0.150 ns) = 16.291 ns; Loc. = LCCOMB_X47_Y27_N0; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1596 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.375 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[63\].a_DFF\|q 24 REG LCFF_X47_Y27_N1 3 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 16.375 ns; Loc. = LCFF_X47_Y27_N1; Fanout = 3; REG Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[63\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.797 ns ( 35.40 % ) " "Info: Total cell delay = 5.797 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.578 ns ( 64.60 % ) " "Info: Total interconnect delay = 10.578 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.375 ns" { processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q processor:myprocessor|bypass:bypass1|WideOr0~0 processor:myprocessor|bypass:bypass1|WideOr0 processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~12 processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~13 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~36 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri1cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~32 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~33 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[18]~177 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[18]~35 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:A3|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri1cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.375 ns" { processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q {} processor:myprocessor|bypass:bypass1|WideOr0~0 {} processor:myprocessor|bypass:bypass1|WideOr0 {} processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~12 {} processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~13 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~36 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri1cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~32 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~33 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[18]~177 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[18]~35 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:A3|G~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:B3|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri1cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q {} } { 0.000ns 0.739ns 0.284ns 1.423ns 0.244ns 0.264ns 1.003ns 0.762ns 0.266ns 0.252ns 0.753ns 1.001ns 0.251ns 0.253ns 0.264ns 0.486ns 0.288ns 0.251ns 0.259ns 0.252ns 0.243ns 0.286ns 0.754ns 0.000ns } { 0.000ns 0.242ns 0.149ns 0.437ns 0.150ns 0.271ns 0.438ns 0.438ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.438ns 0.438ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.624 ns + Shortest register " "Info: + Shortest clock path from clock \"inclock\" to destination register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.624 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[63\].a_DFF\|q 3 REG LCFF_X47_Y27_N1 3 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X47_Y27_N1; Fanout = 3; REG Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[63\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { inclock~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.77 % ) " "Info: Total cell delay = 1.516 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.108 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { inclock inclock~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.649 ns - Longest register " "Info: - Longest clock path from clock \"inclock\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.649 ns processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[129\].a_DFF\|q 3 REG LCFF_X38_Y22_N31 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X38_Y22_N31; Fanout = 3; REG Node = 'processor:myprocessor\|LDX:LDX1\|regnb:regnb1\|myDFF:myDFFs\[129\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { inclock~clkctrl processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.23 % ) " "Info: Total cell delay = 1.516 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { inclock inclock~clkctrl processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { inclock inclock~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { inclock inclock~clkctrl processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.375 ns" { processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q processor:myprocessor|bypass:bypass1|WideOr0~0 processor:myprocessor|bypass:bypass1|WideOr0 processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~12 processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~13 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~36 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri1cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~32 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~33 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[18]~177 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[18]~35 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:A3|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri1cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.375 ns" { processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q {} processor:myprocessor|bypass:bypass1|WideOr0~0 {} processor:myprocessor|bypass:bypass1|WideOr0 {} processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~12 {} processor:myprocessor|execute:execute1|trinb:trinb_ALUinA_MXbypass|out[6]~13 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~36 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri1cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~32 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[18]~33 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[18]~177 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[18]~35 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:A3|G~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|ks8b:kscin0|GPcomb:B3|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri1cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[3]~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q {} } { 0.000ns 0.739ns 0.284ns 1.423ns 0.244ns 0.264ns 1.003ns 0.762ns 0.266ns 0.252ns 0.753ns 1.001ns 0.251ns 0.253ns 0.264ns 0.486ns 0.288ns 0.251ns 0.259ns 0.252ns 0.243ns 0.286ns 0.754ns 0.000ns } { 0.000ns 0.242ns 0.149ns 0.437ns 0.150ns 0.271ns 0.438ns 0.438ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.438ns 0.438ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { inclock inclock~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[63].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { inclock inclock~clkctrl processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LDX:LDX1|regnb:regnb1|myDFF:myDFFs[129].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg PS2_CLK inclock 3.660 ns register " "Info: tsu for register \"PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg\" (data pin = \"PS2_CLK\", clock pin = \"inclock\") is 3.660 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.359 ns + Longest pin register " "Info: + Longest pin to register delay is 6.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PS2_CLK 1 PIN PIN_H14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H14; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns PS2_CLK~0 2 COMB IOC_X53_Y36_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X53_Y36_N0; Fanout = 1; COMB Node = 'PS2_CLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { PS2_CLK PS2_CLK~0 } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.286 ns) + CELL(0.149 ns) 6.275 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg~0 3 COMB LCCOMB_X53_Y19_N12 1 " "Info: 3: + IC(5.286 ns) + CELL(0.149 ns) = 6.275 ns; Loc. = LCCOMB_X53_Y19_N12; Fanout = 1; COMB Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.435 ns" { PS2_CLK~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.359 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg 4 REG LCFF_X53_Y19_N13 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.359 ns; Loc. = LCFF_X53_Y19_N13; Fanout = 9; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.073 ns ( 16.87 % ) " "Info: Total cell delay = 1.073 ns ( 16.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.286 ns ( 83.13 % ) " "Info: Total interconnect delay = 5.286 ns ( 83.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { PS2_CLK PS2_CLK~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { PS2_CLK {} PS2_CLK~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 5.286ns 0.000ns } { 0.000ns 0.840ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"inclock\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.663 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg 3 REG LCFF_X53_Y19_N13 9 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X53_Y19_N13; Fanout = 9; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.93 % ) " "Info: Total cell delay = 1.516 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.147 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { inclock inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { inclock {} inclock~combout {} inclock~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { PS2_CLK PS2_CLK~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { PS2_CLK {} PS2_CLK~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 5.286ns 0.000ns } { 0.000ns 0.840ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { inclock inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { inclock {} inclock~combout {} inclock~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "inclock debug_word\[31\] processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q 15.927 ns register " "Info: tco from clock \"inclock\" to destination pin \"debug_word\[31\]\" through register \"processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q\" is 15.927 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.649 ns + Longest register " "Info: + Longest clock path from clock \"inclock\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.649 ns processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q 3 REG LCFF_X38_Y22_N9 34 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X38_Y22_N9; Fanout = 34; REG Node = 'processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { inclock~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.23 % ) " "Info: Total cell delay = 1.516 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { inclock inclock~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.028 ns + Longest register pin " "Info: + Longest register to pin delay is 13.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q 1 REG LCFF_X38_Y22_N9 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y22_N9; Fanout = 34; REG Node = 'processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.415 ns) 2.583 ns processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~0 2 COMB LCCOMB_X33_Y24_N0 1 " "Info: 2: + IC(2.168 ns) + CELL(0.415 ns) = 2.583 ns; Loc. = LCCOMB_X33_Y24_N0; Fanout = 1; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 807 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.437 ns) 3.488 ns processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~2 3 COMB LCCOMB_X33_Y24_N22 32 " "Info: 3: + IC(0.468 ns) + CELL(0.437 ns) = 3.488 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 32; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 807 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.420 ns) 5.854 ns processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[31\]~31 4 COMB LCCOMB_X34_Y20_N22 2 " "Info: 4: + IC(1.946 ns) + CELL(0.420 ns) = 5.854 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 2; COMB Node = 'processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[31]~31 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.150 ns) 8.504 ns processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteData\|out\[31\]~31 5 COMB LCCOMB_X51_Y11_N18 1 " "Info: 5: + IC(2.500 ns) + CELL(0.150 ns) = 8.504 ns; Loc. = LCCOMB_X51_Y11_N18; Fanout = 1; COMB Node = 'processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteData\|out\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[31]~31 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[31]~31 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(2.788 ns) 13.028 ns debug_word\[31\] 6 PIN PIN_AB18 0 " "Info: 6: + IC(1.736 ns) + CELL(2.788 ns) = 13.028 ns; Loc. = PIN_AB18; Fanout = 0; PIN Node = 'debug_word\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.524 ns" { processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[31]~31 debug_word[31] } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.210 ns ( 32.32 % ) " "Info: Total cell delay = 4.210 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.818 ns ( 67.68 % ) " "Info: Total interconnect delay = 8.818 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.028 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[31]~31 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[31]~31 debug_word[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.028 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 {} processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[31]~31 {} processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[31]~31 {} debug_word[31] {} } { 0.000ns 2.168ns 0.468ns 1.946ns 2.500ns 1.736ns } { 0.000ns 0.415ns 0.437ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { inclock inclock~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.028 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[31]~31 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[31]~31 debug_word[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.028 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 {} processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[31]~31 {} processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[31]~31 {} debug_word[31] {} } { 0.000ns 2.168ns 0.468ns 1.946ns 2.500ns 1.736ns } { 0.000ns 0.415ns 0.437ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_0_IDLE resetn inclock -0.488 ns register " "Info: th for register \"PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_0_IDLE\" (data pin = \"resetn\", clock pin = \"inclock\") is -0.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.665 ns + Longest register " "Info: + Longest clock path from clock \"inclock\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.665 ns PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_0_IDLE 3 REG LCFF_X55_Y19_N7 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X55_Y19_N7; Fanout = 1; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_0_IDLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.89 % ) " "Info: Total cell delay = 1.516 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.149 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { inclock inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { inclock {} inclock~combout {} inclock~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.419 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns resetn 1 PIN PIN_M2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M2; Fanout = 32; PIN Node = 'resetn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.150 ns) 3.335 ns PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver~9 2 COMB LCCOMB_X55_Y19_N6 1 " "Info: 2: + IC(2.206 ns) + CELL(0.150 ns) = 3.335 ns; Loc. = LCCOMB_X55_Y19_N6; Fanout = 1; COMB Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~9 } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.419 ns PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_0_IDLE 3 REG LCFF_X55_Y19_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.419 ns; Loc. = LCFF_X55_Y19_N7; Fanout = 1; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_0_IDLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~9 PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 35.48 % ) " "Info: Total cell delay = 1.213 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.206 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.206 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.419 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~9 PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.419 ns" { resetn {} resetn~combout {} PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~9 {} PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE {} } { 0.000ns 0.000ns 2.206ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { inclock inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { inclock {} inclock~combout {} inclock~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.419 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~9 PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.419 ns" { resetn {} resetn~combout {} PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~9 {} PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE {} } { 0.000ns 0.000ns 2.206ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 22:27:45 2015 " "Info: Processing ended: Sun Apr 19 22:27:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
