;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @30, 99
	SUB #0, -40
	SUB 30, 9
	ADD -207, <-124
	ADD 210, 61
	SPL 0, <402
	SUB 3, 210
	SPL 0, <402
	SPL 0, <402
	JMN <30, 99
	ADD -207, <-124
	SUB 300, 90
	SUB 300, 90
	MOV -8, -102
	SUB 12, @110
	MOV @-127, 100
	SUB -207, <-124
	SLT @0, @2
	SLT @0, @2
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SUB @3, 0
	MOV 1, <20
	SLT @30, 99
	SLT @30, 99
	ADD 210, 60
	SUB @3, 0
	SUB @127, 106
	SUB @127, 106
	ADD 30, 9
	SUB @121, 106
	SUB @121, 106
	SPL @300, 90
	SPL @300, 90
	JMZ <-127, 100
	DJN <-127, 100
	JMN 0, <402
	SUB #0, -40
	SPL 0, -40
	SUB #0, -40
	MOV -1, <-20
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
