Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 15:41:04 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.294     -454.773                    128                11346       -0.042       -0.042                      1                11346        3.500        0.000                       0                  5565  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------  32x64  Multipliers := 1     ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -4.294     -454.773                    128                11346       -0.042       -0.042                      1                11346        3.500        0.000                       0                  5565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :          128  Failing Endpoints,  Worst Slack       -4.294ns,  Total Violation     -454.773ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.042ns,  Total Violation       -0.042ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.294ns  (required time - arrival time)
  Source:                 expmod/intermediate_reg[31][5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/running_total_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        14.160ns  (logic 10.093ns (71.278%)  route 4.067ns (28.722%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5571, estimated)     1.568     5.076    expmod/clk_100mhz_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  expmod/intermediate_reg[31][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  expmod/intermediate_reg[31][5]/Q
                         net (fo=1, estimated)        0.819     6.314    expmod/square_block/intermediate0_i_34_4[5]
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.611 r  expmod/square_block/intermediate0_i_371/O
                         net (fo=1, routed)           0.000     6.611    expmod/square_block/intermediate0_i_371_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I1_O)      0.247     6.858 r  expmod/square_block/intermediate0_i_138/O
                         net (fo=1, estimated)        0.912     7.770    expmod/square_block/intermediate0_i_138_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.298     8.068 r  expmod/square_block/intermediate0_i_28/O
                         net (fo=8, estimated)        0.779     8.847    expmod/intermediate[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    12.698 r  expmod/running_total0__3/PCOUT[47]
                         net (fo=1, estimated)        0.000    12.698    expmod/running_total0__3_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.411 r  expmod/running_total0__4/PCOUT[47]
                         net (fo=1, estimated)        0.000    14.411    expmod/running_total0__4_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    15.929 r  expmod/running_total0__5/P[21]
                         net (fo=2, estimated)        0.961    16.890    expmod/running_total0__5_n_84
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    17.014 r  expmod/running_total0__1_i_31/O
                         net (fo=1, routed)           0.000    17.014    expmod/running_total0__1_i_31_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.547 r  expmod/running_total0__1_i_20/CO[3]
                         net (fo=1, estimated)        0.000    17.547    expmod/running_total0__1_i_20_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  expmod/running_total0__1_i_19/CO[3]
                         net (fo=1, estimated)        0.000    17.664    expmod/running_total0__1_i_19_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  expmod/running_total0__1_i_18/CO[3]
                         net (fo=1, estimated)        0.000    17.781    expmod/running_total0__1_i_18_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.898 r  expmod/running_total0_i_19/CO[3]
                         net (fo=1, estimated)        0.000    17.898    expmod/running_total0_i_19_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.015 r  expmod/running_total0_i_18/CO[3]
                         net (fo=1, estimated)        0.000    18.015    expmod/running_total0_i_18_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.132 r  expmod/running_total0_i_17/CO[3]
                         net (fo=1, estimated)        0.000    18.132    expmod/running_total0_i_17_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  expmod/running_total0_i_16/O[0]
                         net (fo=1, estimated)        0.596    18.947    expmod/modulus_block/O[0]
    SLICE_X55Y56         LUT4 (Prop_lut4_I2_O)        0.289    19.236 r  expmod/modulus_block/running_total0_i_4/O
                         net (fo=2, routed)           0.000    19.236    expmod/modulus_block_n_4
    SLICE_X55Y56         FDRE                                         r  expmod/running_total_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5571, estimated)     1.438    14.773    expmod/clk_100mhz_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  expmod/running_total_reg[61]/C
                         clock pessimism              0.174    14.946    
                         clock uncertainty           -0.035    14.911    
    SLICE_X55Y56         FDRE (Setup_fdre_C_D)        0.031    14.942    expmod/running_total_reg[61]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -19.236    
  -------------------------------------------------------------------
                         slack                                 -4.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 expmod/value_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.155%)  route 0.146ns (50.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5571, estimated)     0.557     1.623    expmod/clk_100mhz_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  expmod/value_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  expmod/value_out_reg[12]/Q
                         net (fo=1, estimated)        0.146     1.910    result[12]
    SLICE_X35Y58         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5571, estimated)     0.825     2.125    clk_100mhz_IBUF_BUFG
    SLICE_X35Y58         FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.239     1.886    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.066     1.952    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                 -0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y25   expmod/square_block/intermediate_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X34Y56  expmod_ready_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X34Y56  expmod_ready_reg/C



