#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-642.11.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Tue May 02 12:42:04 CDT 2017
# hostname  : luigi
# pid       : 47921
# arguments : '-label' 'session_0' '-console' 'luigi:45220' '-style' 'windows' '-proj' '/home/ecelrc/students/blidsky/mesi_verification/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/blidsky/mesi_verification/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/blidsky/mesi_verification/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/blidsky/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc_tb_cpu.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_tb_cpu.v
[INFO (VERI-1328)] mesi_isc_tb_cpu.v(46): analyzing included file mesi_isc_define.v
[INFO (VERI-1328)] mesi_isc_tb_cpu.v(47): analyzing included file mesi_isc_tb_define.v
%% analyze -sv {jgverif.sv};
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file jgverif.sv
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc_tb_cpu};
INFO (ISW003): Top module name is "mesi_isc_tb_cpu".
[ERROR (VERI-1128)] jgverif.sv(72): mbus_cmd_i is not declared
[ERROR (VERI-1128)] jgverif.sv(78): cbus_ack_0 is not declared
[ERROR (VERI-1010)] jgverif.sv(66): cannot find port cpu_id_i on this module
[INFO (VERI-1310)] jgverif.sv(14): v_mesi is declared here
[WARN (VERI-1927)] jgverif.sv(94): port mbus_data_wr3 remains unconnected for this instance
[INFO (VERI-1018)] mesi_isc_tb_cpu.v(49): compiling module mesi_isc_tb_cpu
[WARN (VERI-1060)] mesi_isc_tb_cpu.v(191): 'initial' construct ignored
[WARN (VERI-1166)] mesi_isc_tb_cpu.v(288): case condition never applies
[WARN (VERI-1166)] mesi_isc_tb_cpu.v(300): case condition never applies
[WARN (VERI-1166)] mesi_isc_tb_cpu.v(312): case condition never applies
[WARN (VERI-1209)] mesi_isc_tb_cpu.v(349): expression size 4 truncated to fit in target size 1
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(349): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(354): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(354): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(355): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(355): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(356): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(356): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(357): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(357): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(359): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-1209)] mesi_isc_tb_cpu.v(359): expression size 32 truncated to fit in target size 8
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(359): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-1142)] mesi_isc_tb_cpu.v(517): system task display ignored for synthesis
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(524): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(530): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(531): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(536): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(538): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-1209)] mesi_isc_tb_cpu.v(542): expression size 4 truncated to fit in target size 1
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(542): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(558): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-1142)] mesi_isc_tb_cpu.v(565): system task display ignored for synthesis
[ERROR (VERI-1279)] mesi_isc_tb_cpu.v(566): multiple event control statements not supported for synthesis
[INFO (VERI-1073)] mesi_isc_tb_cpu.v(49): module mesi_isc_tb_cpu remains a blackbox, due to errors in its contents
ERROR (ENL134): Unable to elaborate design as top module "mesi_isc_tb_cpu" is black boxed.
Summary of errors detected:
	[ERROR (VERI-1128)] jgverif.sv(72): mbus_cmd_i is not declared
	[ERROR (VERI-1128)] jgverif.sv(78): cbus_ack_0 is not declared
	[ERROR (VERI-1010)] jgverif.sv(66): cannot find port cpu_id_i on this module
	[ERROR (VERI-1279)] mesi_isc_tb_cpu.v(566): multiple event control statements not supported for synthesis
	ERROR (ENL134): Unable to elaborate design as top module "mesi_isc_tb_cpu" is black boxed.
ERROR at line 9 in file /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
