#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  6 17:02:37 2018
# Process ID: 15328
# Current directory: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1948 C:\Users\alois\Documents\Perso\M2_SE\VHDL\TP_05\TP_05.xpr
# Log file: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/vivado.log
# Journal file: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'design_1_N_Divider_0_0_synth_1' not found
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 854.609 ; gain = 119.984
update_compile_order -fileset sources_1
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:N_Divider:1.0 - N_Divider_0
Adding cell -- xilinx.com:user:Dec3v8:1.0 - Dec3v8_0
Adding cell -- xilinx.com:user:Bascule:1.0 - Bascule_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <design_1> from BD file <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 971.402 ; gain = 88.992
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Dec3v8_0/E'(3) to net 'Bascule_0_S'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Dec3v8_0/E'(3) to net 'Bascule_0_S'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1982] Skipping generation for the cell N_Divider_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dec3v8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bascule_0 .
WARNING: [IP_Flow 19-5160] IP 'design_1_xlconstant_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xlconstant_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_N_Divider_0_0_synth_1
ERROR: [Common 17-69] Command failed:  Run 'design_1_N_Divider_0_0_synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run design_1_N_Divider_0_0_synth_1'.
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed:  Run 'design_1_N_Divider_0_0_synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run design_1_N_Divider_0_0_synth_1'.


reset_run design_1_Dec3v8_0_0_synth_1
launch_runs design_1_Dec3v8_0_0_synth_1
[Thu Dec  6 17:07:32 2018] Launched design_1_Dec3v8_0_0_synth_1...
Run output will be captured here: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Dec3v8_0_0_synth_1/runme.log
wait_on_run design_1_Dec3v8_0_0_synth_1
[Thu Dec  6 17:07:32 2018] Waiting for design_1_Dec3v8_0_0_synth_1 to finish...
[Thu Dec  6 17:07:37 2018] Waiting for design_1_Dec3v8_0_0_synth_1 to finish...
[Thu Dec  6 17:07:42 2018] Waiting for design_1_Dec3v8_0_0_synth_1 to finish...
[Thu Dec  6 17:07:47 2018] Waiting for design_1_Dec3v8_0_0_synth_1 to finish...
[Thu Dec  6 17:07:57 2018] Waiting for design_1_Dec3v8_0_0_synth_1 to finish...
[Thu Dec  6 17:08:07 2018] Waiting for design_1_Dec3v8_0_0_synth_1 to finish...
[Thu Dec  6 17:08:17 2018] Waiting for design_1_Dec3v8_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_Dec3v8_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Dec3v8_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Dec3v8_0_0.tcl -notrace
Command: synth_design -top design_1_Dec3v8_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.301 ; gain = 91.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Dec3v8_0_0' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/synth/design_1_Dec3v8_0_0.vhd:63]
INFO: [Synth 8-3491] module 'Dec3v8' declared at 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/fd2e/src/Dec3v8.vhd:34' bound to instance 'U0' of component 'Dec3v8' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/synth/design_1_Dec3v8_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Dec3v8' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/fd2e/src/Dec3v8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Dec3v8' (1#1) [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/fd2e/src/Dec3v8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_Dec3v8_0_0' (2#1) [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/synth/design_1_Dec3v8_0_0.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 503.500 ; gain = 145.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 503.500 ; gain = 145.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 503.500 ; gain = 145.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance U0 wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc'.
Parsing XDC File [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Dec3v8_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Dec3v8_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 768.867 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 768.867 ; gain = 410.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 768.867 ; gain = 410.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Dec3v8_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 768.867 ; gain = 410.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 768.867 ; gain = 410.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Dec3v8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 768.867 ; gain = 410.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 856.117 ; gain = 497.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 856.117 ; gain = 497.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 856.117 ; gain = 497.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 857.246 ; gain = 499.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 857.246 ; gain = 499.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 857.246 ; gain = 499.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 857.246 ; gain = 499.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 857.246 ; gain = 499.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 857.246 ; gain = 499.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
|2     |  U0     |Dec3v8 |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 857.246 ; gain = 499.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 857.258 ; gain = 233.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 857.258 ; gain = 499.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 878.945 ; gain = 532.289
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Dec3v8_0_0_synth_1/design_1_Dec3v8_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/design_1_Dec3v8_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Dec3v8_0_0_synth_1/design_1_Dec3v8_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Dec3v8_0_0_utilization_synth.rpt -pb design_1_Dec3v8_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 878.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 17:08:20 2018...
[Thu Dec  6 17:08:22 2018] design_1_Dec3v8_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1085.332 ; gain = 0.000
reset_run design_1_Bascule_0_0_synth_1
launch_runs design_1_Bascule_0_0_synth_1
[Thu Dec  6 17:08:23 2018] Launched design_1_Bascule_0_0_synth_1...
Run output will be captured here: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Bascule_0_0_synth_1/runme.log
wait_on_run design_1_Bascule_0_0_synth_1
[Thu Dec  6 17:08:23 2018] Waiting for design_1_Bascule_0_0_synth_1 to finish...
[Thu Dec  6 17:08:28 2018] Waiting for design_1_Bascule_0_0_synth_1 to finish...
[Thu Dec  6 17:08:33 2018] Waiting for design_1_Bascule_0_0_synth_1 to finish...
[Thu Dec  6 17:08:38 2018] Waiting for design_1_Bascule_0_0_synth_1 to finish...
[Thu Dec  6 17:08:48 2018] Waiting for design_1_Bascule_0_0_synth_1 to finish...
[Thu Dec  6 17:08:58 2018] Waiting for design_1_Bascule_0_0_synth_1 to finish...
[Thu Dec  6 17:09:08 2018] Waiting for design_1_Bascule_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_Bascule_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Bascule_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Bascule_0_0.tcl -notrace
Command: synth_design -top design_1_Bascule_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 450.078 ; gain = 91.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Bascule_0_0' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/synth/design_1_Bascule_0_0.vhd:66]
INFO: [Synth 8-3491] module 'Bascule' declared at 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/3977/src/Bascule.vhd:37' bound to instance 'U0' of component 'Bascule' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/synth/design_1_Bascule_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Bascule' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/3977/src/Bascule.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Bascule' (1#1) [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/3977/src/Bascule.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_Bascule_0_0' (2#1) [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/synth/design_1_Bascule_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 504.836 ; gain = 145.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 504.836 ; gain = 145.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 504.836 ; gain = 145.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'CLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:52]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:57]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:62]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:65]
Finished Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_Bascule_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_Bascule_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA10'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA7'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA8'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA9'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB10'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB7'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB8'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB9'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:200]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_Bascule_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_Bascule_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Bascule_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Bascule_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 805.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 805.781 ; gain = 446.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 805.781 ; gain = 446.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Bascule_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 805.781 ; gain = 446.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 805.781 ; gain = 446.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Bascule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 805.781 ; gain = 446.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 858.676 ; gain = 499.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 858.676 ; gain = 499.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 868.203 ; gain = 509.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 868.203 ; gain = 509.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 868.203 ; gain = 509.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 868.203 ; gain = 509.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 868.203 ; gain = 509.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 868.203 ; gain = 509.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 868.203 ; gain = 509.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     1|
|3     |LUT5 |     1|
|4     |LUT6 |     1|
|5     |FDCE |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |     8|
|2     |  U0     |Bascule |     8|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 868.203 ; gain = 509.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 868.203 ; gain = 208.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 868.203 ; gain = 509.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 884.301 ; gain = 536.820
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Bascule_0_0_synth_1/design_1_Bascule_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/design_1_Bascule_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Bascule_0_0_synth_1/design_1_Bascule_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Bascule_0_0_utilization_synth.rpt -pb design_1_Bascule_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 884.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 17:09:11 2018...
[Thu Dec  6 17:09:14 2018] design_1_Bascule_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1094.250 ; gain = 8.918
reset_run design_1_xlconstant_0_0_synth_1
launch_runs design_1_xlconstant_0_0_synth_1
[Thu Dec  6 17:09:14 2018] Launched design_1_xlconstant_0_0_synth_1...
Run output will be captured here: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_xlconstant_0_0_synth_1/runme.log
wait_on_run design_1_xlconstant_0_0_synth_1
[Thu Dec  6 17:09:14 2018] Waiting for design_1_xlconstant_0_0_synth_1 to finish...
[Thu Dec  6 17:09:19 2018] Waiting for design_1_xlconstant_0_0_synth_1 to finish...
[Thu Dec  6 17:09:24 2018] Waiting for design_1_xlconstant_0_0_synth_1 to finish...
[Thu Dec  6 17:09:30 2018] Waiting for design_1_xlconstant_0_0_synth_1 to finish...
[Thu Dec  6 17:09:40 2018] Waiting for design_1_xlconstant_0_0_synth_1 to finish...
[Thu Dec  6 17:09:50 2018] Waiting for design_1_xlconstant_0_0_synth_1 to finish...
[Thu Dec  6 17:10:00 2018] Waiting for design_1_xlconstant_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlconstant_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlconstant_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlconstant_0_0.tcl -notrace
Command: synth_design -top design_1_xlconstant_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18560 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 450.301 ; gain = 91.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 504.074 ; gain = 144.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 504.074 ; gain = 144.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 504.074 ; gain = 144.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 504.074 ; gain = 144.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_xlconstant_0_0 has an empty top module
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 634.293 ; gain = 275.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 762.063 ; gain = 414.320
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1187.086 ; gain = 425.023
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlconstant_0_0_utilization_synth.rpt -pb design_1_xlconstant_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1187.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 17:10:03 2018...
[Thu Dec  6 17:10:05 2018] design_1_xlconstant_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1095.617 ; gain = 0.379
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_N_Divider_0_0_synth_1
ERROR: [Common 17-69] Command failed:  Run 'design_1_N_Divider_0_0_synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run design_1_N_Divider_0_0_synth_1'.
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed:  Run 'design_1_N_Divider_0_0_synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run design_1_N_Divider_0_0_synth_1'.


ipx::open_ipxact_file C:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/N_Divider/component.xml
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'.
report_ip_status -name ip_status
set_property LOCK_UPGRADE 0 [get_bd_cells /N_Divider_0]
upgrade_ip -vlnv xilinx.com:user:N_Divider:1.0 [get_ips  design_1_N_Divider_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_N_Divider_0_0 (N_Divider_v1_0 1.0) from revision 3 to revision 4
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_N_Divider_0_0] -no_script -sync -force -quiet
generate_target all [get_files C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Dec3v8_0/E'(3) to net 'Bascule_0_S'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Dec3v8_0/E'(3) to net 'Bascule_0_S'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block N_Divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dec3v8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bascule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_N_Divider_0_0_synth_1
[Thu Dec  6 17:11:49 2018] Launched design_1_N_Divider_0_0_synth_1...
Run output will be captured here: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_N_Divider_0_0_synth_1/runme.log
wait_on_run design_1_N_Divider_0_0_synth_1
[Thu Dec  6 17:11:49 2018] Waiting for design_1_N_Divider_0_0_synth_1 to finish...
[Thu Dec  6 17:11:54 2018] Waiting for design_1_N_Divider_0_0_synth_1 to finish...
[Thu Dec  6 17:11:59 2018] Waiting for design_1_N_Divider_0_0_synth_1 to finish...
[Thu Dec  6 17:12:04 2018] Waiting for design_1_N_Divider_0_0_synth_1 to finish...
[Thu Dec  6 17:12:14 2018] Waiting for design_1_N_Divider_0_0_synth_1 to finish...
[Thu Dec  6 17:12:24 2018] Waiting for design_1_N_Divider_0_0_synth_1 to finish...
[Thu Dec  6 17:12:35 2018] Waiting for design_1_N_Divider_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_N_Divider_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_N_Divider_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_N_Divider_0_0.tcl -notrace
Command: synth_design -top design_1_N_Divider_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16308 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.918 ; gain = 91.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_N_Divider_0_0' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_N_Divider_0_0/synth/design_1_N_Divider_0_0.vhd:64]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'N_Divider' declared at 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/7dde/src/N_Divider.vhd:34' bound to instance 'U0' of component 'N_Divider' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_N_Divider_0_0/synth/design_1_N_Divider_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'N_Divider' [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/7dde/src/N_Divider.vhd:41]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'N_Divider' (1#1) [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ipshared/7dde/src/N_Divider.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design_1_N_Divider_0_0' (2#1) [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_N_Divider_0_0/synth/design_1_N_Divider_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.340 ; gain = 145.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.340 ; gain = 145.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.340 ; gain = 145.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.340 ; gain = 145.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module N_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |FDCE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |     7|
|2     |  U0     |N_Divider |     7|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.457 ; gain = 302.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 777.090 ; gain = 430.016
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_N_Divider_0_0_synth_1/design_1_N_Divider_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.129 ; gain = 448.039
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_N_Divider_0_0/design_1_N_Divider_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_N_Divider_0_0_synth_1/design_1_N_Divider_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_N_Divider_0_0_utilization_synth.rpt -pb design_1_N_Divider_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1229.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 17:12:38 2018...
[Thu Dec  6 17:12:40 2018] design_1_N_Divider_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1150.223 ; gain = 0.270
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1259.660 ; gain = 108.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_Bascule_0_0' declared at 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/.Xil/Vivado-15328-POTATO-PC/realtime/design_1_Bascule_0_0_stub.vhdl:5' bound to instance 'Bascule_0' of component 'design_1_Bascule_0_0' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_Bascule_0_0' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/.Xil/Vivado-15328-POTATO-PC/realtime/design_1_Bascule_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_Dec3v8_0_0' declared at 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/.Xil/Vivado-15328-POTATO-PC/realtime/design_1_Dec3v8_0_0_stub.vhdl:5' bound to instance 'Dec3v8_0' of component 'design_1_Dec3v8_0_0' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_Dec3v8_0_0' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/.Xil/Vivado-15328-POTATO-PC/realtime/design_1_Dec3v8_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_N_Divider_0_0' declared at 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/.Xil/Vivado-15328-POTATO-PC/realtime/design_1_N_Divider_0_0_stub.vhdl:5' bound to instance 'N_Divider_0' of component 'design_1_N_Divider_0_0' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_N_Divider_0_0' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/.Xil/Vivado-15328-POTATO-PC/realtime/design_1_N_Divider_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/.Xil/Vivado-15328-POTATO-PC/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/.Xil/Vivado-15328-POTATO-PC/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.523 ; gain = 149.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.523 ; gain = 149.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.523 ; gain = 149.762
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/design_1_Bascule_0_0.dcp' for cell 'design_1_i/Bascule_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/design_1_Dec3v8_0_0.dcp' for cell 'design_1_i/Dec3v8_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_N_Divider_0_0/design_1_N_Divider_0_0.dcp' for cell 'design_1_i/N_Divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc] for cell 'design_1_i/Dec3v8_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:1]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:2]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:16]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:18]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:19]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:20]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:21]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:22]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:23]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc:24]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Dec3v8_0_0/src/PinOut.xdc] for cell 'design_1_i/Dec3v8_0/U0'
Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc] for cell 'design_1_i/Bascule_0/U0'
WARNING: [Vivado 12-584] No ports matched 'CLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:4]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:21]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:22]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:23]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:24]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:52]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:57]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:62]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc:65]
Finished Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc] for cell 'design_1_i/Bascule_0/U0'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/PinOut.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc] for cell 'design_1_i/Bascule_0/U0'
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'JA10'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'JA3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'JA4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'JA7'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'JA8'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'JA9'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'JB1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JB10'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JB2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JB3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'JB7'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'JB8'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'JB9'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'LD0'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'LD1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'LD2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'LD3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'LD4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'LD5'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'LD6'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'LD7'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'VGA_B1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:187]
WARNING: [Vivado 12-584] No ports matched 'VGA_B2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:188]
WARNING: [Vivado 12-584] No ports matched 'VGA_B3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'VGA_B4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'VGA_G1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'VGA_G2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'VGA_G3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'VGA_G4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'VGA_R1'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'VGA_R2'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'VGA_R3'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'VGA_R4'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:200]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc:200]
Finished Parsing XDC File [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc] for cell 'design_1_i/Bascule_0/U0'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ip/design_1_Bascule_0_0/src/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.191 ; gain = 461.430
27 Infos, 102 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1612.191 ; gain = 461.969
file mkdir C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/constrs_1
file mkdir C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/constrs_1/new
close [ open C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/constrs_1/new/Pnout.xdc w ]
add_files -fileset constrs_1 C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/constrs_1/new/Pnout.xdc
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream
[Thu Dec  6 17:18:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/synth_1/runme.log
[Thu Dec  6 17:18:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782258
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.055 ; gain = 621.906
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.N {90000000}] [get_bd_cells N_Divider_0]
endgroup
save_bd_design
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/synth_1

reset_run design_1_N_Divider_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_N_Divider_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Dec3v8_0/E'(3) to net 'Bascule_0_S'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Dec3v8_0/E'(3) to net 'Bascule_0_S'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block N_Divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dec3v8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bascule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Dec  6 17:27:10 2018] Launched design_1_N_Divider_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_N_Divider_0_0_synth_1: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_N_Divider_0_0_synth_1/runme.log
synth_1: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/synth_1/runme.log
[Thu Dec  6 17:27:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782258
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
ipx::unload_core c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/N_Divider/component.xml
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets N_Divider_0_Clk_Div]
startgroup
create_bd_port -dir O clk_div
connect_bd_net [get_bd_pins /N_Divider_0/Clk_Div] [get_bd_ports clk_div]
endgroup
startgroup
create_bd_port -dir I clk_div_in
connect_bd_net [get_bd_pins /Bascule_0/H] [get_bd_ports clk_div_in]
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ipx::edit_ip_in_project -upgrade true -name Bascule_v1_0_project -directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.tmp/Bascule_v1_0_project c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/Bascule/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.121 ; gain = 21.633
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2338.715 ; gain = 26.227
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'
set_property LOCK_UPGRADE 1 [get_bd_cells /N_Divider_0]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Bascule:1.0 [get_ips  design_1_Bascule_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_Bascule_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_Bascule_0_0 (Bascule_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Bascule_0_0] -no_script -sync -force -quiet
set_property LOCK_UPGRADE 1 [get_bd_cells /Bascule_0]
ERROR: [BD 41-1985] Cannot lock the cell /Bascule_0 that is not fully generated
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name N_Divider_v1_0_project -directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.tmp/N_Divider_v1_0_project c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/N_Divider/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2357.113 ; gain = 1.500
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2357.887 ; gain = 2.273
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 0 [get_bd_cells /N_Divider_0]
upgrade_ip -vlnv xilinx.com:user:N_Divider:1.0 [get_ips  design_1_N_Divider_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/design_1_N_Divider_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_N_Divider_0_0 (N_Divider_v1_0 1.0) from revision 4 to revision 5
Wrote  : <C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_N_Divider_0_0] -no_script -sync -force -quiet
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Bascule_v1_0_project -directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.tmp/Bascule_v1_0_project c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/Bascule/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.051 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.051 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/Bascule/sim/Bascule.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/Bascule/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5105] 'Used in' property of 'src/test_Bascule.vhd' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/Bascule/sim/Bascule.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/Bascule/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO'
set_property LOCK_UPGRADE 1 [get_bd_cells /N_Divider_0]
ERROR: [BD 41-1985] Cannot lock the cell /N_Divider_0 that is not fully generated
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property LOCK_UPGRADE 1 [get_bd_cells /N_Divider_0]
ERROR: [BD 41-1985] Cannot lock the cell /N_Divider_0 that is not fully generated
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
