<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Oct 31 22:49:56 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets CK_N_72]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets SCK2]
            532 items scored, 482 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CH2_Generator.count_i0  (from SCK2 +)
   Destination:    FD1S3DX    D              CH2_Generator.count_i12  (to SCK2 +)

   Delay:                   6.895ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      6.895ns data_path CH2_Generator.count_i0 to CH2_Generator.count_i12 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.041ns

 Path Details: CH2_Generator.count_i0 to CH2_Generator.count_i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CH2_Generator.count_i0 (from SCK2)
Route         2   e 1.002                                  CH2_Generator.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_557_add_2_1
Route         1   e 0.020                                  n7404
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_3
Route         1   e 0.020                                  n7405
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_5
Route         1   e 0.020                                  n7406
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_7
Route         1   e 0.020                                  n7407
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_9
Route         1   e 0.020                                  n7408
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_11
Route         1   e 0.020                                  n7409
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_13
Route         1   e 0.020                                  n7410
FCI_TO_F    ---     0.544            CIN to S[2]           sub_557_add_2_cout
Route        13   e 1.794                                  n3250
LUT4        ---     0.448              A to Z              i3839_2_lut_3_lut
Route         2   e 0.954                                  CH2_Generator.count_12__N_512[12]
                  --------
                    6.895  (43.6% logic, 56.4% route), 10 logic levels.


Error:  The following path violates requirements by 2.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CH2_Generator.count_i0  (from SCK2 +)
   Destination:    FD1S3DX    D              CH2_Generator.count_i11  (to SCK2 +)

   Delay:                   6.895ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      6.895ns data_path CH2_Generator.count_i0 to CH2_Generator.count_i11 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.041ns

 Path Details: CH2_Generator.count_i0 to CH2_Generator.count_i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CH2_Generator.count_i0 (from SCK2)
Route         2   e 1.002                                  CH2_Generator.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_557_add_2_1
Route         1   e 0.020                                  n7404
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_3
Route         1   e 0.020                                  n7405
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_5
Route         1   e 0.020                                  n7406
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_7
Route         1   e 0.020                                  n7407
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_9
Route         1   e 0.020                                  n7408
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_11
Route         1   e 0.020                                  n7409
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_13
Route         1   e 0.020                                  n7410
FCI_TO_F    ---     0.544            CIN to S[2]           sub_557_add_2_cout
Route        13   e 1.794                                  n3250
LUT4        ---     0.448              A to Z              i3838_2_lut_3_lut
Route         2   e 0.954                                  CH2_Generator.count_12__N_512[11]
                  --------
                    6.895  (43.6% logic, 56.4% route), 10 logic levels.


Error:  The following path violates requirements by 2.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CH2_Generator.count_i0  (from SCK2 +)
   Destination:    FD1S3DX    D              CH2_Generator.count_i10  (to SCK2 +)

   Delay:                   6.895ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      6.895ns data_path CH2_Generator.count_i0 to CH2_Generator.count_i10 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.041ns

 Path Details: CH2_Generator.count_i0 to CH2_Generator.count_i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CH2_Generator.count_i0 (from SCK2)
Route         2   e 1.002                                  CH2_Generator.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_557_add_2_1
Route         1   e 0.020                                  n7404
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_3
Route         1   e 0.020                                  n7405
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_5
Route         1   e 0.020                                  n7406
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_7
Route         1   e 0.020                                  n7407
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_9
Route         1   e 0.020                                  n7408
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_11
Route         1   e 0.020                                  n7409
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_557_add_2_13
Route         1   e 0.020                                  n7410
FCI_TO_F    ---     0.544            CIN to S[2]           sub_557_add_2_cout
Route        13   e 1.794                                  n3250
LUT4        ---     0.448              A to Z              i3837_2_lut_3_lut
Route         2   e 0.954                                  CH2_Generator.count_12__N_512[10]
                  --------
                    6.895  (43.6% logic, 56.4% route), 10 logic levels.

Warning: 7.041 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets CK_c]
            2312 items scored, 2312 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.857ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CDS_302  (from CK_c +)
   Destination:    FD1P3IX    SP             spc2__i15  (to CK_c +)

   Delay:                  10.598ns  (24.9% logic, 75.1% route), 6 logic levels.

 Constraint Details:

     10.598ns data_path CDS_302 to spc2__i15 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.857ns

 Path Details: CDS_302 to spc2__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CDS_302 (from CK_c)
Route        11   e 1.411                                  CDS
LUT4        ---     0.448              A to Z              CDS_I_0_345_2_lut_rep_87
Route        10   e 1.340                                  n8169
LUT4        ---     0.448              A to Z              i1_4_lut_rep_67
Route         8   e 1.287                                  n8038
LUT4        ---     0.448              C to Z              i4930_2_lut_rep_58_2_lut_3_lut
Route         9   e 1.315                                  n8029
LUT4        ---     0.448              B to Z              i3290_4_lut
Route         9   e 1.315                                  n6159
LUT4        ---     0.448              D to Z              i1_3_lut_4_lut_adj_56
Route         8   e 1.287                                  CK_c_enable_120
                  --------
                   10.598  (24.9% logic, 75.1% route), 6 logic levels.


Error:  The following path violates requirements by 5.857ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CDS_302  (from CK_c +)
   Destination:    FD1P3IX    SP             spc2__i14  (to CK_c +)

   Delay:                  10.598ns  (24.9% logic, 75.1% route), 6 logic levels.

 Constraint Details:

     10.598ns data_path CDS_302 to spc2__i14 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.857ns

 Path Details: CDS_302 to spc2__i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CDS_302 (from CK_c)
Route        11   e 1.411                                  CDS
LUT4        ---     0.448              A to Z              CDS_I_0_345_2_lut_rep_87
Route        10   e 1.340                                  n8169
LUT4        ---     0.448              A to Z              i1_4_lut_rep_67
Route         8   e 1.287                                  n8038
LUT4        ---     0.448              C to Z              i4930_2_lut_rep_58_2_lut_3_lut
Route         9   e 1.315                                  n8029
LUT4        ---     0.448              B to Z              i3290_4_lut
Route         9   e 1.315                                  n6159
LUT4        ---     0.448              D to Z              i1_3_lut_4_lut_adj_56
Route         8   e 1.287                                  CK_c_enable_120
                  --------
                   10.598  (24.9% logic, 75.1% route), 6 logic levels.


Error:  The following path violates requirements by 5.857ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CDS_302  (from CK_c +)
   Destination:    FD1P3IX    SP             spc2__i13  (to CK_c +)

   Delay:                  10.598ns  (24.9% logic, 75.1% route), 6 logic levels.

 Constraint Details:

     10.598ns data_path CDS_302 to spc2__i13 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.857ns

 Path Details: CDS_302 to spc2__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CDS_302 (from CK_c)
Route        11   e 1.411                                  CDS
LUT4        ---     0.448              A to Z              CDS_I_0_345_2_lut_rep_87
Route        10   e 1.340                                  n8169
LUT4        ---     0.448              A to Z              i1_4_lut_rep_67
Route         8   e 1.287                                  n8038
LUT4        ---     0.448              C to Z              i4930_2_lut_rep_58_2_lut_3_lut
Route         9   e 1.315                                  n8029
LUT4        ---     0.448              B to Z              i3290_4_lut
Route         9   e 1.315                                  n6159
LUT4        ---     0.448              D to Z              i1_3_lut_4_lut_adj_56
Route         8   e 1.287                                  CK_c_enable_120
                  --------
                   10.598  (24.9% logic, 75.1% route), 6 logic levels.

Warning: 10.857 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets SCK1]
            532 items scored, 482 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CH1_Generator.count_i0  (from SCK1 +)
   Destination:    FD1S3DX    D              CH1_Generator.count_i12  (to SCK1 +)

   Delay:                   6.895ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      6.895ns data_path CH1_Generator.count_i0 to CH1_Generator.count_i12 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.041ns

 Path Details: CH1_Generator.count_i0 to CH1_Generator.count_i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CH1_Generator.count_i0 (from SCK1)
Route         2   e 1.002                                  CH1_Generator.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_555_add_2_1
Route         1   e 0.020                                  n7427
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_3
Route         1   e 0.020                                  n7428
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_5
Route         1   e 0.020                                  n7429
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_7
Route         1   e 0.020                                  n7430
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_9
Route         1   e 0.020                                  n7431
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_11
Route         1   e 0.020                                  n7432
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_13
Route         1   e 0.020                                  n7433
FCI_TO_F    ---     0.544            CIN to S[2]           sub_555_add_2_cout
Route        13   e 1.794                                  n3234
LUT4        ---     0.448              A to Z              i3827_2_lut_3_lut
Route         2   e 0.954                                  CH1_Generator.count_12__N_485[12]
                  --------
                    6.895  (43.6% logic, 56.4% route), 10 logic levels.


Error:  The following path violates requirements by 2.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CH1_Generator.count_i0  (from SCK1 +)
   Destination:    FD1S3DX    D              CH1_Generator.count_i11  (to SCK1 +)

   Delay:                   6.895ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      6.895ns data_path CH1_Generator.count_i0 to CH1_Generator.count_i11 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.041ns

 Path Details: CH1_Generator.count_i0 to CH1_Generator.count_i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CH1_Generator.count_i0 (from SCK1)
Route         2   e 1.002                                  CH1_Generator.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_555_add_2_1
Route         1   e 0.020                                  n7427
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_3
Route         1   e 0.020                                  n7428
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_5
Route         1   e 0.020                                  n7429
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_7
Route         1   e 0.020                                  n7430
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_9
Route         1   e 0.020                                  n7431
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_11
Route         1   e 0.020                                  n7432
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_13
Route         1   e 0.020                                  n7433
FCI_TO_F    ---     0.544            CIN to S[2]           sub_555_add_2_cout
Route        13   e 1.794                                  n3234
LUT4        ---     0.448              A to Z              i3826_2_lut_3_lut
Route         2   e 0.954                                  CH1_Generator.count_12__N_485[11]
                  --------
                    6.895  (43.6% logic, 56.4% route), 10 logic levels.


Error:  The following path violates requirements by 2.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CH1_Generator.count_i0  (from SCK1 +)
   Destination:    FD1S3DX    D              CH1_Generator.count_i10  (to SCK1 +)

   Delay:                   6.895ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      6.895ns data_path CH1_Generator.count_i0 to CH1_Generator.count_i10 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.041ns

 Path Details: CH1_Generator.count_i0 to CH1_Generator.count_i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CH1_Generator.count_i0 (from SCK1)
Route         2   e 1.002                                  CH1_Generator.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_555_add_2_1
Route         1   e 0.020                                  n7427
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_3
Route         1   e 0.020                                  n7428
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_5
Route         1   e 0.020                                  n7429
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_7
Route         1   e 0.020                                  n7430
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_9
Route         1   e 0.020                                  n7431
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_11
Route         1   e 0.020                                  n7432
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_555_add_2_13
Route         1   e 0.020                                  n7433
FCI_TO_F    ---     0.544            CIN to S[2]           sub_555_add_2_cout
Route        13   e 1.794                                  n3234
LUT4        ---     0.448              A to Z              i3825_2_lut_3_lut
Route         2   e 0.954                                  CH1_Generator.count_12__N_485[10]
                  --------
                    6.895  (43.6% logic, 56.4% route), 10 logic levels.

Warning: 7.041 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets CK_N_72]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets SCK2]                    |     5.000 ns|     7.041 ns|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets CK_c]                    |     5.000 ns|    10.857 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets SCK1]                    |     5.000 ns|     7.041 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n6159                                   |       9|     748|     22.83%
                                        |        |        |
n61                                     |      32|     640|     19.54%
                                        |        |        |
n61_adj_664                             |      32|     640|     19.54%
                                        |        |        |
n8038                                   |       8|     532|     16.24%
                                        |        |        |
n8169                                   |      10|     532|     16.24%
                                        |        |        |
n60                                     |       1|     512|     15.63%
                                        |        |        |
n60_adj_674                             |       1|     512|     15.63%
                                        |        |        |
n8025                                   |       3|     418|     12.76%
                                        |        |        |
n3234                                   |      13|     338|     10.32%
                                        |        |        |
n3250                                   |      13|     338|     10.32%
                                        |        |        |
n7410                                   |       1|     338|     10.32%
                                        |        |        |
n7433                                   |       1|     338|     10.32%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 3276  Score: 8789288

Constraints cover  6940 paths, 595 nets, and 1761 connections (64.6% coverage)


Peak memory: 94273536 bytes, TRCE: 4022272 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
