<html><body><samp><pre>
<!@TC:1456360602>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1456360603> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1456360603> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\test_constants_spi.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\transceiver_integration\transceiver_integration.v"
Verilog syntax check successful!
Selecting top level module transceiver_integration
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3l.v(2810)</a><!@TM:1456360603> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3l.v(260)</a><!@TM:1456360603> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3l.v(1229)</a><!@TM:1456360603> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3l.v(2051)</a><!@TM:1456360603> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\smartgen\CLK_26MHZ\CLK_26MHZ.v:5:7:5:16:@N:CG364:@XP_MSG">CLK_26MHZ.v(5)</a><!@TM:1456360603> | Synthesizing module CLK_26MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_10HZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_10HZ.v(13)</a><!@TM:1456360603> | Synthesizing module clock_div_1MHZ_10HZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_26MHZ_1MHZ.v:13:7:13:27:@N:CG364:@XP_MSG">clock_div_26MHZ_1MHZ.v(13)</a><!@TM:1456360603> | Synthesizing module clock_div_26MHZ_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\orbit_control.v:21:7:21:20:@N:CG364:@XP_MSG">orbit_control.v(21)</a><!@TM:1456360603> | Synthesizing module orbit_control

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v:21:7:21:18:@N:CG364:@XP_MSG">read_buffer.v(21)</a><!@TM:1456360603> | Synthesizing module read_buffer

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v:66:0:66:6:@A:CL282:@XP_MSG">read_buffer.v(66)</a><!@TM:1456360603> | Feedback mux created for signal buffer_b[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v:66:0:66:6:@A:CL282:@XP_MSG">read_buffer.v(66)</a><!@TM:1456360603> | Feedback mux created for signal buffer_a[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\reset_pulse.v:21:7:21:18:@N:CG364:@XP_MSG">reset_pulse.v(21)</a><!@TM:1456360603> | Synthesizing module reset_pulse

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\SPI_Master.v:1:7:1:17:@N:CG364:@XP_MSG">SPI_Master.v(1)</a><!@TM:1456360603> | Synthesizing module spi_master

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v:22:7:22:22:@N:CG364:@XP_MSG">spi_mode_config.v(22)</a><!@TM:1456360603> | Synthesizing module spi_mode_config

<a name=error3><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v:168:25:168:26:@E:CS153:@XP_MSG">spi_mode_config.v(168)</a><!@TM:1456360603> | Can't mix blocking and non-blocking assignments to a variable</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 24 17:36:43 2016

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 24 17:36:43 2016

###########################################################]

</pre></samp></body></html>
