This repository contains verilog code for SPI controller with FIFO for buffering data.