# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../my_dds.srcs/sources_1/ip/dds_sin_1/sim/dds_sin.vhd" \

# Do not sort compile order
nosort
