{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688152751547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688152751548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 16:19:11 2023 " "Processing started: Fri Jun 30 16:19:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688152751548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152751548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152751549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688152753657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688152753657 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "DE2_115.v(429) " "Verilog HDL Event Control warning at DE2_115.v(429): Event Control contains a complex event expression" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 429 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1688152773658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(520) " "Verilog HDL warning at DE2_115.v(520): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 520 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688152773659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(600) " "Verilog HDL warning at DE2_115.v(600): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 600 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688152773659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(633) " "Verilog HDL warning at DE2_115.v(633): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 633 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688152773659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(634) " "Verilog HDL warning at DE2_115.v(634): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 634 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688152773659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115.v 13 13 " "Found 13 design units, including 13 entities, in source file DE2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "3 add " "Found entity 3: add" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "5 aluControl " "Found entity 5: aluControl" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "6 control " "Found entity 6: control" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "7 dataMemory " "Found entity 7: dataMemory" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 572 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "8 immGen " "Found entity 8: immGen" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "9 instructionMemory " "Found entity 9: instructionMemory" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2In " "Found entity 10: mux2In" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "11 pc " "Found entity 11: pc" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "12 registerMem " "Found entity 12: registerMem" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""} { "Info" "ISGN_ENTITY_NAME" "13 seg7 " "Found entity 13: seg7" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688152773663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152773663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688152773766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE2_115.v(431) " "Verilog HDL assignment warning at DE2_115.v(431): truncated value with size 32 to match size of target (5)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688152773806 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE2_115.v(432) " "Verilog HDL assignment warning at DE2_115.v(432): truncated value with size 32 to match size of target (5)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688152773806 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..5\] DE2_115.v(221) " "Output port \"LEDG\[8..5\]\" at DE2_115.v(221) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773806 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115.v(270) " "Output port \"VGA_B\" at DE2_115.v(270) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115.v(273) " "Output port \"VGA_G\" at DE2_115.v(273) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115.v(275) " "Output port \"VGA_R\" at DE2_115.v(275) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115.v(309) " "Output port \"ENET0_TX_DATA\" at DE2_115.v(309) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115.v(328) " "Output port \"ENET1_TX_DATA\" at DE2_115.v(328) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115.v(340) " "Output port \"OTG_ADDR\" at DE2_115.v(340) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N DE2_115.v(342) " "Output port \"OTG_DACK_N\" at DE2_115.v(342) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115.v(356) " "Output port \"DRAM_ADDR\" at DE2_115.v(356) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115.v(357) " "Output port \"DRAM_BA\" at DE2_115.v(357) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115.v(363) " "Output port \"DRAM_DQM\" at DE2_115.v(363) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115.v(368) " "Output port \"SRAM_ADDR\" at DE2_115.v(368) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115.v(377) " "Output port \"FL_ADDR\" at DE2_115.v(377) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.v(218) " "Output port \"SMA_CLKOUT\" at DE2_115.v(218) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115.v(244) " "Output port \"LCD_BLON\" at DE2_115.v(244) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115.v(246) " "Output port \"LCD_EN\" at DE2_115.v(246) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115.v(247) " "Output port \"LCD_ON\" at DE2_115.v(247) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115.v(248) " "Output port \"LCD_RS\" at DE2_115.v(248) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115.v(249) " "Output port \"LCD_RW\" at DE2_115.v(249) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115.v(252) " "Output port \"UART_CTS\" at DE2_115.v(252) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115.v(255) " "Output port \"UART_TXD\" at DE2_115.v(255) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115.v(264) " "Output port \"SD_CLK\" at DE2_115.v(264) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115.v(271) " "Output port \"VGA_BLANK_N\" at DE2_115.v(271) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115.v(272) " "Output port \"VGA_CLK\" at DE2_115.v(272) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115.v(274) " "Output port \"VGA_HS\" at DE2_115.v(274) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115.v(276) " "Output port \"VGA_SYNC_N\" at DE2_115.v(276) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115.v(277) " "Output port \"VGA_VS\" at DE2_115.v(277) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115.v(283) " "Output port \"AUD_DACDAT\" at DE2_115.v(283) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773807 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115.v(285) " "Output port \"AUD_XCK\" at DE2_115.v(285) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115.v(288) " "Output port \"EEP_I2C_SCLK\" at DE2_115.v(288) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115.v(292) " "Output port \"I2C_SCLK\" at DE2_115.v(292) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115.v(296) " "Output port \"ENET0_GTX_CLK\" at DE2_115.v(296) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115.v(299) " "Output port \"ENET0_MDC\" at DE2_115.v(299) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115.v(301) " "Output port \"ENET0_RST_N\" at DE2_115.v(301) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115.v(310) " "Output port \"ENET0_TX_EN\" at DE2_115.v(310) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115.v(311) " "Output port \"ENET0_TX_ER\" at DE2_115.v(311) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115.v(315) " "Output port \"ENET1_GTX_CLK\" at DE2_115.v(315) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115.v(318) " "Output port \"ENET1_MDC\" at DE2_115.v(318) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115.v(320) " "Output port \"ENET1_RST_N\" at DE2_115.v(320) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115.v(329) " "Output port \"ENET1_TX_EN\" at DE2_115.v(329) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115.v(330) " "Output port \"ENET1_TX_ER\" at DE2_115.v(330) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115.v(336) " "Output port \"TD_RESET_N\" at DE2_115.v(336) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115.v(341) " "Output port \"OTG_CS_N\" at DE2_115.v(341) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115.v(348) " "Output port \"OTG_RD_N\" at DE2_115.v(348) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115.v(349) " "Output port \"OTG_RST_N\" at DE2_115.v(349) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N DE2_115.v(350) " "Output port \"OTG_WE_N\" at DE2_115.v(350) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115.v(358) " "Output port \"DRAM_CAS_N\" at DE2_115.v(358) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115.v(359) " "Output port \"DRAM_CKE\" at DE2_115.v(359) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115.v(360) " "Output port \"DRAM_CLK\" at DE2_115.v(360) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115.v(361) " "Output port \"DRAM_CS_N\" at DE2_115.v(361) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115.v(364) " "Output port \"DRAM_RAS_N\" at DE2_115.v(364) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115.v(365) " "Output port \"DRAM_WE_N\" at DE2_115.v(365) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115.v(369) " "Output port \"SRAM_CE_N\" at DE2_115.v(369) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115.v(371) " "Output port \"SRAM_LB_N\" at DE2_115.v(371) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115.v(372) " "Output port \"SRAM_OE_N\" at DE2_115.v(372) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115.v(373) " "Output port \"SRAM_UB_N\" at DE2_115.v(373) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115.v(374) " "Output port \"SRAM_WE_N\" at DE2_115.v(374) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773808 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115.v(378) " "Output port \"FL_CE_N\" at DE2_115.v(378) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115.v(380) " "Output port \"FL_OE_N\" at DE2_115.v(380) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115.v(381) " "Output port \"FL_RST_N\" at DE2_115.v(381) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115.v(383) " "Output port \"FL_WE_N\" at DE2_115.v(383) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115.v(384) " "Output port \"FL_WP_N\" at DE2_115.v(384) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_N1 DE2_115.v(395) " "Output port \"HSMC_CLKOUT_N1\" at DE2_115.v(395) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_N2 DE2_115.v(396) " "Output port \"HSMC_CLKOUT_N2\" at DE2_115.v(396) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 DE2_115.v(397) " "Output port \"HSMC_CLKOUT_P1\" at DE2_115.v(397) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 DE2_115.v(398) " "Output port \"HSMC_CLKOUT_P2\" at DE2_115.v(398) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2_115.v(399) " "Output port \"HSMC_CLKOUT0\" at DE2_115.v(399) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688152773809 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "DE2_115.v" "dp" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152773811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:dp\|pc:pcDP " "Elaborating entity \"pc\" for hierarchy \"datapath:dp\|pc:pcDP\"" {  } { { "DE2_115.v" "pcDP" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152773917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory datapath:dp\|instructionMemory:insMem " "Elaborating entity \"instructionMemory\" for hierarchy \"datapath:dp\|instructionMemory:insMem\"" {  } { { "DE2_115.v" "insMem" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152773996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control datapath:dp\|control:ctrlDP " "Elaborating entity \"control\" for hierarchy \"datapath:dp\|control:ctrlDP\"" {  } { { "DE2_115.v" "ctrlDP" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerMem datapath:dp\|registerMem:regMem " "Elaborating entity \"registerMem\" for hierarchy \"datapath:dp\|registerMem:regMem\"" {  } { { "DE2_115.v" "regMem" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen datapath:dp\|immGen:immGen " "Elaborating entity \"immGen\" for hierarchy \"datapath:dp\|immGen:immGen\"" {  } { { "DE2_115.v" "immGen" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl datapath:dp\|aluControl:aluControl " "Elaborating entity \"aluControl\" for hierarchy \"datapath:dp\|aluControl:aluControl\"" {  } { { "DE2_115.v" "aluControl" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7ACtrl DE2_115.v(529) " "Verilog HDL or VHDL warning at DE2_115.v(529): object \"funct7ACtrl\" assigned a value but never read" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 529 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688152774188 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2_115.v(541) " "Verilog HDL Case Statement warning at DE2_115.v(541): incomplete case statement has no default case item" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 541 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688152774188 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2_115.v(537) " "Verilog HDL Case Statement warning at DE2_115.v(537): incomplete case statement has no default case item" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688152774189 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluCtrlACtrl DE2_115.v(537) " "Verilog HDL Always Construct warning at DE2_115.v(537): inferring latch(es) for variable \"aluCtrlACtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688152774189 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlACtrl\[0\] DE2_115.v(537) " "Inferred latch for \"aluCtrlACtrl\[0\]\" at DE2_115.v(537)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774189 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlACtrl\[1\] DE2_115.v(537) " "Inferred latch for \"aluCtrlACtrl\[1\]\" at DE2_115.v(537)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774189 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlACtrl\[2\] DE2_115.v(537) " "Inferred latch for \"aluCtrlACtrl\[2\]\" at DE2_115.v(537)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774189 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlACtrl\[3\] DE2_115.v(537) " "Inferred latch for \"aluCtrlACtrl\[3\]\" at DE2_115.v(537)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774189 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:dp\|add:add4 " "Elaborating entity \"add\" for hierarchy \"datapath:dp\|add:add4\"" {  } { { "DE2_115.v" "add4" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "DE2_115.v" "alu" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115.v(511) " "Verilog HDL assignment warning at DE2_115.v(511): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688152774250 "|DE2_115|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory datapath:dp\|dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"datapath:dp\|dataMemory:dataMem\"" {  } { { "DE2_115.v" "dataMem" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774251 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readDataDM DE2_115.v(580) " "Verilog HDL Always Construct warning at DE2_115.v(580): inferring latch(es) for variable \"readDataDM\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688152774338 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[0\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[0\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774338 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[1\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[1\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[2\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[2\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[3\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[3\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[4\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[4\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[5\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[5\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[6\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[6\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[7\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[7\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[8\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[8\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[9\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[9\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[10\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[10\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[11\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[11\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[12\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[12\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[13\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[13\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[14\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[14\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[15\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[15\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[16\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[16\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[17\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[17\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[18\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[18\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[19\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[19\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774339 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[20\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[20\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[21\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[21\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[22\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[22\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[23\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[23\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[24\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[24\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[25\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[25\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[26\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[26\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[27\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[27\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[28\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[28\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[29\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[29\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[30\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[30\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[31\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[31\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152774340 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2In datapath:dp\|mux2In:muxAdds " "Elaborating entity \"mux2In\" for hierarchy \"datapath:dp\|mux2In:muxAdds\"" {  } { { "DE2_115.v" "muxAdds" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7_7 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7_7\"" {  } { { "DE2_115.v" "seg7_7" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152774352 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|dataMemory:dataMem\|memoriaDeDados " "RAM logic \"datapath:dp\|dataMemory:dataMem\|memoriaDeDados\" is uninferred due to asynchronous read logic" {  } { { "DE2_115.v" "memoriaDeDados" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 576 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1688152775734 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1688152775734 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688152795910 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 258 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 259 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 260 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 261 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 265 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 281 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 282 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 284 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 289 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 300 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 319 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "bidirectional pin \"OTG_FSPEED\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "bidirectional pin \"OTG_LSPEED\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[0\] " "bidirectional pin \"HSMC_RX_D_N\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[1\] " "bidirectional pin \"HSMC_RX_D_N\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[2\] " "bidirectional pin \"HSMC_RX_D_N\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[3\] " "bidirectional pin \"HSMC_RX_D_N\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[4\] " "bidirectional pin \"HSMC_RX_D_N\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[5\] " "bidirectional pin \"HSMC_RX_D_N\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[6\] " "bidirectional pin \"HSMC_RX_D_N\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[7\] " "bidirectional pin \"HSMC_RX_D_N\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[8\] " "bidirectional pin \"HSMC_RX_D_N\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[9\] " "bidirectional pin \"HSMC_RX_D_N\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[10\] " "bidirectional pin \"HSMC_RX_D_N\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[11\] " "bidirectional pin \"HSMC_RX_D_N\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[12\] " "bidirectional pin \"HSMC_RX_D_N\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[13\] " "bidirectional pin \"HSMC_RX_D_N\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[14\] " "bidirectional pin \"HSMC_RX_D_N\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[15\] " "bidirectional pin \"HSMC_RX_D_N\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[16\] " "bidirectional pin \"HSMC_RX_D_N\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[0\] " "bidirectional pin \"HSMC_RX_D_P\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[1\] " "bidirectional pin \"HSMC_RX_D_P\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[2\] " "bidirectional pin \"HSMC_RX_D_P\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[3\] " "bidirectional pin \"HSMC_RX_D_P\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[4\] " "bidirectional pin \"HSMC_RX_D_P\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[5\] " "bidirectional pin \"HSMC_RX_D_P\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[6\] " "bidirectional pin \"HSMC_RX_D_P\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[7\] " "bidirectional pin \"HSMC_RX_D_P\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[8\] " "bidirectional pin \"HSMC_RX_D_P\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[9\] " "bidirectional pin \"HSMC_RX_D_P\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[10\] " "bidirectional pin \"HSMC_RX_D_P\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[11\] " "bidirectional pin \"HSMC_RX_D_P\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[12\] " "bidirectional pin \"HSMC_RX_D_P\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[13\] " "bidirectional pin \"HSMC_RX_D_P\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[14\] " "bidirectional pin \"HSMC_RX_D_P\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[15\] " "bidirectional pin \"HSMC_RX_D_P\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[16\] " "bidirectional pin \"HSMC_RX_D_P\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[0\] " "bidirectional pin \"HSMC_TX_D_N\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[1\] " "bidirectional pin \"HSMC_TX_D_N\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[2\] " "bidirectional pin \"HSMC_TX_D_N\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[3\] " "bidirectional pin \"HSMC_TX_D_N\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[4\] " "bidirectional pin \"HSMC_TX_D_N\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[5\] " "bidirectional pin \"HSMC_TX_D_N\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[6\] " "bidirectional pin \"HSMC_TX_D_N\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[7\] " "bidirectional pin \"HSMC_TX_D_N\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[8\] " "bidirectional pin \"HSMC_TX_D_N\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[9\] " "bidirectional pin \"HSMC_TX_D_N\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[10\] " "bidirectional pin \"HSMC_TX_D_N\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[11\] " "bidirectional pin \"HSMC_TX_D_N\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[12\] " "bidirectional pin \"HSMC_TX_D_N\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[13\] " "bidirectional pin \"HSMC_TX_D_N\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[14\] " "bidirectional pin \"HSMC_TX_D_N\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[15\] " "bidirectional pin \"HSMC_TX_D_N\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[16\] " "bidirectional pin \"HSMC_TX_D_N\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[0\] " "bidirectional pin \"HSMC_TX_D_P\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[1\] " "bidirectional pin \"HSMC_TX_D_P\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[2\] " "bidirectional pin \"HSMC_TX_D_P\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[3\] " "bidirectional pin \"HSMC_TX_D_P\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[4\] " "bidirectional pin \"HSMC_TX_D_P\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[5\] " "bidirectional pin \"HSMC_TX_D_P\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[6\] " "bidirectional pin \"HSMC_TX_D_P\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[7\] " "bidirectional pin \"HSMC_TX_D_P\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[8\] " "bidirectional pin \"HSMC_TX_D_P\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[9\] " "bidirectional pin \"HSMC_TX_D_P\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[10\] " "bidirectional pin \"HSMC_TX_D_P\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[11\] " "bidirectional pin \"HSMC_TX_D_P\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[12\] " "bidirectional pin \"HSMC_TX_D_P\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[13\] " "bidirectional pin \"HSMC_TX_D_P\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[14\] " "bidirectional pin \"HSMC_TX_D_P\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[15\] " "bidirectional pin \"HSMC_TX_D_P\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[16\] " "bidirectional pin \"HSMC_TX_D_P\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688152796098 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1688152796098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[1\] " "Latch datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796177 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[2\] " "Latch datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[5\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796177 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[0\] " "Latch datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796177 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[0\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[1\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[2\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[4\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[5\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[6\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[7\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[8\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[9\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[10\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[11\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796178 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[12\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[13\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[14\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[15\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[16\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[17\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[20\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[21\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[19\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[18\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[31\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[30\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796179 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[29\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796180 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[28\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796180 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[27\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796180 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[26\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796180 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[25\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796180 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[24\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796180 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[23\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796180 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[22\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688152796180 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688152796180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_N1 GND " "Pin \"HSMC_CLKOUT_N1\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|HSMC_CLKOUT_N1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_N2 GND " "Pin \"HSMC_CLKOUT_N2\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|HSMC_CLKOUT_N2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688152808903 "|DE2_115|HSMC_CLKOUT0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688152808903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688152809427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[1\] " "LATCH primitive \"datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[1\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688152814598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[2\] " "LATCH primitive \"datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[2\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688152814598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[0\] " "LATCH primitive \"datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[0\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688152814598 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688152817728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.map.smsg " "Generated suppressed messages file /home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152818465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688152820082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688152820082 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "73 " "Design contains 73 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 213 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 225 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 280 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 306 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 308 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 312 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 317 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 321 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 322 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 325 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 327 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 333 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 344 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 344 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 353 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 382 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N1 " "No output dependent on input pin \"HSMC_CLKIN_N1\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|HSMC_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N2 " "No output dependent on input pin \"HSMC_CLKIN_N2\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 391 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|HSMC_CLKIN_N2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 393 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 394 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688152822135 "|DE2_115|HSMC_CLKIN0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688152822135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29545 " "Implemented 29545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688152822136 ""} { "Info" "ICUT_CUT_TM_OPINS" "235 " "Implemented 235 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688152822136 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "213 " "Implemented 213 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1688152822136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29020 " "Implemented 29020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688152822136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688152822136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 599 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 599 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688152822170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 16:20:22 2023 " "Processing ended: Fri Jun 30 16:20:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688152822170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688152822170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688152822170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688152822170 ""}
