$date
	Tue Apr 01 00:45:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu_register $end
$var wire 8 ! result [7:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 8 $ first [7:0] $end
$var reg 3 % opcode [2:0] $end
$var reg 1 & rst $end
$var reg 8 ' second [7:0] $end
$scope module dut $end
$var wire 1 # clk_i $end
$var wire 8 ( first_i [7:0] $end
$var wire 3 ) opcode_i [2:0] $end
$var wire 8 * result_o [7:0] $end
$var wire 1 & rst_i $end
$var wire 8 + second_i [7:0] $end
$var parameter 32 , WIDTH $end
$var reg 8 - alu_result [7:0] $end
$var reg 8 . result_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ,
b1000 "
$end
#0
$dumpvars
bx .
b11111111 -
b0 +
bx *
b0 )
b0 (
b0 '
1&
b0 %
b0 $
0#
bx !
$end
#5000
b0 !
b0 *
b0 .
1#
#10000
0#
#15000
1#
#20000
0#
0&
#25000
b11111111 !
b11111111 *
b11111111 .
1#
#30000
b1010101 -
0#
b10101010 '
b10101010 +
b11111111 $
b11111111 (
#35000
b1010101 !
b1010101 *
b1010101 .
1#
#40000
b11111111 -
0#
b1010101 '
b1010101 +
b10101010 $
b10101010 (
b1 %
b1 )
#45000
b11111111 !
b11111111 *
b11111111 .
1#
#50000
0#
b1111111 '
b1111111 +
b10000000 $
b10000000 (
b10 %
b10 )
#55000
1#
#60000
b11110000 -
0#
b11 '
b11 +
b11 %
b11 )
#65000
b11110000 !
b11110000 *
b11110000 .
1#
#70000
b11111111 -
0#
b11110000 '
b11110000 +
b1111 $
b1111 (
b100 %
b100 )
#75000
b11111111 !
b11111111 *
b11111111 .
1#
#80000
b1000 -
0#
b11 '
b11 +
b1 $
b1 (
b101 %
b101 )
#85000
b1000 !
b1000 *
b1000 .
1#
#90000
b1010101 -
0#
b10101010 $
b10101010 (
b110 %
b110 )
#95000
b1010101 !
b1010101 *
b1010101 .
1#
#100000
b1 -
0#
b100000 '
b100000 +
b10000 $
b10000 (
b111 %
b111 )
#105000
b1 !
b1 *
b1 .
1#
#110000
b0 -
0#
b1 '
b1 +
b11111111 $
b11111111 (
b10 %
b10 )
#115000
b0 !
b0 *
b0 .
1#
#120000
0#
b1001 '
b1001 +
b1 $
b1 (
b101 %
b101 )
#125000
1#
#130000
b1000110 -
0#
b110100 '
b110100 +
b10010 $
b10010 (
b10 %
b10 )
#135000
b1000110 !
b1000110 *
b1000110 .
1#
#140000
0#
#145000
1#
#150000
0#
