// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1573\sampleModel1573_4_sub\Mysubsystem_33.v
// Created: 2024-08-12 21:15:50
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_33
// Source Path: sampleModel1573_4_sub/Subsystem/Mysubsystem_33
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_33
          (Out1);


  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk124_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk101_out1;  // uint8


  assign cfblk124_out1 = 8'b00000000;



  assign dtc_out = cfblk124_out1;



  assign cfblk101_out1 = dtc_out;



  assign Out1 = cfblk101_out1;

endmodule  // Mysubsystem_33

