
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004021f8 <.init>:
  4021f8:	stp	x29, x30, [sp, #-16]!
  4021fc:	mov	x29, sp
  402200:	bl	403bcc <ferror@plt+0x12bc>
  402204:	ldp	x29, x30, [sp], #16
  402208:	ret

Disassembly of section .plt:

0000000000402210 <memcpy@plt-0x20>:
  402210:	stp	x16, x30, [sp, #-16]!
  402214:	adrp	x16, 42f000 <ferror@plt+0x2c6f0>
  402218:	ldr	x17, [x16, #4088]
  40221c:	add	x16, x16, #0xff8
  402220:	br	x17
  402224:	nop
  402228:	nop
  40222c:	nop

0000000000402230 <memcpy@plt>:
  402230:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402234:	ldr	x17, [x16]
  402238:	add	x16, x16, #0x0
  40223c:	br	x17

0000000000402240 <recvmsg@plt>:
  402240:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402244:	ldr	x17, [x16, #8]
  402248:	add	x16, x16, #0x8
  40224c:	br	x17

0000000000402250 <strtoul@plt>:
  402250:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402254:	ldr	x17, [x16, #16]
  402258:	add	x16, x16, #0x10
  40225c:	br	x17

0000000000402260 <strlen@plt>:
  402260:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402264:	ldr	x17, [x16, #24]
  402268:	add	x16, x16, #0x18
  40226c:	br	x17

0000000000402270 <exit@plt>:
  402270:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402274:	ldr	x17, [x16, #32]
  402278:	add	x16, x16, #0x20
  40227c:	br	x17

0000000000402280 <mount@plt>:
  402280:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402284:	ldr	x17, [x16, #40]
  402288:	add	x16, x16, #0x28
  40228c:	br	x17

0000000000402290 <perror@plt>:
  402290:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402294:	ldr	x17, [x16, #48]
  402298:	add	x16, x16, #0x30
  40229c:	br	x17

00000000004022a0 <strtoll@plt>:
  4022a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022a4:	ldr	x17, [x16, #56]
  4022a8:	add	x16, x16, #0x38
  4022ac:	br	x17

00000000004022b0 <strnlen@plt>:
  4022b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022b4:	ldr	x17, [x16, #64]
  4022b8:	add	x16, x16, #0x40
  4022bc:	br	x17

00000000004022c0 <strtod@plt>:
  4022c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022c4:	ldr	x17, [x16, #72]
  4022c8:	add	x16, x16, #0x48
  4022cc:	br	x17

00000000004022d0 <geteuid@plt>:
  4022d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022d4:	ldr	x17, [x16, #80]
  4022d8:	add	x16, x16, #0x50
  4022dc:	br	x17

00000000004022e0 <sethostent@plt>:
  4022e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022e4:	ldr	x17, [x16, #88]
  4022e8:	add	x16, x16, #0x58
  4022ec:	br	x17

00000000004022f0 <bind@plt>:
  4022f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #96]
  4022f8:	add	x16, x16, #0x60
  4022fc:	br	x17

0000000000402300 <setbuffer@plt>:
  402300:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402304:	ldr	x17, [x16, #104]
  402308:	add	x16, x16, #0x68
  40230c:	br	x17

0000000000402310 <readlink@plt>:
  402310:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402314:	ldr	x17, [x16, #112]
  402318:	add	x16, x16, #0x70
  40231c:	br	x17

0000000000402320 <ftell@plt>:
  402320:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402324:	ldr	x17, [x16, #120]
  402328:	add	x16, x16, #0x78
  40232c:	br	x17

0000000000402330 <sprintf@plt>:
  402330:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16, #128]
  402338:	add	x16, x16, #0x80
  40233c:	br	x17

0000000000402340 <getuid@plt>:
  402340:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #136]
  402348:	add	x16, x16, #0x88
  40234c:	br	x17

0000000000402350 <putc@plt>:
  402350:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #144]
  402358:	add	x16, x16, #0x90
  40235c:	br	x17

0000000000402360 <opendir@plt>:
  402360:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #152]
  402368:	add	x16, x16, #0x98
  40236c:	br	x17

0000000000402370 <strftime@plt>:
  402370:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #160]
  402378:	add	x16, x16, #0xa0
  40237c:	br	x17

0000000000402380 <fputc@plt>:
  402380:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #168]
  402388:	add	x16, x16, #0xa8
  40238c:	br	x17

0000000000402390 <getprotobyname@plt>:
  402390:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #176]
  402398:	add	x16, x16, #0xb0
  40239c:	br	x17

00000000004023a0 <unshare@plt>:
  4023a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #184]
  4023a8:	add	x16, x16, #0xb8
  4023ac:	br	x17

00000000004023b0 <snprintf@plt>:
  4023b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #192]
  4023b8:	add	x16, x16, #0xc0
  4023bc:	br	x17

00000000004023c0 <umount2@plt>:
  4023c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #200]
  4023c8:	add	x16, x16, #0xc8
  4023cc:	br	x17

00000000004023d0 <fileno@plt>:
  4023d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #208]
  4023d8:	add	x16, x16, #0xd0
  4023dc:	br	x17

00000000004023e0 <localtime@plt>:
  4023e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #216]
  4023e8:	add	x16, x16, #0xd8
  4023ec:	br	x17

00000000004023f0 <fclose@plt>:
  4023f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #224]
  4023f8:	add	x16, x16, #0xe0
  4023fc:	br	x17

0000000000402400 <time@plt>:
  402400:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #232]
  402408:	add	x16, x16, #0xe8
  40240c:	br	x17

0000000000402410 <malloc@plt>:
  402410:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #240]
  402418:	add	x16, x16, #0xf0
  40241c:	br	x17

0000000000402420 <setsockopt@plt>:
  402420:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #248]
  402428:	add	x16, x16, #0xf8
  40242c:	br	x17

0000000000402430 <popen@plt>:
  402430:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #256]
  402438:	add	x16, x16, #0x100
  40243c:	br	x17

0000000000402440 <__isoc99_fscanf@plt>:
  402440:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #264]
  402448:	add	x16, x16, #0x108
  40244c:	br	x17

0000000000402450 <strncmp@plt>:
  402450:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #272]
  402458:	add	x16, x16, #0x110
  40245c:	br	x17

0000000000402460 <__libc_start_main@plt>:
  402460:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #280]
  402468:	add	x16, x16, #0x118
  40246c:	br	x17

0000000000402470 <strcat@plt>:
  402470:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #288]
  402478:	add	x16, x16, #0x120
  40247c:	br	x17

0000000000402480 <if_indextoname@plt>:
  402480:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #296]
  402488:	add	x16, x16, #0x128
  40248c:	br	x17

0000000000402490 <memset@plt>:
  402490:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #304]
  402498:	add	x16, x16, #0x130
  40249c:	br	x17

00000000004024a0 <gettimeofday@plt>:
  4024a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #312]
  4024a8:	add	x16, x16, #0x138
  4024ac:	br	x17

00000000004024b0 <sendmsg@plt>:
  4024b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #320]
  4024b8:	add	x16, x16, #0x140
  4024bc:	br	x17

00000000004024c0 <calloc@plt>:
  4024c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #328]
  4024c8:	add	x16, x16, #0x148
  4024cc:	br	x17

00000000004024d0 <cap_get_flag@plt>:
  4024d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #336]
  4024d8:	add	x16, x16, #0x150
  4024dc:	br	x17

00000000004024e0 <strcasecmp@plt>:
  4024e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #344]
  4024e8:	add	x16, x16, #0x158
  4024ec:	br	x17

00000000004024f0 <realloc@plt>:
  4024f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #352]
  4024f8:	add	x16, x16, #0x160
  4024fc:	br	x17

0000000000402500 <cap_set_proc@plt>:
  402500:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #360]
  402508:	add	x16, x16, #0x168
  40250c:	br	x17

0000000000402510 <strdup@plt>:
  402510:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #368]
  402518:	add	x16, x16, #0x170
  40251c:	br	x17

0000000000402520 <closedir@plt>:
  402520:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #376]
  402528:	add	x16, x16, #0x178
  40252c:	br	x17

0000000000402530 <strerror@plt>:
  402530:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #384]
  402538:	add	x16, x16, #0x180
  40253c:	br	x17

0000000000402540 <close@plt>:
  402540:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #392]
  402548:	add	x16, x16, #0x188
  40254c:	br	x17

0000000000402550 <strrchr@plt>:
  402550:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #400]
  402558:	add	x16, x16, #0x190
  40255c:	br	x17

0000000000402560 <recv@plt>:
  402560:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #408]
  402568:	add	x16, x16, #0x198
  40256c:	br	x17

0000000000402570 <__gmon_start__@plt>:
  402570:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #416]
  402578:	add	x16, x16, #0x1a0
  40257c:	br	x17

0000000000402580 <abort@plt>:
  402580:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #424]
  402588:	add	x16, x16, #0x1a8
  40258c:	br	x17

0000000000402590 <getservbyport@plt>:
  402590:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #432]
  402598:	add	x16, x16, #0x1b0
  40259c:	br	x17

00000000004025a0 <feof@plt>:
  4025a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #440]
  4025a8:	add	x16, x16, #0x1b8
  4025ac:	br	x17

00000000004025b0 <puts@plt>:
  4025b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #448]
  4025b8:	add	x16, x16, #0x1c0
  4025bc:	br	x17

00000000004025c0 <gethostbyname2@plt>:
  4025c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #456]
  4025c8:	add	x16, x16, #0x1c8
  4025cc:	br	x17

00000000004025d0 <memcmp@plt>:
  4025d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #464]
  4025d8:	add	x16, x16, #0x1d0
  4025dc:	br	x17

00000000004025e0 <getopt_long@plt>:
  4025e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #472]
  4025e8:	add	x16, x16, #0x1d8
  4025ec:	br	x17

00000000004025f0 <strcmp@plt>:
  4025f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #480]
  4025f8:	add	x16, x16, #0x1e0
  4025fc:	br	x17

0000000000402600 <__ctype_b_loc@plt>:
  402600:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #488]
  402608:	add	x16, x16, #0x1e8
  40260c:	br	x17

0000000000402610 <strtol@plt>:
  402610:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #496]
  402618:	add	x16, x16, #0x1f0
  40261c:	br	x17

0000000000402620 <cap_get_proc@plt>:
  402620:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #504]
  402628:	add	x16, x16, #0x1f8
  40262c:	br	x17

0000000000402630 <fread@plt>:
  402630:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #512]
  402638:	add	x16, x16, #0x200
  40263c:	br	x17

0000000000402640 <gethostbyaddr@plt>:
  402640:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #520]
  402648:	add	x16, x16, #0x208
  40264c:	br	x17

0000000000402650 <statvfs64@plt>:
  402650:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #528]
  402658:	add	x16, x16, #0x210
  40265c:	br	x17

0000000000402660 <free@plt>:
  402660:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #536]
  402668:	add	x16, x16, #0x218
  40266c:	br	x17

0000000000402670 <inet_pton@plt>:
  402670:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #544]
  402678:	add	x16, x16, #0x220
  40267c:	br	x17

0000000000402680 <readdir64@plt>:
  402680:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #552]
  402688:	add	x16, x16, #0x228
  40268c:	br	x17

0000000000402690 <send@plt>:
  402690:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #560]
  402698:	add	x16, x16, #0x230
  40269c:	br	x17

00000000004026a0 <strspn@plt>:
  4026a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #568]
  4026a8:	add	x16, x16, #0x238
  4026ac:	br	x17

00000000004026b0 <strchr@plt>:
  4026b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #576]
  4026b8:	add	x16, x16, #0x240
  4026bc:	br	x17

00000000004026c0 <strtoull@plt>:
  4026c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #584]
  4026c8:	add	x16, x16, #0x248
  4026cc:	br	x17

00000000004026d0 <fwrite@plt>:
  4026d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #592]
  4026d8:	add	x16, x16, #0x250
  4026dc:	br	x17

00000000004026e0 <fnmatch@plt>:
  4026e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #600]
  4026e8:	add	x16, x16, #0x258
  4026ec:	br	x17

00000000004026f0 <socket@plt>:
  4026f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #608]
  4026f8:	add	x16, x16, #0x260
  4026fc:	br	x17

0000000000402700 <fflush@plt>:
  402700:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #616]
  402708:	add	x16, x16, #0x268
  40270c:	br	x17

0000000000402710 <strcpy@plt>:
  402710:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #624]
  402718:	add	x16, x16, #0x270
  40271c:	br	x17

0000000000402720 <getprotobynumber@plt>:
  402720:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #632]
  402728:	add	x16, x16, #0x278
  40272c:	br	x17

0000000000402730 <fopen64@plt>:
  402730:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #640]
  402738:	add	x16, x16, #0x280
  40273c:	br	x17

0000000000402740 <setns@plt>:
  402740:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #648]
  402748:	add	x16, x16, #0x288
  40274c:	br	x17

0000000000402750 <cap_clear@plt>:
  402750:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #656]
  402758:	add	x16, x16, #0x290
  40275c:	br	x17

0000000000402760 <isatty@plt>:
  402760:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #664]
  402768:	add	x16, x16, #0x298
  40276c:	br	x17

0000000000402770 <sysconf@plt>:
  402770:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #672]
  402778:	add	x16, x16, #0x2a0
  40277c:	br	x17

0000000000402780 <open64@plt>:
  402780:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #680]
  402788:	add	x16, x16, #0x2a8
  40278c:	br	x17

0000000000402790 <asctime@plt>:
  402790:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #688]
  402798:	add	x16, x16, #0x2b0
  40279c:	br	x17

00000000004027a0 <cap_free@plt>:
  4027a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #696]
  4027a8:	add	x16, x16, #0x2b8
  4027ac:	br	x17

00000000004027b0 <setservent@plt>:
  4027b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #704]
  4027b8:	add	x16, x16, #0x2c0
  4027bc:	br	x17

00000000004027c0 <if_nametoindex@plt>:
  4027c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #712]
  4027c8:	add	x16, x16, #0x2c8
  4027cc:	br	x17

00000000004027d0 <strchrnul@plt>:
  4027d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #720]
  4027d8:	add	x16, x16, #0x2d0
  4027dc:	br	x17

00000000004027e0 <strstr@plt>:
  4027e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #728]
  4027e8:	add	x16, x16, #0x2d8
  4027ec:	br	x17

00000000004027f0 <__isoc99_sscanf@plt>:
  4027f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #736]
  4027f8:	add	x16, x16, #0x2e0
  4027fc:	br	x17

0000000000402800 <vsnprintf@plt>:
  402800:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #744]
  402808:	add	x16, x16, #0x2e8
  40280c:	br	x17

0000000000402810 <strncpy@plt>:
  402810:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #752]
  402818:	add	x16, x16, #0x2f0
  40281c:	br	x17

0000000000402820 <pclose@plt>:
  402820:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #760]
  402828:	add	x16, x16, #0x2f8
  40282c:	br	x17

0000000000402830 <strcspn@plt>:
  402830:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #768]
  402838:	add	x16, x16, #0x300
  40283c:	br	x17

0000000000402840 <vfprintf@plt>:
  402840:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #776]
  402848:	add	x16, x16, #0x308
  40284c:	br	x17

0000000000402850 <printf@plt>:
  402850:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #784]
  402858:	add	x16, x16, #0x310
  40285c:	br	x17

0000000000402860 <__assert_fail@plt>:
  402860:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #792]
  402868:	add	x16, x16, #0x318
  40286c:	br	x17

0000000000402870 <__errno_location@plt>:
  402870:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #800]
  402878:	add	x16, x16, #0x320
  40287c:	br	x17

0000000000402880 <getenv@plt>:
  402880:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #808]
  402888:	add	x16, x16, #0x328
  40288c:	br	x17

0000000000402890 <putchar@plt>:
  402890:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #816]
  402898:	add	x16, x16, #0x330
  40289c:	br	x17

00000000004028a0 <__getdelim@plt>:
  4028a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #824]
  4028a8:	add	x16, x16, #0x338
  4028ac:	br	x17

00000000004028b0 <getsockname@plt>:
  4028b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #832]
  4028b8:	add	x16, x16, #0x340
  4028bc:	br	x17

00000000004028c0 <getservbyname@plt>:
  4028c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #840]
  4028c8:	add	x16, x16, #0x348
  4028cc:	br	x17

00000000004028d0 <fprintf@plt>:
  4028d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #848]
  4028d8:	add	x16, x16, #0x350
  4028dc:	br	x17

00000000004028e0 <fgets@plt>:
  4028e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #856]
  4028e8:	add	x16, x16, #0x358
  4028ec:	br	x17

00000000004028f0 <inet_ntop@plt>:
  4028f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #864]
  4028f8:	add	x16, x16, #0x360
  4028fc:	br	x17

0000000000402900 <ioctl@plt>:
  402900:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #872]
  402908:	add	x16, x16, #0x368
  40290c:	br	x17

0000000000402910 <ferror@plt>:
  402910:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #880]
  402918:	add	x16, x16, #0x370
  40291c:	br	x17

Disassembly of section .text:

0000000000402920 <.text>:
  402920:	stp	x29, x30, [sp, #-240]!
  402924:	mov	x29, sp
  402928:	stp	x19, x20, [sp, #16]
  40292c:	adrp	x19, 417000 <ferror@plt+0x146f0>
  402930:	add	x19, x19, #0xd10
  402934:	stp	x21, x22, [sp, #32]
  402938:	mov	x22, x1
  40293c:	mov	w20, w0
  402940:	stp	x23, x24, [sp, #48]
  402944:	adrp	x23, 417000 <ferror@plt+0x146f0>
  402948:	add	x23, x23, #0xb60
  40294c:	stp	x25, x26, [sp, #64]
  402950:	adrp	x25, 417000 <ferror@plt+0x146f0>
  402954:	add	x25, x25, #0x600
  402958:	mov	w21, #0x0                   	// #0
  40295c:	mov	w24, #0x0                   	// #0
  402960:	mov	w26, #0x0                   	// #0
  402964:	stp	x27, x28, [sp, #80]
  402968:	adrp	x27, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40296c:	add	x0, x27, #0x65c
  402970:	stp	x0, xzr, [sp, #104]
  402974:	str	xzr, [sp, #120]
  402978:	add	x3, x19, #0xaf0
  40297c:	mov	x2, x25
  402980:	mov	x1, x22
  402984:	mov	w0, w20
  402988:	mov	x4, #0x0                   	// #0
  40298c:	bl	4025e0 <getopt_long@plt>
  402990:	mov	w27, w0
  402994:	cmn	w0, #0x1
  402998:	b.eq	402e84 <ferror@plt+0x574>  // b.none
  40299c:	sub	w4, w27, #0x30
  4029a0:	cmp	w4, #0xd4
  4029a4:	b.hi	403188 <ferror@plt+0x878>  // b.pmore
  4029a8:	ldrh	w0, [x23, w4, uxtw #1]
  4029ac:	adr	x1, 4029b8 <ferror@plt+0xa8>
  4029b0:	add	x0, x1, w0, sxth #2
  4029b4:	br	x0
  4029b8:	mov	w24, #0x1                   	// #1
  4029bc:	b	402978 <ferror@plt+0x68>
  4029c0:	mov	w21, #0x480                 	// #1152
  4029c4:	b	402978 <ferror@plt+0x68>
  4029c8:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4029cc:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4029d0:	add	x1, x1, #0x388
  4029d4:	ldr	x27, [x0, #3512]
  4029d8:	mov	x0, x27
  4029dc:	bl	4025f0 <strcmp@plt>
  4029e0:	cbnz	w0, 402a1c <ferror@plt+0x10c>
  4029e4:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4029e8:	add	x28, x5, #0xde0
  4029ec:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  4029f0:	mov	w4, #0x2                   	// #2
  4029f4:	mov	w3, #0xb37                 	// #2871
  4029f8:	ldr	x2, [x28, #2360]
  4029fc:	str	wzr, [x1, #1312]
  402a00:	ldr	w1, [x28, #2356]
  402a04:	orr	x2, x2, #0x4
  402a08:	str	x2, [x28, #2360]
  402a0c:	orr	w1, w1, w3
  402a10:	str	w1, [x28, #2356]
  402a14:	str	w4, [x28, #2392]
  402a18:	b	402978 <ferror@plt+0x68>
  402a1c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  402a20:	mov	x0, x27
  402a24:	add	x1, x1, #0x528
  402a28:	bl	4025f0 <strcmp@plt>
  402a2c:	cbnz	w0, 402a9c <ferror@plt+0x18c>
  402a30:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402a34:	add	x28, x5, #0xde0
  402a38:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402a3c:	mov	w4, #0xa                   	// #10
  402a40:	mov	w3, #0xb37                 	// #2871
  402a44:	ldr	x2, [x28, #2360]
  402a48:	str	wzr, [x1, #1312]
  402a4c:	ldr	w1, [x28, #2356]
  402a50:	orr	x2, x2, #0x400
  402a54:	str	x2, [x28, #2360]
  402a58:	orr	w1, w1, w3
  402a5c:	str	w1, [x28, #2356]
  402a60:	str	w4, [x28, #2392]
  402a64:	b	402978 <ferror@plt+0x68>
  402a68:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402a6c:	add	x28, x5, #0xde0
  402a70:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402a74:	mov	w3, #0x11                  	// #17
  402a78:	ldr	x2, [x28, #2360]
  402a7c:	str	wzr, [x1, #1312]
  402a80:	ldr	w1, [x28, #2356]
  402a84:	orr	x2, x2, #0x20000
  402a88:	str	x2, [x28, #2360]
  402a8c:	orr	w1, w1, #0x80
  402a90:	str	w1, [x28, #2356]
  402a94:	str	w3, [x28, #2392]
  402a98:	b	402978 <ferror@plt+0x68>
  402a9c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  402aa0:	mov	x0, x27
  402aa4:	add	x1, x1, #0xab0
  402aa8:	bl	4025f0 <strcmp@plt>
  402aac:	cbz	w0, 402a68 <ferror@plt+0x158>
  402ab0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  402ab4:	mov	x0, x27
  402ab8:	add	x1, x1, #0x390
  402abc:	bl	4025f0 <strcmp@plt>
  402ac0:	cbnz	w0, 403190 <ferror@plt+0x880>
  402ac4:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402ac8:	add	x28, x5, #0xde0
  402acc:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402ad0:	mov	w4, #0x1                   	// #1
  402ad4:	mov	w3, #0xb37                 	// #2871
  402ad8:	ldr	x2, [x28, #2360]
  402adc:	str	wzr, [x1, #1312]
  402ae0:	ldr	w1, [x28, #2356]
  402ae4:	orr	x2, x2, #0x2
  402ae8:	str	x2, [x28, #2360]
  402aec:	orr	w1, w1, w3
  402af0:	str	w1, [x28, #2356]
  402af4:	str	w4, [x28, #2392]
  402af8:	b	402978 <ferror@plt+0x68>
  402afc:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402b00:	add	x28, x5, #0xde0
  402b04:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402b08:	mov	w4, #0x1e                  	// #30
  402b0c:	mov	w3, #0x482                 	// #1154
  402b10:	ldr	x2, [x28, #2360]
  402b14:	str	wzr, [x1, #1312]
  402b18:	ldr	w1, [x28, #2356]
  402b1c:	orr	x2, x2, #0x40000000
  402b20:	str	x2, [x28, #2360]
  402b24:	orr	w1, w1, w3
  402b28:	str	w1, [x28, #2356]
  402b2c:	str	w4, [x28, #2392]
  402b30:	b	402978 <ferror@plt+0x68>
  402b34:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402b38:	add	x28, x5, #0xde0
  402b3c:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402b40:	mov	w4, #0x28                  	// #40
  402b44:	mov	w3, #0xb37                 	// #2871
  402b48:	ldr	x2, [x28, #2360]
  402b4c:	str	wzr, [x1, #1312]
  402b50:	ldr	w1, [x28, #2356]
  402b54:	orr	x2, x2, #0x10000000000
  402b58:	str	x2, [x28, #2360]
  402b5c:	orr	w1, w1, w3
  402b60:	str	w1, [x28, #2356]
  402b64:	str	w4, [x28, #2392]
  402b68:	b	402978 <ferror@plt+0x68>
  402b6c:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402b70:	add	x28, x5, #0xde0
  402b74:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402b78:	mov	w3, #0x2c                  	// #44
  402b7c:	ldr	x2, [x28, #2360]
  402b80:	str	wzr, [x1, #1312]
  402b84:	ldr	w1, [x28, #2356]
  402b88:	orr	x2, x2, #0x100000000000
  402b8c:	str	x2, [x28, #2360]
  402b90:	orr	w1, w1, #0x80
  402b94:	str	w1, [x28, #2356]
  402b98:	str	w3, [x28, #2392]
  402b9c:	b	402978 <ferror@plt+0x68>
  402ba0:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402ba4:	add	x28, x5, #0xde0
  402ba8:	ldr	w0, [x28, #2320]
  402bac:	add	w0, w0, #0x1
  402bb0:	str	w0, [x28, #2320]
  402bb4:	bl	404128 <ferror@plt+0x1818>
  402bb8:	b	402978 <ferror@plt+0x68>
  402bbc:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402bc0:	mov	w0, #0x1                   	// #1
  402bc4:	str	w0, [x28, #1784]
  402bc8:	b	402978 <ferror@plt+0x68>
  402bcc:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402bd0:	mov	w0, #0x1                   	// #1
  402bd4:	str	w0, [x28, #1856]
  402bd8:	b	402978 <ferror@plt+0x68>
  402bdc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402be0:	ldr	x0, [x0, #3512]
  402be4:	str	x0, [sp, #120]
  402be8:	b	402978 <ferror@plt+0x68>
  402bec:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402bf0:	mov	w0, #0x1                   	// #1
  402bf4:	str	w0, [x28, #1792]
  402bf8:	b	402978 <ferror@plt+0x68>
  402bfc:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402c00:	mov	w0, #0x1                   	// #1
  402c04:	str	w0, [x28, #1780]
  402c08:	b	402978 <ferror@plt+0x68>
  402c0c:	cbz	w26, 402e50 <ferror@plt+0x540>
  402c10:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c14:	mov	w1, #0x2c                  	// #44
  402c18:	ldr	x27, [x0, #3512]
  402c1c:	mov	x0, x27
  402c20:	bl	4026b0 <strchr@plt>
  402c24:	mov	x26, x0
  402c28:	cbz	x0, 402c58 <ferror@plt+0x348>
  402c2c:	nop
  402c30:	strb	wzr, [x0]
  402c34:	mov	x0, x27
  402c38:	bl	40a738 <ferror@plt+0x7e28>
  402c3c:	cbnz	w0, 402c64 <ferror@plt+0x354>
  402c40:	add	x27, x26, #0x1
  402c44:	mov	w1, #0x2c                  	// #44
  402c48:	mov	x0, x27
  402c4c:	bl	4026b0 <strchr@plt>
  402c50:	mov	x26, x0
  402c54:	cbnz	x0, 402c30 <ferror@plt+0x320>
  402c58:	mov	x0, x27
  402c5c:	bl	40a738 <ferror@plt+0x7e28>
  402c60:	cbz	w0, 402e48 <ferror@plt+0x538>
  402c64:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c68:	mov	x2, x27
  402c6c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  402c70:	add	x1, x1, #0x560
  402c74:	ldr	x0, [x0, #3504]
  402c78:	bl	4028d0 <fprintf@plt>
  402c7c:	bl	403fc0 <ferror@plt+0x16b0>
  402c80:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c84:	add	x28, x5, #0xde0
  402c88:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402c8c:	ldr	x0, [x28, #2352]
  402c90:	str	wzr, [x1, #1312]
  402c94:	mov	x1, #0x8                   	// #8
  402c98:	movk	x1, #0x2, lsl #32
  402c9c:	orr	x0, x0, x1
  402ca0:	str	x0, [x28, #2352]
  402ca4:	b	402978 <ferror@plt+0x68>
  402ca8:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402cac:	add	x28, x5, #0xde0
  402cb0:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402cb4:	mov	x2, #0x4                   	// #4
  402cb8:	movk	x2, #0x2, lsl #32
  402cbc:	ldr	x0, [x28, #2352]
  402cc0:	str	wzr, [x1, #1312]
  402cc4:	orr	x0, x0, x2
  402cc8:	str	x0, [x28, #2352]
  402ccc:	b	402978 <ferror@plt+0x68>
  402cd0:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402cd4:	add	x28, x5, #0xde0
  402cd8:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402cdc:	mov	x2, #0x1                   	// #1
  402ce0:	ldr	x0, [x28, #2352]
  402ce4:	movk	x2, #0xb37, lsl #32
  402ce8:	str	wzr, [x1, #1312]
  402cec:	orr	x0, x0, x2
  402cf0:	str	x0, [x28, #2352]
  402cf4:	b	402978 <ferror@plt+0x68>
  402cf8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  402cfc:	mov	w1, #0x1                   	// #1
  402d00:	str	w1, [x0, #1664]
  402d04:	b	402978 <ferror@plt+0x68>
  402d08:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402d0c:	mov	w0, #0x1                   	// #1
  402d10:	str	w0, [x28, #1788]
  402d14:	b	402978 <ferror@plt+0x68>
  402d18:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  402d1c:	mov	w1, #0x1                   	// #1
  402d20:	str	w1, [x0, #1672]
  402d24:	b	402978 <ferror@plt+0x68>
  402d28:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402d2c:	mov	w0, #0x1                   	// #1
  402d30:	str	w0, [x28, #1796]
  402d34:	b	402978 <ferror@plt+0x68>
  402d38:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  402d3c:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402d40:	mov	w2, #0x1                   	// #1
  402d44:	ldr	w0, [x1, #1624]
  402d48:	str	w2, [x28, #1784]
  402d4c:	add	w0, w0, w2
  402d50:	str	w0, [x1, #1624]
  402d54:	b	402978 <ferror@plt+0x68>
  402d58:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402d5c:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402d60:	add	x28, x5, #0xde0
  402d64:	mov	x2, #0x2                   	// #2
  402d68:	b	402ce0 <ferror@plt+0x3d0>
  402d6c:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402d70:	add	x28, x5, #0xde0
  402d74:	mov	w1, #0x1                   	// #1
  402d78:	ldr	w0, [x28, #2344]
  402d7c:	str	w1, [x28, #2328]
  402d80:	add	w0, w0, w1
  402d84:	str	w0, [x28, #2344]
  402d88:	b	402978 <ferror@plt+0x68>
  402d8c:	mov	w21, #0xfff                 	// #4095
  402d90:	b	402978 <ferror@plt+0x68>
  402d94:	add	x1, x19, #0xae8
  402d98:	adrp	x0, 417000 <ferror@plt+0x146f0>
  402d9c:	add	x0, x0, #0x5c0
  402da0:	bl	402850 <printf@plt>
  402da4:	mov	w0, #0x0                   	// #0
  402da8:	bl	402270 <exit@plt>
  402dac:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402db0:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402db4:	add	x28, x5, #0xde0
  402db8:	mov	x2, #0x400                 	// #1024
  402dbc:	b	402ce0 <ferror@plt+0x3d0>
  402dc0:	ldr	x1, [sp, #104]
  402dc4:	mov	w0, #0x1                   	// #1
  402dc8:	str	w0, [x1]
  402dcc:	b	402978 <ferror@plt+0x68>
  402dd0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402dd4:	ldr	x0, [x0, #3512]
  402dd8:	bl	4115e0 <ferror@plt+0xecd0>
  402ddc:	cbz	w0, 402978 <ferror@plt+0x68>
  402de0:	mov	w0, #0x1                   	// #1
  402de4:	bl	402270 <exit@plt>
  402de8:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402dec:	mov	w0, #0x1                   	// #1
  402df0:	strb	w0, [x28, #1832]
  402df4:	b	402978 <ferror@plt+0x68>
  402df8:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  402dfc:	str	wzr, [x0, #1316]
  402e00:	b	402978 <ferror@plt+0x68>
  402e04:	ldr	x0, [sp, #112]
  402e08:	cbnz	x0, 403970 <ferror@plt+0x1060>
  402e0c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402e10:	ldr	x0, [x0, #3512]
  402e14:	ldrb	w1, [x0]
  402e18:	cmp	w1, #0x2d
  402e1c:	b.ne	402e70 <ferror@plt+0x560>  // b.any
  402e20:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402e24:	ldr	x0, [x0, #3536]
  402e28:	str	x0, [sp, #112]
  402e2c:	ldr	x0, [sp, #112]
  402e30:	cbnz	x0, 402978 <ferror@plt+0x68>
  402e34:	adrp	x0, 417000 <ferror@plt+0x146f0>
  402e38:	add	x0, x0, #0x5a8
  402e3c:	bl	402290 <perror@plt>
  402e40:	mov	w0, #0xffffffff            	// #-1
  402e44:	bl	402270 <exit@plt>
  402e48:	mov	w26, #0x1                   	// #1
  402e4c:	b	402978 <ferror@plt+0x68>
  402e50:	adrp	x28, 434000 <stdin@@GLIBC_2.17+0x230>
  402e54:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  402e58:	cmp	w21, #0x0
  402e5c:	mov	w1, #0xb37                 	// #2871
  402e60:	str	wzr, [x28, #1808]
  402e64:	csel	w21, w21, w1, ne  // ne = any
  402e68:	str	wzr, [x0, #1312]
  402e6c:	b	402c10 <ferror@plt+0x300>
  402e70:	adrp	x1, 417000 <ferror@plt+0x146f0>
  402e74:	add	x1, x1, #0xa60
  402e78:	bl	402730 <fopen64@plt>
  402e7c:	str	x0, [sp, #112]
  402e80:	b	402e2c <ferror@plt+0x51c>
  402e84:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402e88:	ldr	w0, [x0, #3520]
  402e8c:	sub	w20, w20, w0
  402e90:	add	x22, x22, w0, sxtw #3
  402e94:	cbnz	w24, 4030c8 <ferror@plt+0x7b8>
  402e98:	cmp	w20, #0x0
  402e9c:	b.le	402f6c <ferror@plt+0x65c>
  402ea0:	sub	w0, w20, #0x1
  402ea4:	sub	w24, w20, #0x2
  402ea8:	and	w0, w0, #0xfffffffe
  402eac:	adrp	x25, 417000 <ferror@plt+0x146f0>
  402eb0:	sub	w24, w24, w0
  402eb4:	adrp	x26, 417000 <ferror@plt+0x146f0>
  402eb8:	adrp	x28, 417000 <ferror@plt+0x146f0>
  402ebc:	add	x25, x25, #0x628
  402ec0:	add	x0, x28, #0x638
  402ec4:	add	x26, x26, #0x630
  402ec8:	mov	w23, #0x0                   	// #0
  402ecc:	str	x0, [sp, #104]
  402ed0:	b	402f04 <ferror@plt+0x5f4>
  402ed4:	cmp	w20, #0x1
  402ed8:	b.eq	403730 <ferror@plt+0xe20>  // b.none
  402edc:	ldr	x0, [x22, #8]
  402ee0:	cmp	w23, #0x0
  402ee4:	csel	w21, w21, wzr, ne  // ne = any
  402ee8:	sub	w20, w20, #0x2
  402eec:	add	x22, x22, #0x10
  402ef0:	mov	w23, #0x1                   	// #1
  402ef4:	bl	406280 <ferror@plt+0x3970>
  402ef8:	orr	w21, w21, w0
  402efc:	cmp	w24, w20
  402f00:	b.eq	402f6c <ferror@plt+0x65c>  // b.none
  402f04:	ldr	x28, [x22]
  402f08:	mov	x1, x25
  402f0c:	mov	x0, x28
  402f10:	bl	4025f0 <strcmp@plt>
  402f14:	cbz	w0, 402ed4 <ferror@plt+0x5c4>
  402f18:	mov	x1, x26
  402f1c:	mov	x0, x28
  402f20:	bl	4025f0 <strcmp@plt>
  402f24:	cbz	w0, 402f38 <ferror@plt+0x628>
  402f28:	ldr	x1, [sp, #104]
  402f2c:	mov	x0, x28
  402f30:	bl	4025f0 <strcmp@plt>
  402f34:	cbnz	w0, 402f6c <ferror@plt+0x65c>
  402f38:	cmp	w20, #0x1
  402f3c:	b.eq	403730 <ferror@plt+0xe20>  // b.none
  402f40:	ldr	x0, [x22, #8]
  402f44:	cmp	w23, #0x0
  402f48:	mov	w1, #0xfff                 	// #4095
  402f4c:	sub	w20, w20, #0x2
  402f50:	csel	w21, w21, w1, ne  // ne = any
  402f54:	add	x22, x22, #0x10
  402f58:	bl	406280 <ferror@plt+0x3970>
  402f5c:	mov	w23, #0x1                   	// #1
  402f60:	bic	w21, w21, w0
  402f64:	cmp	w24, w20
  402f68:	b.ne	402f04 <ferror@plt+0x5f4>  // b.any
  402f6c:	adrp	x23, 430000 <memcpy@GLIBC_2.17>
  402f70:	add	x23, x23, #0x388
  402f74:	ldr	w0, [x23, #408]
  402f78:	cbnz	w0, 4030a0 <ferror@plt+0x790>
  402f7c:	cbnz	w21, 4030b8 <ferror@plt+0x7a8>
  402f80:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402f84:	add	x28, x5, #0xde0
  402f88:	ldr	w2, [x28, #2352]
  402f8c:	add	x1, x19, #0x190
  402f90:	ldr	x6, [x28, #2360]
  402f94:	mov	w7, #0x0                   	// #0
  402f98:	mov	w0, #0x0                   	// #0
  402f9c:	nop
  402fa0:	asr	w3, w2, w0
  402fa4:	tbz	w3, #0, 402fbc <ferror@plt+0x6ac>
  402fa8:	ldr	x3, [x1]
  402fac:	tst	x6, x3
  402fb0:	b.ne	402fbc <ferror@plt+0x6ac>  // b.any
  402fb4:	orr	x6, x6, x3
  402fb8:	mov	w7, #0x1                   	// #1
  402fbc:	add	w0, w0, #0x1
  402fc0:	add	x1, x1, #0x28
  402fc4:	cmp	w0, #0xf
  402fc8:	b.ne	402fa0 <ferror@plt+0x690>  // b.any
  402fcc:	cbz	w7, 402fd4 <ferror@plt+0x6c4>
  402fd0:	str	x6, [x28, #2360]
  402fd4:	ldr	x3, [x28, #2360]
  402fd8:	add	x19, x19, #0x3e0
  402fdc:	mov	w6, #0x0                   	// #0
  402fe0:	mov	w0, #0x0                   	// #0
  402fe4:	nop
  402fe8:	lsr	x1, x3, x0
  402fec:	tbz	w1, #0, 403004 <ferror@plt+0x6f4>
  402ff0:	ldr	w1, [x19]
  402ff4:	tst	w2, w1
  402ff8:	b.ne	403004 <ferror@plt+0x6f4>  // b.any
  402ffc:	orr	w2, w2, w1
  403000:	mov	w6, #0x1                   	// #1
  403004:	add	w0, w0, #0x1
  403008:	add	x19, x19, #0x28
  40300c:	cmp	w0, #0x2d
  403010:	b.ne	402fe8 <ferror@plt+0x6d8>  // b.any
  403014:	cbz	w6, 40301c <ferror@plt+0x70c>
  403018:	str	w2, [x28, #2352]
  40301c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  403020:	ldr	w0, [x0, #1672]
  403024:	cbnz	w0, 403044 <ferror@plt+0x734>
  403028:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40302c:	ldr	w0, [x0, #1664]
  403030:	cbz	w0, 403044 <ferror@plt+0x734>
  403034:	ldr	w1, [x28, #2352]
  403038:	mov	w0, #0x477                 	// #1143
  40303c:	tst	w1, w0
  403040:	b.ne	403214 <ferror@plt+0x904>  // b.any
  403044:	ldr	w0, [x28, #2352]
  403048:	add	x1, x28, #0x930
  40304c:	cbz	w0, 4030e8 <ferror@plt+0x7d8>
  403050:	ldr	x2, [x1, #8]
  403054:	cbz	x2, 403108 <ferror@plt+0x7f8>
  403058:	ldr	w1, [x1, #4]
  40305c:	cbz	w1, 40312c <ferror@plt+0x81c>
  403060:	ldr	x1, [sp, #120]
  403064:	cbz	x1, 40321c <ferror@plt+0x90c>
  403068:	tbz	w0, #0, 4031f0 <ferror@plt+0x8e0>
  40306c:	ldr	x0, [sp, #120]
  403070:	ldrb	w0, [x0]
  403074:	cmp	w0, #0x2d
  403078:	b.ne	4031d8 <ferror@plt+0x8c8>  // b.any
  40307c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403080:	ldr	x19, [x0, #3528]
  403084:	mov	w1, #0x6                   	// #6
  403088:	mov	x0, x19
  40308c:	bl	40a1f8 <ferror@plt+0x78e8>
  403090:	mov	x0, x19
  403094:	bl	402700 <fflush@plt>
  403098:	mov	w0, #0x0                   	// #0
  40309c:	bl	402270 <exit@plt>
  4030a0:	cmp	w21, #0x0
  4030a4:	mov	w1, #0xb37                 	// #2871
  4030a8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4030ac:	csel	w21, w21, w1, ne  // ne = any
  4030b0:	add	x0, x0, #0x568
  4030b4:	bl	40a738 <ferror@plt+0x7e28>
  4030b8:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4030bc:	add	x28, x5, #0xde0
  4030c0:	str	w21, [x28, #2356]
  4030c4:	b	402f88 <ferror@plt+0x678>
  4030c8:	bl	409be0 <ferror@plt+0x72d0>
  4030cc:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  4030d0:	ldr	w0, [x0, #1312]
  4030d4:	cmp	w0, #0x0
  4030d8:	ccmp	w20, #0x0, #0x0, ne  // ne = any
  4030dc:	b.ne	402e98 <ferror@plt+0x588>  // b.any
  4030e0:	mov	w0, #0x0                   	// #0
  4030e4:	bl	402270 <exit@plt>
  4030e8:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4030ec:	mov	x2, #0x2f                  	// #47
  4030f0:	mov	x1, #0x1                   	// #1
  4030f4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4030f8:	ldr	x3, [x3, #3504]
  4030fc:	add	x0, x0, #0x640
  403100:	bl	4026d0 <fwrite@plt>
  403104:	b	4030e0 <ferror@plt+0x7d0>
  403108:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40310c:	mov	x2, #0x2a                  	// #42
  403110:	mov	x1, #0x1                   	// #1
  403114:	adrp	x0, 417000 <ferror@plt+0x146f0>
  403118:	ldr	x3, [x3, #3504]
  40311c:	add	x0, x0, #0x670
  403120:	bl	4026d0 <fwrite@plt>
  403124:	mov	w0, #0x0                   	// #0
  403128:	bl	402270 <exit@plt>
  40312c:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403130:	mov	x2, #0x2f                  	// #47
  403134:	mov	x1, #0x1                   	// #1
  403138:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40313c:	ldr	x3, [x3, #3504]
  403140:	add	x0, x0, #0x6a0
  403144:	bl	4026d0 <fwrite@plt>
  403148:	mov	w0, #0x0                   	// #0
  40314c:	bl	402270 <exit@plt>
  403150:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403154:	add	x0, x0, #0xde0
  403158:	ldr	w1, [x0, #2316]
  40315c:	add	w1, w1, #0x1
  403160:	str	w1, [x0, #2316]
  403164:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403168:	mov	x2, #0x1c                  	// #28
  40316c:	mov	x1, #0x1                   	// #1
  403170:	adrp	x0, 417000 <ferror@plt+0x146f0>
  403174:	ldr	x3, [x3, #3504]
  403178:	add	x0, x0, #0x5e0
  40317c:	bl	4026d0 <fwrite@plt>
  403180:	mov	w0, #0x1                   	// #1
  403184:	bl	402270 <exit@plt>
  403188:	bl	403fc0 <ferror@plt+0x16b0>
  40318c:	bl	403f90 <ferror@plt+0x1680>
  403190:	adrp	x1, 417000 <ferror@plt+0x146f0>
  403194:	mov	x0, x27
  403198:	add	x1, x1, #0x3e8
  40319c:	bl	4025f0 <strcmp@plt>
  4031a0:	cbnz	w0, 403360 <ferror@plt+0xa50>
  4031a4:	adrp	x5, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4031a8:	add	x28, x5, #0xde0
  4031ac:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  4031b0:	mov	w3, #0x10                  	// #16
  4031b4:	ldr	x2, [x28, #2360]
  4031b8:	str	wzr, [x1, #1312]
  4031bc:	ldr	w1, [x28, #2356]
  4031c0:	orr	x2, x2, #0x10000
  4031c4:	str	x2, [x28, #2360]
  4031c8:	orr	w1, w1, #0x80
  4031cc:	str	w1, [x28, #2356]
  4031d0:	str	w3, [x28, #2392]
  4031d4:	b	402978 <ferror@plt+0x68>
  4031d8:	ldr	x0, [sp, #120]
  4031dc:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4031e0:	add	x1, x1, #0x708
  4031e4:	bl	402730 <fopen64@plt>
  4031e8:	mov	x19, x0
  4031ec:	b	403084 <ferror@plt+0x774>
  4031f0:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4031f4:	mov	x2, #0x31                  	// #49
  4031f8:	mov	x1, #0x1                   	// #1
  4031fc:	adrp	x0, 417000 <ferror@plt+0x146f0>
  403200:	ldr	x3, [x3, #3504]
  403204:	add	x0, x0, #0x6d0
  403208:	bl	4026d0 <fwrite@plt>
  40320c:	mov	w0, #0x0                   	// #0
  403210:	bl	402270 <exit@plt>
  403214:	bl	404a48 <ferror@plt+0x2138>
  403218:	b	403044 <ferror@plt+0x734>
  40321c:	ldr	x3, [sp, #112]
  403220:	mov	x2, x22
  403224:	mov	w1, w20
  403228:	add	x0, x28, #0x940
  40322c:	bl	40c608 <ferror@plt+0x9cf8>
  403230:	cbnz	w0, 403188 <ferror@plt+0x878>
  403234:	ldr	w0, [x28, #2352]
  403238:	sub	w1, w0, #0x1
  40323c:	tst	w1, w0
  403240:	b.ne	40324c <ferror@plt+0x93c>  // b.any
  403244:	mov	w0, #0x1                   	// #1
  403248:	str	w0, [x23, #32]
  40324c:	ldr	w0, [x28, #2356]
  403250:	sub	w1, w0, #0x1
  403254:	tst	w1, w0
  403258:	b.ne	403264 <ferror@plt+0x954>  // b.any
  40325c:	mov	w0, #0x1                   	// #1
  403260:	str	w0, [x23, #72]
  403264:	ldr	w0, [x23, #412]
  403268:	cbnz	w0, 403480 <ferror@plt+0xb70>
  40326c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403270:	ldr	x0, [x0, #3528]
  403274:	bl	402700 <fflush@plt>
  403278:	ldr	w0, [x28, #2400]
  40327c:	cbnz	w0, 403994 <ferror@plt+0x1084>
  403280:	ldr	w0, [x28, #2352]
  403284:	tbnz	w0, #9, 403478 <ferror@plt+0xb68>
  403288:	ldr	w1, [x28, #2352]
  40328c:	tst	w1, #0x180
  403290:	b.ne	4036d4 <ferror@plt+0xdc4>  // b.any
  403294:	ldr	w0, [x28, #2352]
  403298:	tst	w0, #0x70
  40329c:	b.ne	40364c <ferror@plt+0xd3c>  // b.any
  4032a0:	ldr	w0, [x28, #2352]
  4032a4:	tbnz	w0, #3, 403654 <ferror@plt+0xd44>
  4032a8:	ldr	w1, [x28, #2352]
  4032ac:	tbnz	w1, #2, 4035cc <ferror@plt+0xcbc>
  4032b0:	ldr	w1, [x28, #2352]
  4032b4:	tbnz	w1, #0, 403594 <ferror@plt+0xc84>
  4032b8:	ldr	w1, [x28, #2352]
  4032bc:	tbnz	w1, #1, 403554 <ferror@plt+0xc44>
  4032c0:	ldr	w1, [x28, #2352]
  4032c4:	tbnz	w1, #10, 403514 <ferror@plt+0xc04>
  4032c8:	ldr	w1, [x28, #2352]
  4032cc:	tst	w1, #0x1800
  4032d0:	b.ne	4034c0 <ferror@plt+0xbb0>  // b.any
  4032d4:	ldr	w1, [x28, #2352]
  4032d8:	tbnz	w1, #13, 40342c <ferror@plt+0xb1c>
  4032dc:	ldr	w1, [x28, #2352]
  4032e0:	tbnz	w1, #14, 4033cc <ferror@plt+0xabc>
  4032e4:	ldr	w1, [x28, #2316]
  4032e8:	ldr	w0, [x28, #2320]
  4032ec:	orr	w0, w0, w1
  4032f0:	cbz	w0, 40333c <ferror@plt+0xa2c>
  4032f4:	add	x20, x28, #0x10
  4032f8:	add	x28, x28, #0x810
  4032fc:	nop
  403300:	ldr	x19, [x20]
  403304:	cbz	x19, 403330 <ferror@plt+0xa20>
  403308:	ldr	x0, [x19, #24]
  40330c:	bl	402660 <free@plt>
  403310:	ldr	x0, [x19, #32]
  403314:	bl	402660 <free@plt>
  403318:	ldr	x0, [x19, #40]
  40331c:	bl	402660 <free@plt>
  403320:	mov	x0, x19
  403324:	ldr	x19, [x19]
  403328:	bl	402660 <free@plt>
  40332c:	cbnz	x19, 403308 <ferror@plt+0x9f8>
  403330:	add	x20, x20, #0x8
  403334:	cmp	x28, x20
  403338:	b.ne	403300 <ferror@plt+0x9f0>  // b.any
  40333c:	bl	4054c8 <ferror@plt+0x2bb8>
  403340:	mov	w0, #0x0                   	// #0
  403344:	ldp	x19, x20, [sp, #16]
  403348:	ldp	x21, x22, [sp, #32]
  40334c:	ldp	x23, x24, [sp, #48]
  403350:	ldp	x25, x26, [sp, #64]
  403354:	ldp	x27, x28, [sp, #80]
  403358:	ldp	x29, x30, [sp], #240
  40335c:	ret
  403360:	adrp	x1, 417000 <ferror@plt+0x146f0>
  403364:	mov	x0, x27
  403368:	add	x1, x1, #0x530
  40336c:	bl	4025f0 <strcmp@plt>
  403370:	cbz	w0, 402afc <ferror@plt+0x1ec>
  403374:	adrp	x1, 417000 <ferror@plt+0x146f0>
  403378:	mov	x0, x27
  40337c:	add	x1, x1, #0x3f0
  403380:	bl	4025f0 <strcmp@plt>
  403384:	cbz	w0, 402b34 <ferror@plt+0x224>
  403388:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40338c:	mov	x0, x27
  403390:	add	x1, x1, #0x4b8
  403394:	bl	4025f0 <strcmp@plt>
  403398:	cbz	w0, 402b6c <ferror@plt+0x25c>
  40339c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4033a0:	mov	x0, x27
  4033a4:	add	x1, x1, #0x538
  4033a8:	bl	4025f0 <strcmp@plt>
  4033ac:	cbz	w0, 40318c <ferror@plt+0x87c>
  4033b0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4033b4:	mov	x2, x27
  4033b8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4033bc:	add	x1, x1, #0x540
  4033c0:	ldr	x0, [x0, #3504]
  4033c4:	bl	4028d0 <fprintf@plt>
  4033c8:	bl	403fc0 <ferror@plt+0x16b0>
  4033cc:	mov	x3, #0x24                  	// #36
  4033d0:	mov	w2, #0xe240                	// #57920
  4033d4:	ldr	x1, [x28, #2360]
  4033d8:	movk	x3, #0x14, lsl #32
  4033dc:	stp	xzr, xzr, [sp, #192]
  4033e0:	movk	x3, #0x301, lsl #48
  4033e4:	movk	w2, #0x1, lsl #16
  4033e8:	str	x3, [sp, #184]
  4033ec:	str	w2, [sp, #192]
  4033f0:	str	xzr, [sp, #208]
  4033f4:	str	wzr, [sp, #216]
  4033f8:	tbz	x1, #44, 4032e4 <ferror@plt+0x9d4>
  4033fc:	ldr	w0, [x28, #2356]
  403400:	tbz	w0, #7, 4032e4 <ferror@plt+0x9d4>
  403404:	mov	w4, #0x2c                  	// #44
  403408:	mov	w3, #0xf                   	// #15
  40340c:	add	x0, sp, #0xb8
  403410:	adrp	x2, 409000 <ferror@plt+0x66f0>
  403414:	mov	x1, #0x24                  	// #36
  403418:	add	x2, x2, #0x608
  40341c:	strb	w4, [sp, #200]
  403420:	str	w3, [sp, #208]
  403424:	bl	409dc8 <ferror@plt+0x74b8>
  403428:	b	4032e4 <ferror@plt+0x9d4>
  40342c:	ldr	w3, [x28, #2356]
  403430:	mov	x7, #0x18                  	// #24
  403434:	movk	x7, #0x14, lsl #32
  403438:	mov	w6, #0xe240                	// #57920
  40343c:	movk	x7, #0x301, lsl #48
  403440:	movk	w6, #0x1, lsl #16
  403444:	mov	w4, #0x1e                  	// #30
  403448:	add	x0, sp, #0xb8
  40344c:	adrp	x2, 407000 <ferror@plt+0x46f0>
  403450:	mov	x1, #0x18                  	// #24
  403454:	add	x2, x2, #0x450
  403458:	str	x7, [sp, #184]
  40345c:	stp	w6, wzr, [sp, #192]
  403460:	strb	w4, [sp, #200]
  403464:	sturh	wzr, [sp, #201]
  403468:	strb	wzr, [sp, #203]
  40346c:	str	w3, [sp, #204]
  403470:	bl	409dc8 <ferror@plt+0x74b8>
  403474:	b	4032dc <ferror@plt+0x9cc>
  403478:	bl	409e68 <ferror@plt+0x7558>
  40347c:	b	403288 <ferror@plt+0x978>
  403480:	adrp	x19, 416000 <ferror@plt+0x136f0>
  403484:	add	x20, x23, #0x8
  403488:	add	x19, x19, #0xba8
  40348c:	ldr	x0, [x23]
  403490:	sub	x1, x0, x20
  403494:	cmp	x1, #0x168
  403498:	b.eq	40326c <ferror@plt+0x95c>  // b.none
  40349c:	ldr	w1, [x0, #24]
  4034a0:	cbz	w1, 4034ac <ferror@plt+0xb9c>
  4034a4:	bl	4058d8 <ferror@plt+0x2fc8>
  4034a8:	b	40348c <ferror@plt+0xb7c>
  4034ac:	ldr	x1, [x0, #8]
  4034b0:	mov	x0, x19
  4034b4:	bl	404e28 <ferror@plt+0x2518>
  4034b8:	bl	4058d8 <ferror@plt+0x2fc8>
  4034bc:	b	40348c <ferror@plt+0xb7c>
  4034c0:	mov	x3, #0x28                  	// #40
  4034c4:	mov	w2, #0xe240                	// #57920
  4034c8:	ldr	x1, [x28, #2360]
  4034cc:	movk	x3, #0x14, lsl #32
  4034d0:	stp	xzr, xzr, [sp, #192]
  4034d4:	movk	x3, #0x301, lsl #48
  4034d8:	movk	w2, #0x1, lsl #16
  4034dc:	str	x3, [sp, #184]
  4034e0:	str	w2, [sp, #192]
  4034e4:	stp	xzr, xzr, [sp, #208]
  4034e8:	tbz	x1, #40, 4032d4 <ferror@plt+0x9c4>
  4034ec:	ldr	w3, [x28, #2356]
  4034f0:	mov	w4, #0x28                  	// #40
  4034f4:	add	x0, sp, #0xb8
  4034f8:	adrp	x2, 409000 <ferror@plt+0x66f0>
  4034fc:	mov	x1, #0x28                  	// #40
  403500:	add	x2, x2, #0x4b8
  403504:	strb	w4, [sp, #200]
  403508:	str	w3, [sp, #204]
  40350c:	bl	409dc8 <ferror@plt+0x74b8>
  403510:	b	4032d4 <ferror@plt+0x9c4>
  403514:	ldr	x0, [x28, #2360]
  403518:	tst	w0, #0x4
  40351c:	b.ne	403528 <ferror@plt+0xc18>  // b.any
  403520:	tst	w0, #0x400
  403524:	b.eq	4032c8 <ferror@plt+0x9b8>  // b.none
  403528:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40352c:	add	x0, x0, #0x7e8
  403530:	bl	402880 <getenv@plt>
  403534:	cbnz	x0, 4032c8 <ferror@plt+0x9b8>
  403538:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40353c:	add	x0, x0, #0x1c8
  403540:	bl	402880 <getenv@plt>
  403544:	cbnz	x0, 4032c8 <ferror@plt+0x9b8>
  403548:	mov	w1, #0x84                  	// #132
  40354c:	bl	40a1f8 <ferror@plt+0x78e8>
  403550:	b	4032c8 <ferror@plt+0x9b8>
  403554:	ldr	x0, [x28, #2360]
  403558:	tst	w0, #0x4
  40355c:	b.ne	403568 <ferror@plt+0xc58>  // b.any
  403560:	tst	w0, #0x400
  403564:	b.eq	403734 <ferror@plt+0xe24>  // b.none
  403568:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40356c:	add	x0, x0, #0x7d8
  403570:	bl	402880 <getenv@plt>
  403574:	cbnz	x0, 4032c0 <ferror@plt+0x9b0>
  403578:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40357c:	add	x0, x0, #0x1c8
  403580:	bl	402880 <getenv@plt>
  403584:	cbnz	x0, 4032c0 <ferror@plt+0x9b0>
  403588:	mov	w1, #0x21                  	// #33
  40358c:	bl	40a1f8 <ferror@plt+0x78e8>
  403590:	b	4032c0 <ferror@plt+0x9b0>
  403594:	ldr	x0, [x28, #2360]
  403598:	tst	w0, #0x4
  40359c:	b.ne	4035a8 <ferror@plt+0xc98>  // b.any
  4035a0:	tst	w0, #0x400
  4035a4:	b.eq	403748 <ferror@plt+0xe38>  // b.none
  4035a8:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4035ac:	add	x1, x1, #0x300
  4035b0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4035b4:	add	x0, x0, #0x330
  4035b8:	str	x1, [x28, #2304]
  4035bc:	bl	402880 <getenv@plt>
  4035c0:	cbz	x0, 403774 <ferror@plt+0xe64>
  4035c4:	bl	40a000 <ferror@plt+0x76f0>
  4035c8:	b	4032b8 <ferror@plt+0x9a8>
  4035cc:	ldr	x0, [x28, #2360]
  4035d0:	tst	w0, #0x4
  4035d4:	b.ne	4035e0 <ferror@plt+0xcd0>  // b.any
  4035d8:	tst	w0, #0x400
  4035dc:	b.eq	403760 <ferror@plt+0xe50>  // b.none
  4035e0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4035e4:	add	x1, x1, #0x308
  4035e8:	adrp	x19, 417000 <ferror@plt+0x146f0>
  4035ec:	add	x19, x19, #0x768
  4035f0:	mov	x0, x19
  4035f4:	str	x1, [x28, #2304]
  4035f8:	bl	402880 <getenv@plt>
  4035fc:	cbz	x0, 403878 <ferror@plt+0xf68>
  403600:	ldr	x0, [x28, #2360]
  403604:	tbnz	w0, #2, 403808 <ferror@plt+0xef8>
  403608:	ldr	x0, [x28, #2360]
  40360c:	tbz	w0, #10, 4032b0 <ferror@plt+0x9a0>
  403610:	adrp	x1, 417000 <ferror@plt+0x146f0>
  403614:	adrp	x0, 417000 <ferror@plt+0x146f0>
  403618:	add	x1, x1, #0x780
  40361c:	add	x0, x0, #0x790
  403620:	bl	403ff0 <ferror@plt+0x16e0>
  403624:	mov	x19, x0
  403628:	cbz	x0, 4032b0 <ferror@plt+0x9a0>
  40362c:	adrp	x1, 407000 <ferror@plt+0x46f0>
  403630:	mov	w2, #0xa                   	// #10
  403634:	add	x1, x1, #0x300
  403638:	bl	40a660 <ferror@plt+0x7d50>
  40363c:	cbnz	w0, 403a5c <ferror@plt+0x114c>
  403640:	mov	x0, x19
  403644:	bl	4023f0 <fclose@plt>
  403648:	b	4032b0 <ferror@plt+0x9a0>
  40364c:	bl	40aaa8 <ferror@plt+0x8198>
  403650:	b	4032a0 <ferror@plt+0x990>
  403654:	ldr	x1, [x28, #2360]
  403658:	tst	w1, #0x4
  40365c:	b.ne	403668 <ferror@plt+0xd58>  // b.any
  403660:	tst	w1, #0x400
  403664:	b.eq	40375c <ferror@plt+0xe4c>  // b.none
  403668:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40366c:	add	x1, x1, #0x500
  403670:	adrp	x19, 417000 <ferror@plt+0x146f0>
  403674:	add	x19, x19, #0x730
  403678:	mov	x0, x19
  40367c:	str	x1, [x28, #2304]
  403680:	bl	402880 <getenv@plt>
  403684:	cbz	x0, 403adc <ferror@plt+0x11cc>
  403688:	ldr	x0, [x28, #2360]
  40368c:	tbnz	w0, #2, 403840 <ferror@plt+0xf30>
  403690:	ldr	x0, [x28, #2360]
  403694:	tbz	w0, #10, 4032a8 <ferror@plt+0x998>
  403698:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40369c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4036a0:	add	x1, x1, #0x748
  4036a4:	add	x0, x0, #0x758
  4036a8:	bl	403ff0 <ferror@plt+0x16e0>
  4036ac:	mov	x19, x0
  4036b0:	cbz	x0, 4032a8 <ferror@plt+0x998>
  4036b4:	adrp	x1, 407000 <ferror@plt+0x46f0>
  4036b8:	mov	w2, #0xa                   	// #10
  4036bc:	add	x1, x1, #0x300
  4036c0:	bl	40a660 <ferror@plt+0x7d50>
  4036c4:	cbnz	w0, 403b10 <ferror@plt+0x1200>
  4036c8:	mov	x0, x19
  4036cc:	bl	4023f0 <fclose@plt>
  4036d0:	b	4032a8 <ferror@plt+0x998>
  4036d4:	ldr	x1, [x28, #2360]
  4036d8:	tst	w1, #0x20000
  4036dc:	b.eq	403294 <ferror@plt+0x984>  // b.none
  4036e0:	ldr	w0, [x28, #2356]
  4036e4:	tbz	w0, #7, 403294 <ferror@plt+0x984>
  4036e8:	adrp	x19, 417000 <ferror@plt+0x146f0>
  4036ec:	add	x19, x19, #0x710
  4036f0:	mov	x0, x19
  4036f4:	bl	402880 <getenv@plt>
  4036f8:	cbz	x0, 403a78 <ferror@plt+0x1168>
  4036fc:	mov	x0, x19
  403700:	adrp	x1, 417000 <ferror@plt+0x146f0>
  403704:	add	x1, x1, #0x720
  403708:	bl	403ff0 <ferror@plt+0x16e0>
  40370c:	mov	x19, x0
  403710:	cbz	x0, 403294 <ferror@plt+0x984>
  403714:	adrp	x1, 409000 <ferror@plt+0x66f0>
  403718:	add	x1, x1, #0x60
  40371c:	mov	w2, #0x11                  	// #17
  403720:	bl	40a660 <ferror@plt+0x7d50>
  403724:	mov	x0, x19
  403728:	bl	4023f0 <fclose@plt>
  40372c:	b	403294 <ferror@plt+0x984>
  403730:	bl	40d640 <ferror@plt+0xad30>
  403734:	ldr	w1, [x28, #2352]
  403738:	add	x0, x28, #0x930
  40373c:	tbz	w1, #10, 4032c8 <ferror@plt+0x9b8>
  403740:	ldr	x0, [x0, #8]
  403744:	b	403520 <ferror@plt+0xc10>
  403748:	ldr	w1, [x28, #2352]
  40374c:	add	x0, x28, #0x930
  403750:	tbz	w1, #1, 4032c0 <ferror@plt+0x9b0>
  403754:	ldr	x0, [x0, #8]
  403758:	b	403560 <ferror@plt+0xc50>
  40375c:	tbz	w0, #2, 4032b0 <ferror@plt+0x9a0>
  403760:	ldr	w1, [x28, #2352]
  403764:	add	x0, x28, #0x930
  403768:	tbz	w1, #0, 4032b8 <ferror@plt+0x9a8>
  40376c:	ldr	x0, [x0, #8]
  403770:	b	4035a0 <ferror@plt+0xc90>
  403774:	adrp	x19, 417000 <ferror@plt+0x146f0>
  403778:	add	x19, x19, #0x7a0
  40377c:	mov	x0, x19
  403780:	bl	402880 <getenv@plt>
  403784:	cbz	x0, 4038f4 <ferror@plt+0xfe4>
  403788:	mov	w23, #0x5                   	// #5
  40378c:	mov	w22, #0x100000              	// #1048576
  403790:	sxtw	x21, w22
  403794:	mov	x0, x21
  403798:	bl	402410 <malloc@plt>
  40379c:	mov	x20, x0
  4037a0:	cbz	x0, 403914 <ferror@plt+0x1004>
  4037a4:	ldr	x0, [x28, #2360]
  4037a8:	tbnz	w0, #2, 4038ac <ferror@plt+0xf9c>
  4037ac:	ldr	x0, [x28, #2360]
  4037b0:	tbz	w0, #10, 4037fc <ferror@plt+0xeec>
  4037b4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4037b8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4037bc:	add	x1, x1, #0x7b8
  4037c0:	add	x0, x0, #0x7c8
  4037c4:	bl	403ff0 <ferror@plt+0x16e0>
  4037c8:	mov	x19, x0
  4037cc:	cbz	x0, 4037fc <ferror@plt+0xeec>
  4037d0:	mov	x2, x21
  4037d4:	mov	x1, x20
  4037d8:	bl	402300 <setbuffer@plt>
  4037dc:	adrp	x1, 407000 <ferror@plt+0x46f0>
  4037e0:	mov	x0, x19
  4037e4:	add	x1, x1, #0x720
  4037e8:	mov	w2, #0xa                   	// #10
  4037ec:	bl	40a660 <ferror@plt+0x7d50>
  4037f0:	cbnz	w0, 403930 <ferror@plt+0x1020>
  4037f4:	mov	x0, x19
  4037f8:	bl	4023f0 <fclose@plt>
  4037fc:	mov	x0, x20
  403800:	bl	402660 <free@plt>
  403804:	b	4032b8 <ferror@plt+0x9a8>
  403808:	mov	x0, x19
  40380c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  403810:	add	x1, x1, #0x778
  403814:	bl	403ff0 <ferror@plt+0x16e0>
  403818:	mov	x19, x0
  40381c:	cbz	x0, 403afc <ferror@plt+0x11ec>
  403820:	adrp	x1, 407000 <ferror@plt+0x46f0>
  403824:	mov	w2, #0x2                   	// #2
  403828:	add	x1, x1, #0x300
  40382c:	bl	40a660 <ferror@plt+0x7d50>
  403830:	cbnz	w0, 403a5c <ferror@plt+0x114c>
  403834:	mov	x0, x19
  403838:	bl	4023f0 <fclose@plt>
  40383c:	b	403608 <ferror@plt+0xcf8>
  403840:	mov	x0, x19
  403844:	adrp	x1, 417000 <ferror@plt+0x146f0>
  403848:	add	x1, x1, #0x740
  40384c:	bl	403ff0 <ferror@plt+0x16e0>
  403850:	mov	x19, x0
  403854:	cbz	x0, 403898 <ferror@plt+0xf88>
  403858:	adrp	x1, 407000 <ferror@plt+0x46f0>
  40385c:	mov	w2, #0x2                   	// #2
  403860:	add	x1, x1, #0x300
  403864:	bl	40a660 <ferror@plt+0x7d50>
  403868:	cbnz	w0, 403b10 <ferror@plt+0x1200>
  40386c:	mov	x0, x19
  403870:	bl	4023f0 <fclose@plt>
  403874:	b	403690 <ferror@plt+0xd80>
  403878:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40387c:	add	x0, x0, #0x1c8
  403880:	bl	402880 <getenv@plt>
  403884:	cbnz	x0, 403600 <ferror@plt+0xcf0>
  403888:	mov	w1, #0x11                  	// #17
  40388c:	bl	40a1f8 <ferror@plt+0x78e8>
  403890:	cbnz	w0, 403600 <ferror@plt+0xcf0>
  403894:	b	4032b0 <ferror@plt+0x9a0>
  403898:	bl	402870 <__errno_location@plt>
  40389c:	mov	x20, x0
  4038a0:	ldr	w19, [x0]
  4038a4:	str	w19, [x20]
  4038a8:	b	4032a8 <ferror@plt+0x998>
  4038ac:	mov	x0, x19
  4038b0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4038b4:	add	x1, x1, #0x7b0
  4038b8:	bl	403ff0 <ferror@plt+0x16e0>
  4038bc:	mov	x19, x0
  4038c0:	cbz	x0, 403954 <ferror@plt+0x1044>
  4038c4:	mov	x2, x21
  4038c8:	mov	x1, x20
  4038cc:	bl	402300 <setbuffer@plt>
  4038d0:	adrp	x1, 407000 <ferror@plt+0x46f0>
  4038d4:	mov	x0, x19
  4038d8:	add	x1, x1, #0x720
  4038dc:	mov	w2, #0x2                   	// #2
  4038e0:	bl	40a660 <ferror@plt+0x7d50>
  4038e4:	cbnz	w0, 403930 <ferror@plt+0x1020>
  4038e8:	mov	x0, x19
  4038ec:	bl	4023f0 <fclose@plt>
  4038f0:	b	4037ac <ferror@plt+0xe9c>
  4038f4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4038f8:	add	x0, x0, #0x1c8
  4038fc:	bl	402880 <getenv@plt>
  403900:	cbnz	x0, 403788 <ferror@plt+0xe78>
  403904:	mov	w1, #0x6                   	// #6
  403908:	bl	40a1f8 <ferror@plt+0x78e8>
  40390c:	cbnz	w0, 403788 <ferror@plt+0xe78>
  403910:	b	4032b8 <ferror@plt+0x9a8>
  403914:	asr	w22, w22, #1
  403918:	subs	w23, w23, #0x1
  40391c:	b.ne	403790 <ferror@plt+0xe80>  // b.any
  403920:	bl	402870 <__errno_location@plt>
  403924:	mov	w1, #0xc                   	// #12
  403928:	str	w1, [x0]
  40392c:	b	4032b8 <ferror@plt+0x9a8>
  403930:	bl	402870 <__errno_location@plt>
  403934:	mov	x21, x0
  403938:	mov	x0, x20
  40393c:	ldr	w20, [x21]
  403940:	bl	402660 <free@plt>
  403944:	mov	x0, x19
  403948:	bl	4023f0 <fclose@plt>
  40394c:	str	w20, [x21]
  403950:	b	4032b8 <ferror@plt+0x9a8>
  403954:	bl	402870 <__errno_location@plt>
  403958:	mov	x21, x0
  40395c:	mov	x0, x20
  403960:	ldr	w20, [x21]
  403964:	bl	402660 <free@plt>
  403968:	str	w20, [x21]
  40396c:	b	4032b8 <ferror@plt+0x9a8>
  403970:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403974:	mov	x2, #0x1a                  	// #26
  403978:	mov	x1, #0x1                   	// #1
  40397c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  403980:	ldr	x3, [x3, #3504]
  403984:	add	x0, x0, #0x588
  403988:	bl	4026d0 <fwrite@plt>
  40398c:	mov	w0, #0xffffffff            	// #-1
  403990:	bl	402270 <exit@plt>
  403994:	ldr	x0, [x28, #2360]
  403998:	and	x1, x0, #0x400
  40399c:	tbz	w0, #2, 403b38 <ferror@plt+0x1228>
  4039a0:	ldr	w2, [x28, #2352]
  4039a4:	and	w0, w2, #0x1
  4039a8:	tbz	w2, #2, 403a4c <ferror@plt+0x113c>
  4039ac:	orr	w19, w0, #0x2
  4039b0:	cbnz	x1, 403a38 <ferror@plt+0x1128>
  4039b4:	add	x0, sp, #0x80
  4039b8:	mov	w1, w19
  4039bc:	mov	w2, #0x4                   	// #4
  4039c0:	bl	413978 <ferror@plt+0x11068>
  4039c4:	cbnz	w0, 403a30 <ferror@plt+0x1120>
  4039c8:	ldrb	w0, [x28, #2376]
  4039cc:	add	x21, x28, #0x930
  4039d0:	str	wzr, [sp, #136]
  4039d4:	str	wzr, [sp, #160]
  4039d8:	cbz	w0, 4039f8 <ferror@plt+0x10e8>
  4039dc:	add	x20, sp, #0xb8
  4039e0:	mov	w1, w19
  4039e4:	mov	x0, x20
  4039e8:	mov	w2, #0x4                   	// #4
  4039ec:	bl	413978 <ferror@plt+0x11068>
  4039f0:	cbnz	w0, 403b70 <ferror@plt+0x1260>
  4039f4:	str	x20, [x21, #32]
  4039f8:	add	x28, x28, #0x930
  4039fc:	mov	w3, #0x0                   	// #0
  403a00:	mov	x2, x28
  403a04:	add	x0, sp, #0x80
  403a08:	adrp	x1, 409000 <ferror@plt+0x66f0>
  403a0c:	add	x1, x1, #0x958
  403a10:	bl	4144b0 <ferror@plt+0x11ba0>
  403a14:	cmp	w0, #0x0
  403a18:	csetm	w27, ne  // ne = any
  403a1c:	add	x0, sp, #0x80
  403a20:	bl	413948 <ferror@plt+0x11038>
  403a24:	ldr	x0, [x28, #32]
  403a28:	cbz	x0, 403a30 <ferror@plt+0x1120>
  403a2c:	bl	413948 <ferror@plt+0x11038>
  403a30:	mov	w0, w27
  403a34:	bl	402270 <exit@plt>
  403a38:	cmp	w0, #0x0
  403a3c:	orr	w0, w0, #0x6
  403a40:	csel	w0, w0, w19, ne  // ne = any
  403a44:	orr	w19, w0, #0x8
  403a48:	b	4039b4 <ferror@plt+0x10a4>
  403a4c:	cbnz	x1, 403b2c <ferror@plt+0x121c>
  403a50:	mov	w19, w0
  403a54:	cbnz	w0, 4039b4 <ferror@plt+0x10a4>
  403a58:	b	403a30 <ferror@plt+0x1120>
  403a5c:	bl	402870 <__errno_location@plt>
  403a60:	mov	x20, x0
  403a64:	mov	x0, x19
  403a68:	ldr	w19, [x20]
  403a6c:	bl	4023f0 <fclose@plt>
  403a70:	str	w19, [x20]
  403a74:	b	4032b0 <ferror@plt+0x9a0>
  403a78:	adrp	x0, 416000 <ferror@plt+0x136f0>
  403a7c:	add	x0, x0, #0x1c8
  403a80:	bl	402880 <getenv@plt>
  403a84:	cbnz	x0, 4036fc <ferror@plt+0xdec>
  403a88:	mov	x7, #0x24                  	// #36
  403a8c:	mov	w6, #0xe240                	// #57920
  403a90:	movk	x7, #0x14, lsl #32
  403a94:	movk	w6, #0x1, lsl #16
  403a98:	movk	x7, #0x301, lsl #48
  403a9c:	mov	w4, #0x11                  	// #17
  403aa0:	mov	w3, #0x3d                  	// #61
  403aa4:	stp	xzr, xzr, [sp, #192]
  403aa8:	adrp	x2, 408000 <ferror@plt+0x56f0>
  403aac:	str	xzr, [sp, #208]
  403ab0:	add	x2, x2, #0xbf8
  403ab4:	add	x0, sp, #0xb8
  403ab8:	mov	x1, #0x24                  	// #36
  403abc:	str	x7, [sp, #184]
  403ac0:	str	w6, [sp, #192]
  403ac4:	strb	w4, [sp, #200]
  403ac8:	str	w3, [sp, #208]
  403acc:	str	wzr, [sp, #216]
  403ad0:	bl	409dc8 <ferror@plt+0x74b8>
  403ad4:	cbnz	w0, 4036fc <ferror@plt+0xdec>
  403ad8:	b	403294 <ferror@plt+0x984>
  403adc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  403ae0:	add	x0, x0, #0x1c8
  403ae4:	bl	402880 <getenv@plt>
  403ae8:	cbnz	x0, 403688 <ferror@plt+0xd78>
  403aec:	mov	w1, #0xff                  	// #255
  403af0:	bl	40a1f8 <ferror@plt+0x78e8>
  403af4:	cbnz	w0, 403688 <ferror@plt+0xd78>
  403af8:	b	4032a8 <ferror@plt+0x998>
  403afc:	bl	402870 <__errno_location@plt>
  403b00:	mov	x20, x0
  403b04:	ldr	w19, [x0]
  403b08:	str	w19, [x20]
  403b0c:	b	4032b0 <ferror@plt+0x9a0>
  403b10:	bl	402870 <__errno_location@plt>
  403b14:	mov	x20, x0
  403b18:	mov	x0, x19
  403b1c:	ldr	w19, [x20]
  403b20:	bl	4023f0 <fclose@plt>
  403b24:	str	w19, [x20]
  403b28:	b	4032a8 <ferror@plt+0x998>
  403b2c:	cbz	w0, 403a30 <ferror@plt+0x1120>
  403b30:	orr	w19, w0, #0x4
  403b34:	b	4039b4 <ferror@plt+0x10a4>
  403b38:	cbz	x1, 403a30 <ferror@plt+0x1120>
  403b3c:	ldr	w1, [x28, #2352]
  403b40:	and	w2, w1, #0x4
  403b44:	and	w0, w1, #0x1
  403b48:	tbz	w1, #0, 403b64 <ferror@plt+0x1254>
  403b4c:	cbnz	w2, 403b58 <ferror@plt+0x1248>
  403b50:	mov	w19, #0x4                   	// #4
  403b54:	b	4039b4 <ferror@plt+0x10a4>
  403b58:	mov	w0, #0x4                   	// #4
  403b5c:	orr	w19, w0, #0x8
  403b60:	b	4039b4 <ferror@plt+0x10a4>
  403b64:	cbz	w2, 403a30 <ferror@plt+0x1120>
  403b68:	orr	w19, w0, #0x8
  403b6c:	b	4039b4 <ferror@plt+0x10a4>
  403b70:	add	x0, sp, #0x80
  403b74:	bl	413948 <ferror@plt+0x11038>
  403b78:	b	403a30 <ferror@plt+0x1120>
  403b7c:	mov	x29, #0x0                   	// #0
  403b80:	mov	x30, #0x0                   	// #0
  403b84:	mov	x5, x0
  403b88:	ldr	x1, [sp]
  403b8c:	add	x2, sp, #0x8
  403b90:	mov	x6, sp
  403b94:	movz	x0, #0x0, lsl #48
  403b98:	movk	x0, #0x0, lsl #32
  403b9c:	movk	x0, #0x40, lsl #16
  403ba0:	movk	x0, #0x2920
  403ba4:	movz	x3, #0x0, lsl #48
  403ba8:	movk	x3, #0x0, lsl #32
  403bac:	movk	x3, #0x41, lsl #16
  403bb0:	movk	x3, #0x5548
  403bb4:	movz	x4, #0x0, lsl #48
  403bb8:	movk	x4, #0x0, lsl #32
  403bbc:	movk	x4, #0x41, lsl #16
  403bc0:	movk	x4, #0x55c8
  403bc4:	bl	402460 <__libc_start_main@plt>
  403bc8:	bl	402580 <abort@plt>
  403bcc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  403bd0:	ldr	x0, [x0, #4040]
  403bd4:	cbz	x0, 403bdc <ferror@plt+0x12cc>
  403bd8:	b	402570 <__gmon_start__@plt>
  403bdc:	ret
  403be0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403be4:	add	x0, x0, #0xdb0
  403be8:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403bec:	add	x1, x1, #0xdb0
  403bf0:	cmp	x1, x0
  403bf4:	b.eq	403c0c <ferror@plt+0x12fc>  // b.none
  403bf8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403bfc:	ldr	x1, [x1, #1512]
  403c00:	cbz	x1, 403c0c <ferror@plt+0x12fc>
  403c04:	mov	x16, x1
  403c08:	br	x16
  403c0c:	ret
  403c10:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403c14:	add	x0, x0, #0xdb0
  403c18:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403c1c:	add	x1, x1, #0xdb0
  403c20:	sub	x1, x1, x0
  403c24:	lsr	x2, x1, #63
  403c28:	add	x1, x2, x1, asr #3
  403c2c:	cmp	xzr, x1, asr #1
  403c30:	asr	x1, x1, #1
  403c34:	b.eq	403c4c <ferror@plt+0x133c>  // b.none
  403c38:	adrp	x2, 415000 <ferror@plt+0x126f0>
  403c3c:	ldr	x2, [x2, #1520]
  403c40:	cbz	x2, 403c4c <ferror@plt+0x133c>
  403c44:	mov	x16, x2
  403c48:	br	x16
  403c4c:	ret
  403c50:	stp	x29, x30, [sp, #-32]!
  403c54:	mov	x29, sp
  403c58:	str	x19, [sp, #16]
  403c5c:	adrp	x19, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403c60:	ldrb	w0, [x19, #3544]
  403c64:	cbnz	w0, 403c74 <ferror@plt+0x1364>
  403c68:	bl	403be0 <ferror@plt+0x12d0>
  403c6c:	mov	w0, #0x1                   	// #1
  403c70:	strb	w0, [x19, #3544]
  403c74:	ldr	x19, [sp, #16]
  403c78:	ldp	x29, x30, [sp], #32
  403c7c:	ret
  403c80:	b	403c10 <ferror@plt+0x1300>
  403c84:	nop
  403c88:	stp	x29, x30, [sp, #-80]!
  403c8c:	mov	w1, #0x0                   	// #0
  403c90:	mov	x29, sp
  403c94:	add	x0, sp, #0x18
  403c98:	bl	413b40 <ferror@plt+0x11230>
  403c9c:	tbnz	w0, #31, 403cc4 <ferror@plt+0x13b4>
  403ca0:	add	x0, sp, #0x18
  403ca4:	bl	410f60 <ferror@plt+0xe650>
  403ca8:	add	x0, sp, #0x18
  403cac:	bl	413948 <ferror@plt+0x11038>
  403cb0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403cb4:	mov	w1, #0x1                   	// #1
  403cb8:	str	w1, [x0, #3552]
  403cbc:	ldp	x29, x30, [sp], #80
  403cc0:	ret
  403cc4:	mov	w0, #0x1                   	// #1
  403cc8:	bl	402270 <exit@plt>
  403ccc:	nop
  403cd0:	stp	x29, x30, [sp, #-48]!
  403cd4:	mov	x29, sp
  403cd8:	stp	x19, x20, [sp, #16]
  403cdc:	mov	x20, x1
  403ce0:	mov	x19, x3
  403ce4:	mov	w1, #0x3a                  	// #58
  403ce8:	str	x21, [sp, #32]
  403cec:	mov	x21, x2
  403cf0:	bl	4026b0 <strchr@plt>
  403cf4:	cbz	x0, 403d44 <ferror@plt+0x1434>
  403cf8:	add	x0, x0, #0x2
  403cfc:	str	x0, [x20]
  403d00:	mov	w1, #0x3a                  	// #58
  403d04:	bl	4026b0 <strchr@plt>
  403d08:	cbz	x0, 403d44 <ferror@plt+0x1434>
  403d0c:	strb	wzr, [x0, #5]
  403d10:	add	x0, x0, #0x6
  403d14:	str	x0, [x21]
  403d18:	mov	w1, #0x3a                  	// #58
  403d1c:	bl	4026b0 <strchr@plt>
  403d20:	cbz	x0, 403d44 <ferror@plt+0x1434>
  403d24:	strb	wzr, [x0, #5]
  403d28:	add	x1, x0, #0x6
  403d2c:	mov	w0, #0x0                   	// #0
  403d30:	str	x1, [x19]
  403d34:	ldp	x19, x20, [sp, #16]
  403d38:	ldr	x21, [sp, #32]
  403d3c:	ldp	x29, x30, [sp], #48
  403d40:	ret
  403d44:	mov	w0, #0xffffffff            	// #-1
  403d48:	b	403d34 <ferror@plt+0x1424>
  403d4c:	nop
  403d50:	sub	sp, sp, #0x220
  403d54:	add	x3, sp, #0x120
  403d58:	add	x2, sp, #0x20
  403d5c:	stp	x29, x30, [sp]
  403d60:	mov	x29, sp
  403d64:	str	x19, [sp, #16]
  403d68:	mov	x19, x1
  403d6c:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403d70:	add	x1, x1, #0x5f8
  403d74:	bl	4027f0 <__isoc99_sscanf@plt>
  403d78:	cmp	w0, #0x2
  403d7c:	b.ne	403e54 <ferror@plt+0x1544>  // b.any
  403d80:	mov	x0, #0x6f73                	// #28531
  403d84:	ldr	x1, [sp, #32]
  403d88:	movk	x0, #0x6b63, lsl #16
  403d8c:	movk	x0, #0x7465, lsl #32
  403d90:	movk	x0, #0x3a73, lsl #48
  403d94:	cmp	x1, x0
  403d98:	b.eq	403e64 <ferror@plt+0x1554>  // b.none
  403d9c:	ldr	w0, [sp, #32]
  403da0:	mov	w1, #0x4455                	// #17493
  403da4:	movk	w1, #0x3a50, lsl #16
  403da8:	cmp	w0, w1
  403dac:	b.eq	403ea8 <ferror@plt+0x1598>  // b.none
  403db0:	ldr	w1, [sp, #32]
  403db4:	mov	w2, #0x4455                	// #17493
  403db8:	movk	w2, #0x3650, lsl #16
  403dbc:	cmp	w1, w2
  403dc0:	b.eq	403e84 <ferror@plt+0x1574>  // b.none
  403dc4:	mov	w2, #0x4152                	// #16722
  403dc8:	movk	w2, #0x3a57, lsl #16
  403dcc:	cmp	w0, w2
  403dd0:	b.eq	403ec8 <ferror@plt+0x15b8>  // b.none
  403dd4:	mov	w2, #0x4152                	// #16722
  403dd8:	movk	w2, #0x3657, lsl #16
  403ddc:	cmp	w1, w2
  403de0:	b.eq	403f10 <ferror@plt+0x1600>  // b.none
  403de4:	mov	w2, #0x4354                	// #17236
  403de8:	movk	w2, #0x3650, lsl #16
  403dec:	cmp	w1, w2
  403df0:	b.eq	403f34 <ferror@plt+0x1624>  // b.none
  403df4:	mov	w2, #0x5246                	// #21062
  403df8:	movk	w2, #0x4741, lsl #16
  403dfc:	cmp	w1, w2
  403e00:	b.eq	403ee8 <ferror@plt+0x15d8>  // b.none
  403e04:	ldr	w2, [sp, #32]
  403e08:	mov	w1, #0x5246                	// #21062
  403e0c:	movk	w1, #0x4741, lsl #16
  403e10:	cmp	w2, w1
  403e14:	b.eq	403f58 <ferror@plt+0x1648>  // b.none
  403e18:	mov	w1, #0x4354                	// #17236
  403e1c:	movk	w1, #0x3a50, lsl #16
  403e20:	cmp	w0, w1
  403e24:	b.ne	403e54 <ferror@plt+0x1544>  // b.any
  403e28:	ldrb	w0, [sp, #36]
  403e2c:	cbnz	w0, 403e54 <ferror@plt+0x1544>
  403e30:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403e34:	add	x0, sp, #0x120
  403e38:	add	x6, x19, #0x4
  403e3c:	add	x1, x1, #0x670
  403e40:	add	x5, x19, #0x8
  403e44:	add	x4, x19, #0x10
  403e48:	add	x3, x19, #0xc
  403e4c:	add	x2, x19, #0x14
  403e50:	bl	4027f0 <__isoc99_sscanf@plt>
  403e54:	ldp	x29, x30, [sp]
  403e58:	ldr	x19, [sp, #16]
  403e5c:	add	sp, sp, #0x220
  403e60:	ret
  403e64:	ldrb	w0, [sp, #40]
  403e68:	cbnz	w0, 403d9c <ferror@plt+0x148c>
  403e6c:	mov	x2, x19
  403e70:	add	x0, sp, #0x120
  403e74:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403e78:	add	x1, x1, #0x618
  403e7c:	bl	4027f0 <__isoc99_sscanf@plt>
  403e80:	b	403e54 <ferror@plt+0x1544>
  403e84:	ldrh	w2, [sp, #36]
  403e88:	cmp	w2, #0x3a
  403e8c:	b.ne	403dc4 <ferror@plt+0x14b4>  // b.any
  403e90:	add	x2, x19, #0x2c
  403e94:	add	x0, sp, #0x120
  403e98:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403e9c:	add	x1, x1, #0x618
  403ea0:	bl	4027f0 <__isoc99_sscanf@plt>
  403ea4:	b	403e54 <ferror@plt+0x1544>
  403ea8:	ldrb	w1, [sp, #36]
  403eac:	cbnz	w1, 403db0 <ferror@plt+0x14a0>
  403eb0:	add	x2, x19, #0x18
  403eb4:	add	x0, sp, #0x120
  403eb8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403ebc:	add	x1, x1, #0x618
  403ec0:	bl	4027f0 <__isoc99_sscanf@plt>
  403ec4:	b	403e54 <ferror@plt+0x1544>
  403ec8:	ldrb	w2, [sp, #36]
  403ecc:	cbnz	w2, 403dd4 <ferror@plt+0x14c4>
  403ed0:	add	x2, x19, #0x1c
  403ed4:	add	x0, sp, #0x120
  403ed8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403edc:	add	x1, x1, #0x618
  403ee0:	bl	4027f0 <__isoc99_sscanf@plt>
  403ee4:	b	403e54 <ferror@plt+0x1544>
  403ee8:	ldrh	w1, [sp, #36]
  403eec:	cmp	w1, #0x3a
  403ef0:	b.ne	403e04 <ferror@plt+0x14f4>  // b.any
  403ef4:	add	x0, sp, #0x120
  403ef8:	add	x3, x19, #0x24
  403efc:	add	x2, x19, #0x20
  403f00:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403f04:	add	x1, x1, #0x650
  403f08:	bl	4027f0 <__isoc99_sscanf@plt>
  403f0c:	b	403e54 <ferror@plt+0x1544>
  403f10:	ldrh	w2, [sp, #36]
  403f14:	cmp	w2, #0x3a
  403f18:	b.ne	403de4 <ferror@plt+0x14d4>  // b.any
  403f1c:	add	x2, x19, #0x30
  403f20:	add	x0, sp, #0x120
  403f24:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403f28:	add	x1, x1, #0x618
  403f2c:	bl	4027f0 <__isoc99_sscanf@plt>
  403f30:	b	403e54 <ferror@plt+0x1544>
  403f34:	ldrh	w2, [sp, #36]
  403f38:	cmp	w2, #0x3a
  403f3c:	b.ne	403df4 <ferror@plt+0x14e4>  // b.any
  403f40:	add	x2, x19, #0x28
  403f44:	add	x0, sp, #0x120
  403f48:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403f4c:	add	x1, x1, #0x618
  403f50:	bl	4027f0 <__isoc99_sscanf@plt>
  403f54:	b	403e54 <ferror@plt+0x1544>
  403f58:	ldrh	w2, [sp, #36]
  403f5c:	mov	w1, #0x3a36                	// #14902
  403f60:	cmp	w2, w1
  403f64:	b.ne	403e18 <ferror@plt+0x1508>  // b.any
  403f68:	ldrb	w1, [sp, #38]
  403f6c:	cbnz	w1, 403e18 <ferror@plt+0x1508>
  403f70:	add	x0, sp, #0x120
  403f74:	add	x3, x19, #0x38
  403f78:	add	x2, x19, #0x34
  403f7c:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403f80:	add	x1, x1, #0x650
  403f84:	bl	4027f0 <__isoc99_sscanf@plt>
  403f88:	b	403e54 <ferror@plt+0x1544>
  403f8c:	nop
  403f90:	stp	x29, x30, [sp, #-16]!
  403f94:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403f98:	mov	x2, #0xb29                 	// #2857
  403f9c:	mov	x29, sp
  403fa0:	ldr	x3, [x3, #3528]
  403fa4:	mov	x1, #0x1                   	// #1
  403fa8:	adrp	x0, 415000 <ferror@plt+0x126f0>
  403fac:	add	x0, x0, #0x690
  403fb0:	bl	4026d0 <fwrite@plt>
  403fb4:	mov	w0, #0x0                   	// #0
  403fb8:	bl	402270 <exit@plt>
  403fbc:	nop
  403fc0:	stp	x29, x30, [sp, #-16]!
  403fc4:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403fc8:	mov	x2, #0xb29                 	// #2857
  403fcc:	mov	x29, sp
  403fd0:	ldr	x3, [x3, #3504]
  403fd4:	mov	x1, #0x1                   	// #1
  403fd8:	adrp	x0, 415000 <ferror@plt+0x126f0>
  403fdc:	add	x0, x0, #0x690
  403fe0:	bl	4026d0 <fwrite@plt>
  403fe4:	mov	w0, #0xffffffff            	// #-1
  403fe8:	bl	402270 <exit@plt>
  403fec:	nop
  403ff0:	stp	x29, x30, [sp, #-160]!
  403ff4:	mov	x29, sp
  403ff8:	str	x19, [sp, #16]
  403ffc:	mov	x19, x1
  404000:	bl	402880 <getenv@plt>
  404004:	cbz	x0, 404020 <ferror@plt+0x1710>
  404008:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40400c:	add	x1, x1, #0xa60
  404010:	bl	402730 <fopen64@plt>
  404014:	ldr	x19, [sp, #16]
  404018:	ldp	x29, x30, [sp], #160
  40401c:	ret
  404020:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404024:	add	x0, x0, #0x1c8
  404028:	bl	402880 <getenv@plt>
  40402c:	cmp	x0, #0x0
  404030:	adrp	x3, 416000 <ferror@plt+0x136f0>
  404034:	add	x3, x3, #0x1c0
  404038:	mov	x4, x19
  40403c:	csel	x3, x3, x0, eq  // eq = none
  404040:	adrp	x2, 416000 <ferror@plt+0x136f0>
  404044:	add	x2, x2, #0x1d8
  404048:	add	x0, sp, #0x20
  40404c:	mov	x1, #0x7f                  	// #127
  404050:	bl	4023b0 <snprintf@plt>
  404054:	add	x0, sp, #0x20
  404058:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40405c:	add	x1, x1, #0xa60
  404060:	bl	402730 <fopen64@plt>
  404064:	ldr	x19, [sp, #16]
  404068:	ldp	x29, x30, [sp], #160
  40406c:	ret
  404070:	stp	x29, x30, [sp, #-48]!
  404074:	mov	x29, sp
  404078:	stp	x19, x20, [sp, #16]
  40407c:	adrp	x19, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404080:	add	x19, x19, #0xde0
  404084:	mov	w20, w0
  404088:	ldr	w0, [x19, #4]
  40408c:	cbz	w0, 4040b4 <ferror@plt+0x17a4>
  404090:	cmp	w20, w0
  404094:	mov	w0, #0x0                   	// #0
  404098:	b.lt	4040a8 <ferror@plt+0x1798>  // b.tstop
  40409c:	ldr	w0, [x19, #8]
  4040a0:	cmp	w0, w20
  4040a4:	cset	w0, ge  // ge = tcont
  4040a8:	ldp	x19, x20, [sp, #16]
  4040ac:	ldp	x29, x30, [sp], #48
  4040b0:	ret
  4040b4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4040b8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4040bc:	add	x1, x1, #0x1e0
  4040c0:	add	x0, x0, #0x208
  4040c4:	str	x21, [sp, #32]
  4040c8:	bl	403ff0 <ferror@plt+0x16e0>
  4040cc:	mov	x21, x0
  4040d0:	cbz	x0, 404110 <ferror@plt+0x1800>
  4040d4:	add	x3, x19, #0x8
  4040d8:	add	x2, x19, #0x4
  4040dc:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4040e0:	add	x1, x1, #0x228
  4040e4:	bl	402440 <__isoc99_fscanf@plt>
  4040e8:	cmp	w0, #0x1
  4040ec:	b.gt	4040fc <ferror@plt+0x17ec>
  4040f0:	mov	w1, #0x400                 	// #1024
  4040f4:	mov	w0, #0x1387                	// #4999
  4040f8:	stp	w1, w0, [x19, #4]
  4040fc:	mov	x0, x21
  404100:	bl	4023f0 <fclose@plt>
  404104:	ldr	w0, [x19, #4]
  404108:	ldr	x21, [sp, #32]
  40410c:	b	404090 <ferror@plt+0x1780>
  404110:	mov	w1, #0x400                 	// #1024
  404114:	mov	w2, #0x1387                	// #4999
  404118:	mov	w0, w1
  40411c:	stp	w1, w2, [x19, #4]
  404120:	ldr	x21, [sp, #32]
  404124:	b	404090 <ferror@plt+0x1780>
  404128:	sub	sp, sp, #0x8f0
  40412c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404130:	add	x0, x0, #0x1c8
  404134:	stp	x29, x30, [sp]
  404138:	mov	x29, sp
  40413c:	stp	x23, x24, [sp, #48]
  404140:	bl	402880 <getenv@plt>
  404144:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404148:	add	x4, x1, #0xde0
  40414c:	mov	x23, x0
  404150:	str	x4, [sp, #112]
  404154:	cmp	x23, #0x0
  404158:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40415c:	add	x0, x0, #0x230
  404160:	ldr	w1, [x4, #12]
  404164:	csel	x23, x0, x23, eq  // eq = none
  404168:	cbz	w1, 40417c <ferror@plt+0x186c>
  40416c:	ldp	x29, x30, [sp]
  404170:	ldp	x23, x24, [sp, #48]
  404174:	add	sp, sp, #0x8f0
  404178:	ret
  40417c:	mov	w3, #0x1                   	// #1
  404180:	add	x0, sp, #0xf0
  404184:	mov	x1, x23
  404188:	mov	x2, #0x400                 	// #1024
  40418c:	str	w3, [x4, #12]
  404190:	bl	40eca8 <ferror@plt+0xc398>
  404194:	ldrb	w0, [sp, #240]
  404198:	cbz	w0, 404498 <ferror@plt+0x1b88>
  40419c:	add	x0, sp, #0xf0
  4041a0:	bl	402260 <strlen@plt>
  4041a4:	add	x1, sp, #0xef
  4041a8:	str	x0, [sp, #104]
  4041ac:	ldrb	w0, [x1, x0]
  4041b0:	cmp	w0, #0x2f
  4041b4:	b.eq	4041d0 <ferror@plt+0x18c0>  // b.none
  4041b8:	ldr	x2, [sp, #104]
  4041bc:	add	x0, sp, #0xf0
  4041c0:	mov	w1, #0x2f                  	// #47
  4041c4:	strh	w1, [x0, x2]
  4041c8:	bl	402260 <strlen@plt>
  4041cc:	str	x0, [sp, #104]
  4041d0:	add	x0, sp, #0xf0
  4041d4:	bl	402360 <opendir@plt>
  4041d8:	mov	x24, x0
  4041dc:	cbz	x0, 40416c <ferror@plt+0x185c>
  4041e0:	stp	x19, x20, [sp, #16]
  4041e4:	stp	x21, x22, [sp, #32]
  4041e8:	stp	x25, x26, [sp, #64]
  4041ec:	stp	x27, x28, [sp, #80]
  4041f0:	mov	x0, x24
  4041f4:	bl	402680 <readdir64@plt>
  4041f8:	cbz	x0, 404414 <ferror@plt+0x1b04>
  4041fc:	adrp	x19, 416000 <ferror@plt+0x136f0>
  404200:	add	x19, x19, #0x238
  404204:	add	x0, x0, #0x13
  404208:	mov	x1, x19
  40420c:	add	x3, sp, #0x93
  404210:	add	x2, sp, #0x94
  404214:	bl	4027f0 <__isoc99_sscanf@plt>
  404218:	cmp	w0, #0x1
  40421c:	b.ne	4041f0 <ferror@plt+0x18e0>  // b.any
  404220:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404224:	add	x0, x0, #0x240
  404228:	str	x0, [sp, #136]
  40422c:	bl	402510 <strdup@plt>
  404230:	ldr	x4, [sp, #104]
  404234:	adrp	x2, 416000 <ferror@plt+0x136f0>
  404238:	ldr	w3, [sp, #148]
  40423c:	add	x2, x2, #0x250
  404240:	mov	x1, #0x400                 	// #1024
  404244:	sub	x1, x1, x4
  404248:	mov	x26, x0
  40424c:	add	x0, sp, #0xf0
  404250:	add	x0, x0, x4
  404254:	bl	4023b0 <snprintf@plt>
  404258:	add	x0, sp, #0xf0
  40425c:	bl	402260 <strlen@plt>
  404260:	mov	x21, x0
  404264:	add	x0, sp, #0xf0
  404268:	bl	402360 <opendir@plt>
  40426c:	mov	x20, x0
  404270:	cbz	x0, 40448c <ferror@plt+0x1b7c>
  404274:	adrp	x27, 419000 <ferror@plt+0x166f0>
  404278:	add	x22, sp, #0xb0
  40427c:	add	x27, x27, #0xc80
  404280:	strb	wzr, [sp, #160]
  404284:	nop
  404288:	mov	x0, x20
  40428c:	bl	402680 <readdir64@plt>
  404290:	cbz	x0, 4043f8 <ferror@plt+0x1ae8>
  404294:	add	x28, x0, #0x13
  404298:	add	x3, sp, #0x93
  40429c:	mov	x0, x28
  4042a0:	add	x2, sp, #0x9c
  4042a4:	mov	x1, x19
  4042a8:	bl	4027f0 <__isoc99_sscanf@plt>
  4042ac:	cmp	w0, #0x1
  4042b0:	b.ne	404288 <ferror@plt+0x1978>  // b.any
  4042b4:	ldr	w3, [sp, #156]
  4042b8:	add	x0, sp, #0xf0
  4042bc:	mov	x2, x27
  4042c0:	add	x0, x0, x21
  4042c4:	mov	x25, #0x400                 	// #1024
  4042c8:	sub	x1, x25, x21
  4042cc:	bl	4023b0 <snprintf@plt>
  4042d0:	mov	x1, x22
  4042d4:	add	x0, sp, #0xf0
  4042d8:	mov	x2, #0x3f                  	// #63
  4042dc:	bl	402310 <readlink@plt>
  4042e0:	cmn	x0, #0x1
  4042e4:	b.eq	404288 <ferror@plt+0x1978>  // b.none
  4042e8:	strb	wzr, [x22, x0]
  4042ec:	mov	x1, #0x6f73                	// #28531
  4042f0:	movk	x1, #0x6b63, lsl #16
  4042f4:	ldr	x0, [x22]
  4042f8:	movk	x1, #0x7465, lsl #32
  4042fc:	movk	x1, #0x5b3a, lsl #48
  404300:	cmp	x0, x1
  404304:	b.ne	404288 <ferror@plt+0x1978>  // b.any
  404308:	add	x2, sp, #0x98
  40430c:	mov	x0, x22
  404310:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404314:	add	x1, x1, #0x268
  404318:	bl	4027f0 <__isoc99_sscanf@plt>
  40431c:	ldr	w4, [sp, #148]
  404320:	mov	x5, x28
  404324:	mov	x1, x25
  404328:	mov	x3, x23
  40432c:	add	x0, sp, #0x4f0
  404330:	adrp	x2, 416000 <ferror@plt+0x136f0>
  404334:	add	x2, x2, #0x278
  404338:	bl	4023b0 <snprintf@plt>
  40433c:	ldr	x0, [sp, #136]
  404340:	bl	402510 <strdup@plt>
  404344:	mov	x28, x0
  404348:	ldrb	w1, [sp, #160]
  40434c:	cbz	w1, 40443c <ferror@plt+0x1b2c>
  404350:	ldp	w3, w2, [sp, #148]
  404354:	mov	x0, #0x30                  	// #48
  404358:	ldr	w1, [sp, #156]
  40435c:	stp	w1, w2, [sp, #124]
  404360:	str	w3, [sp, #132]
  404364:	bl	402410 <malloc@plt>
  404368:	mov	x25, x0
  40436c:	ldp	w1, w2, [sp, #124]
  404370:	ldr	w3, [sp, #132]
  404374:	cbz	x0, 4044a8 <ferror@plt+0x1b98>
  404378:	stp	w2, w3, [x25, #8]
  40437c:	add	x0, sp, #0xa0
  404380:	str	w1, [x25, #16]
  404384:	str	w2, [sp, #124]
  404388:	bl	402510 <strdup@plt>
  40438c:	mov	x1, x0
  404390:	str	x1, [x25, #24]
  404394:	mov	x0, x26
  404398:	bl	402510 <strdup@plt>
  40439c:	mov	x1, x0
  4043a0:	str	x1, [x25, #32]
  4043a4:	mov	x0, x28
  4043a8:	bl	402510 <strdup@plt>
  4043ac:	mov	x3, x0
  4043b0:	ldr	w2, [sp, #124]
  4043b4:	ldr	x0, [sp, #112]
  4043b8:	str	x3, [x25, #40]
  4043bc:	lsr	w1, w2, #16
  4043c0:	eor	w1, w1, w2, lsr #24
  4043c4:	eor	w2, w2, w2, lsr #8
  4043c8:	eor	w1, w1, w2
  4043cc:	add	x2, x0, #0x10
  4043d0:	and	x1, x1, #0xff
  4043d4:	mov	x0, x28
  4043d8:	ldr	x3, [x2, x1, lsl #3]
  4043dc:	str	x3, [x25]
  4043e0:	str	x25, [x2, x1, lsl #3]
  4043e4:	bl	402660 <free@plt>
  4043e8:	mov	x0, x20
  4043ec:	bl	402680 <readdir64@plt>
  4043f0:	cbnz	x0, 404294 <ferror@plt+0x1984>
  4043f4:	nop
  4043f8:	mov	x0, x26
  4043fc:	bl	402660 <free@plt>
  404400:	mov	x0, x20
  404404:	bl	402520 <closedir@plt>
  404408:	mov	x0, x24
  40440c:	bl	402680 <readdir64@plt>
  404410:	cbnz	x0, 4041fc <ferror@plt+0x18ec>
  404414:	mov	x0, x24
  404418:	bl	402520 <closedir@plt>
  40441c:	ldp	x29, x30, [sp]
  404420:	ldp	x19, x20, [sp, #16]
  404424:	ldp	x21, x22, [sp, #32]
  404428:	ldp	x23, x24, [sp, #48]
  40442c:	ldp	x25, x26, [sp, #64]
  404430:	ldp	x27, x28, [sp, #80]
  404434:	add	sp, sp, #0x8f0
  404438:	ret
  40443c:	ldr	w4, [sp, #148]
  404440:	mov	x3, x23
  404444:	adrp	x2, 416000 <ferror@plt+0x136f0>
  404448:	add	x2, x2, #0x288
  40444c:	mov	x1, x25
  404450:	add	x0, sp, #0x4f0
  404454:	bl	4023b0 <snprintf@plt>
  404458:	add	x0, sp, #0x4f0
  40445c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  404460:	add	x1, x1, #0xa60
  404464:	bl	402730 <fopen64@plt>
  404468:	mov	x25, x0
  40446c:	cbz	x0, 404350 <ferror@plt+0x1a40>
  404470:	add	x2, sp, #0xa0
  404474:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404478:	add	x1, x1, #0x298
  40447c:	bl	402440 <__isoc99_fscanf@plt>
  404480:	mov	x0, x25
  404484:	bl	4023f0 <fclose@plt>
  404488:	b	404350 <ferror@plt+0x1a40>
  40448c:	mov	x0, x26
  404490:	bl	402660 <free@plt>
  404494:	b	4041f0 <ferror@plt+0x18e0>
  404498:	add	x0, sp, #0xf0
  40449c:	bl	402260 <strlen@plt>
  4044a0:	str	x0, [sp, #104]
  4044a4:	b	4041b8 <ferror@plt+0x18a8>
  4044a8:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4044ac:	mov	x2, #0x1c                  	// #28
  4044b0:	mov	x1, #0x1                   	// #1
  4044b4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4044b8:	ldr	x3, [x3, #3504]
  4044bc:	add	x0, x0, #0x2a8
  4044c0:	bl	4026d0 <fwrite@plt>
  4044c4:	bl	402580 <abort@plt>
  4044c8:	stp	x29, x30, [sp, #-16]!
  4044cc:	mov	x0, #0x100000              	// #1048576
  4044d0:	mov	x29, sp
  4044d4:	bl	402410 <malloc@plt>
  4044d8:	cbz	x0, 404510 <ferror@plt+0x1c00>
  4044dc:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4044e0:	add	x2, x2, #0xde0
  4044e4:	add	x4, x0, #0x12
  4044e8:	stp	xzr, x4, [x0]
  4044ec:	add	x5, x0, #0x10
  4044f0:	ldr	w4, [x2, #2088]
  4044f4:	strh	wzr, [x0, #16]
  4044f8:	add	w4, w4, #0x1
  4044fc:	str	x5, [x2, #2064]
  404500:	str	x0, [x2, #2080]
  404504:	str	w4, [x2, #2088]
  404508:	ldp	x29, x30, [sp], #16
  40450c:	ret
  404510:	bl	402580 <abort@plt>
  404514:	nop
  404518:	stp	x29, x30, [sp, #-144]!
  40451c:	mov	x29, sp
  404520:	stp	x19, x20, [sp, #16]
  404524:	mov	x20, x0
  404528:	ldr	w19, [x0]
  40452c:	stp	x23, x24, [sp, #48]
  404530:	mov	x23, x1
  404534:	cmp	w19, #0x6
  404538:	b.eq	404980 <ferror@plt+0x2070>  // b.none
  40453c:	b.le	40456c <ferror@plt+0x1c5c>
  404540:	cmp	w19, #0x9
  404544:	b.eq	4049a0 <ferror@plt+0x2090>  // b.none
  404548:	b.le	4045fc <ferror@plt+0x1cec>
  40454c:	cmp	w19, #0xa
  404550:	b.ne	4045c4 <ferror@plt+0x1cb4>  // b.any
  404554:	mov	w19, #0x0                   	// #0
  404558:	mov	w0, w19
  40455c:	ldp	x19, x20, [sp, #16]
  404560:	ldp	x23, x24, [sp, #48]
  404564:	ldp	x29, x30, [sp], #144
  404568:	ret
  40456c:	cmp	w19, #0x3
  404570:	b.eq	40484c <ferror@plt+0x1f3c>  // b.none
  404574:	b.le	404624 <ferror@plt+0x1d14>
  404578:	cmp	w19, #0x4
  40457c:	b.eq	404920 <ferror@plt+0x2010>  // b.none
  404580:	mov	x0, #0x8                   	// #8
  404584:	ldr	x19, [x20, #16]
  404588:	bl	402410 <malloc@plt>
  40458c:	str	x0, [x23]
  404590:	cbz	x0, 404a2c <ferror@plt+0x211c>
  404594:	ldrh	w1, [x19, #264]
  404598:	mov	w2, #0x804                 	// #2052
  40459c:	movk	w2, #0xc, lsl #16
  4045a0:	str	w2, [x0]
  4045a4:	strh	wzr, [x0, #4]
  4045a8:	mov	w19, #0x8                   	// #8
  4045ac:	strh	w1, [x0, #6]
  4045b0:	mov	w0, w19
  4045b4:	ldp	x19, x20, [sp, #16]
  4045b8:	ldp	x23, x24, [sp, #48]
  4045bc:	ldp	x29, x30, [sp], #144
  4045c0:	ret
  4045c4:	cmp	w19, #0xb
  4045c8:	b.ne	404a2c <ferror@plt+0x211c>  // b.any
  4045cc:	mov	x0, #0xc                   	// #12
  4045d0:	ldr	x19, [x20, #16]
  4045d4:	bl	402410 <malloc@plt>
  4045d8:	str	x0, [x23]
  4045dc:	cbz	x0, 404a2c <ferror@plt+0x211c>
  4045e0:	mov	w2, #0xc0a                 	// #3082
  4045e4:	ldr	x1, [x19, #272]
  4045e8:	movk	w2, #0x10, lsl #16
  4045ec:	mov	w19, #0xc                   	// #12
  4045f0:	str	w2, [x0]
  4045f4:	stur	x1, [x0, #4]
  4045f8:	b	404558 <ferror@plt+0x1c48>
  4045fc:	cmp	w19, #0x7
  404600:	b.ne	4047f4 <ferror@plt+0x1ee4>  // b.any
  404604:	mov	x0, #0x8                   	// #8
  404608:	ldr	x19, [x20, #16]
  40460c:	bl	402410 <malloc@plt>
  404610:	str	x0, [x23]
  404614:	cbz	x0, 404a2c <ferror@plt+0x211c>
  404618:	ldrh	w1, [x19, #264]
  40461c:	mov	w2, #0x802                 	// #2050
  404620:	b	40459c <ferror@plt+0x1c8c>
  404624:	cmp	w19, #0x1
  404628:	b.gt	404740 <ferror@plt+0x1e30>
  40462c:	cmp	w19, #0x0
  404630:	b.lt	404a2c <ferror@plt+0x211c>  // b.tstop
  404634:	stp	x27, x28, [sp, #80]
  404638:	ldr	x27, [x0, #16]
  40463c:	stp	x25, x26, [sp, #64]
  404640:	cset	w25, eq  // eq = none
  404644:	add	w25, w25, #0x7
  404648:	cbz	x27, 404a0c <ferror@plt+0x20fc>
  40464c:	mov	x1, x27
  404650:	stp	x21, x22, [sp, #32]
  404654:	ldrh	w22, [x27, #6]
  404658:	mov	w0, #0x0                   	// #0
  40465c:	add	w21, w0, #0x1c
  404660:	ldr	x1, [x1, #280]
  404664:	cmp	w22, #0xa
  404668:	add	w0, w0, #0x10
  40466c:	csel	w21, w0, w21, ne  // ne = any
  404670:	cbz	x1, 404694 <ferror@plt+0x1d84>
  404674:	nop
  404678:	ldr	x1, [x1, #280]
  40467c:	add	w0, w21, #0x4
  404680:	add	w21, w0, #0x1c
  404684:	cmp	w22, #0xa
  404688:	add	w0, w0, #0x10
  40468c:	csel	w21, w0, w21, ne  // ne = any
  404690:	cbnz	x1, 404678 <ferror@plt+0x1d68>
  404694:	sxtw	x0, w21
  404698:	bl	402410 <malloc@plt>
  40469c:	mov	x24, x0
  4046a0:	cbz	x0, 404a38 <ferror@plt+0x2128>
  4046a4:	str	x24, [x23]
  4046a8:	and	w25, w25, #0xff
  4046ac:	add	x26, x27, #0x8
  4046b0:	mov	x20, x24
  4046b4:	mov	x28, x27
  4046b8:	cmp	w22, #0xa
  4046bc:	b.eq	40472c <ferror@plt+0x1e1c>  // b.none
  4046c0:	mov	x23, #0x10                  	// #16
  4046c4:	mov	w0, w23
  4046c8:	mov	x2, #0x4                   	// #4
  4046cc:	mov	w3, #0x14                  	// #20
  4046d0:	strb	w25, [x20]
  4046d4:	mov	x1, x26
  4046d8:	strb	w0, [x20, #1]
  4046dc:	add	x0, x20, #0xc
  4046e0:	strb	w22, [x20, #4]
  4046e4:	strh	w3, [x20, #2]
  4046e8:	ldrh	w4, [x27, #4]
  4046ec:	ldr	w3, [x27, #264]
  4046f0:	strb	w4, [x20, #5]
  4046f4:	str	w3, [x20, #8]
  4046f8:	bl	402230 <memcpy@plt>
  4046fc:	ldr	x28, [x28, #280]
  404700:	add	x2, x20, x23
  404704:	sub	x19, x2, x24
  404708:	cbz	x28, 40482c <ferror@plt+0x1f1c>
  40470c:	mov	w0, #0x401                 	// #1025
  404710:	strh	w0, [x20, x23]
  404714:	sub	w19, w21, w19
  404718:	add	x20, x2, #0x4
  40471c:	ldrh	w22, [x27, #6]
  404720:	strh	w19, [x2, #2]
  404724:	cmp	w22, #0xa
  404728:	b.ne	4046c0 <ferror@plt+0x1db0>  // b.any
  40472c:	mov	x23, #0x1c                  	// #28
  404730:	mov	x2, #0x10                  	// #16
  404734:	mov	w0, w23
  404738:	mov	w3, #0x20                  	// #32
  40473c:	b	4046d0 <ferror@plt+0x1dc0>
  404740:	cmp	w19, #0x2
  404744:	b.ne	404a2c <ferror@plt+0x211c>  // b.any
  404748:	ldr	x0, [x0, #16]
  40474c:	add	x1, sp, #0x78
  404750:	stp	x21, x22, [sp, #32]
  404754:	stp	xzr, xzr, [sp, #120]
  404758:	bl	404518 <ferror@plt+0x1c08>
  40475c:	mov	w21, w0
  404760:	ldr	x0, [x20, #8]
  404764:	add	x1, sp, #0x80
  404768:	bl	404518 <ferror@plt+0x1c08>
  40476c:	mov	w20, w0
  404770:	cmp	w21, #0x0
  404774:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404778:	b.eq	4049c4 <ferror@plt+0x20b4>  // b.none
  40477c:	add	w19, w21, w0
  404780:	add	w19, w19, #0x4
  404784:	sxtw	x0, w19
  404788:	bl	402410 <malloc@plt>
  40478c:	mov	x22, x0
  404790:	cbz	x0, 404a30 <ferror@plt+0x2120>
  404794:	stp	x25, x26, [sp, #64]
  404798:	sxtw	x24, w21
  40479c:	mov	x2, x24
  4047a0:	ldr	x25, [sp, #120]
  4047a4:	mov	x1, x25
  4047a8:	bl	402230 <memcpy@plt>
  4047ac:	ldr	x1, [sp, #128]
  4047b0:	sxtw	x2, w20
  4047b4:	add	x0, x24, #0x4
  4047b8:	add	x24, x22, x24
  4047bc:	add	x0, x22, x0
  4047c0:	add	w20, w20, #0x4
  4047c4:	bl	402230 <memcpy@plt>
  4047c8:	mov	x0, x25
  4047cc:	bl	402660 <free@plt>
  4047d0:	ldr	x0, [sp, #128]
  4047d4:	bl	402660 <free@plt>
  4047d8:	mov	w0, #0x401                 	// #1025
  4047dc:	strh	w0, [x22, w21, sxtw]
  4047e0:	strh	w20, [x24, #2]
  4047e4:	ldp	x25, x26, [sp, #64]
  4047e8:	str	x22, [x23]
  4047ec:	ldp	x21, x22, [sp, #32]
  4047f0:	b	404558 <ferror@plt+0x1c48>
  4047f4:	cmp	w19, #0x8
  4047f8:	b.ne	404a2c <ferror@plt+0x211c>  // b.any
  4047fc:	mov	x0, #0x8                   	// #8
  404800:	ldr	x20, [x20, #16]
  404804:	bl	402410 <malloc@plt>
  404808:	str	x0, [x23]
  40480c:	cbz	x0, 404a2c <ferror@plt+0x211c>
  404810:	ldrh	w1, [x20, #264]
  404814:	mov	w2, #0x803                 	// #2051
  404818:	movk	w2, #0xc, lsl #16
  40481c:	str	w2, [x0]
  404820:	strh	wzr, [x0, #4]
  404824:	strh	w1, [x0, #6]
  404828:	b	404558 <ferror@plt+0x1c48>
  40482c:	mov	w0, w19
  404830:	ldp	x19, x20, [sp, #16]
  404834:	ldp	x21, x22, [sp, #32]
  404838:	ldp	x23, x24, [sp, #48]
  40483c:	ldp	x25, x26, [sp, #64]
  404840:	ldp	x27, x28, [sp, #80]
  404844:	ldp	x29, x30, [sp], #144
  404848:	ret
  40484c:	ldr	x0, [x0, #16]
  404850:	add	x1, sp, #0x68
  404854:	stp	x21, x22, [sp, #32]
  404858:	stp	xzr, xzr, [sp, #104]
  40485c:	bl	404518 <ferror@plt+0x1c08>
  404860:	mov	w1, w0
  404864:	ldr	x0, [x20, #8]
  404868:	mov	w20, w1
  40486c:	add	x1, sp, #0x70
  404870:	bl	404518 <ferror@plt+0x1c08>
  404874:	mov	w21, w0
  404878:	cmp	w20, #0x0
  40487c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404880:	b.eq	4049f0 <ferror@plt+0x20e0>  // b.none
  404884:	add	w19, w20, w0
  404888:	sxtw	x0, w19
  40488c:	bl	402410 <malloc@plt>
  404890:	mov	x22, x0
  404894:	cbz	x0, 404a30 <ferror@plt+0x2120>
  404898:	ldr	x24, [sp, #104]
  40489c:	stp	x25, x26, [sp, #64]
  4048a0:	sxtw	x25, w20
  4048a4:	mov	x2, x25
  4048a8:	mov	x1, x24
  4048ac:	bl	402230 <memcpy@plt>
  4048b0:	ldr	x1, [sp, #112]
  4048b4:	sxtw	x2, w21
  4048b8:	add	x0, x22, x25
  4048bc:	bl	402230 <memcpy@plt>
  4048c0:	mov	x0, x24
  4048c4:	bl	402660 <free@plt>
  4048c8:	ldr	x0, [sp, #112]
  4048cc:	bl	402660 <free@plt>
  4048d0:	mov	x1, x22
  4048d4:	cmp	w20, #0x0
  4048d8:	b.le	404a34 <ferror@plt+0x2124>
  4048dc:	nop
  4048e0:	ldrh	w2, [x1, #2]
  4048e4:	add	w3, w20, #0x4
  4048e8:	cmp	w2, w3
  4048ec:	b.ne	4048f8 <ferror@plt+0x1fe8>  // b.any
  4048f0:	add	w2, w2, w21
  4048f4:	strh	w2, [x1, #2]
  4048f8:	ldrb	w2, [x1, #1]
  4048fc:	sub	w20, w20, w2
  404900:	cmp	w20, #0x0
  404904:	add	x1, x1, w2, uxtb
  404908:	b.gt	4048e0 <ferror@plt+0x1fd0>
  40490c:	b.ne	404a34 <ferror@plt+0x2124>  // b.any
  404910:	ldp	x25, x26, [sp, #64]
  404914:	str	x22, [x23]
  404918:	ldp	x21, x22, [sp, #32]
  40491c:	b	404558 <ferror@plt+0x1c48>
  404920:	ldr	x0, [x0, #16]
  404924:	add	x1, sp, #0x88
  404928:	str	xzr, [sp, #136]
  40492c:	bl	404518 <ferror@plt+0x1c08>
  404930:	mov	w20, w0
  404934:	cbz	w0, 4049e0 <ferror@plt+0x20d0>
  404938:	add	w19, w0, #0x4
  40493c:	stp	x21, x22, [sp, #32]
  404940:	sxtw	x0, w19
  404944:	bl	402410 <malloc@plt>
  404948:	mov	x21, x0
  40494c:	cbz	x0, 404a30 <ferror@plt+0x2120>
  404950:	ldr	x22, [sp, #136]
  404954:	sxtw	x2, w20
  404958:	mov	x1, x22
  40495c:	bl	402230 <memcpy@plt>
  404960:	mov	x0, x22
  404964:	bl	402660 <free@plt>
  404968:	str	x21, [x23]
  40496c:	mov	w0, #0x401                 	// #1025
  404970:	movk	w0, #0x8, lsl #16
  404974:	str	w0, [x21, w20, sxtw]
  404978:	ldp	x21, x22, [sp, #32]
  40497c:	b	404558 <ferror@plt+0x1c48>
  404980:	mov	x0, #0x8                   	// #8
  404984:	ldr	x19, [x20, #16]
  404988:	bl	402410 <malloc@plt>
  40498c:	str	x0, [x23]
  404990:	cbz	x0, 404a2c <ferror@plt+0x211c>
  404994:	ldrh	w1, [x19, #264]
  404998:	mov	w2, #0x805                 	// #2053
  40499c:	b	40459c <ferror@plt+0x1c8c>
  4049a0:	mov	x0, #0x4                   	// #4
  4049a4:	bl	402410 <malloc@plt>
  4049a8:	str	x0, [x23]
  4049ac:	cbz	x0, 404a2c <ferror@plt+0x211c>
  4049b0:	mov	w1, #0x406                 	// #1030
  4049b4:	mov	w19, #0x4                   	// #4
  4049b8:	movk	w1, #0x8, lsl #16
  4049bc:	str	w1, [x0]
  4049c0:	b	404558 <ferror@plt+0x1c48>
  4049c4:	ldr	x0, [sp, #120]
  4049c8:	mov	w19, #0x0                   	// #0
  4049cc:	bl	402660 <free@plt>
  4049d0:	ldr	x0, [sp, #128]
  4049d4:	bl	402660 <free@plt>
  4049d8:	ldp	x21, x22, [sp, #32]
  4049dc:	b	404558 <ferror@plt+0x1c48>
  4049e0:	ldr	x0, [sp, #136]
  4049e4:	mov	w19, #0x0                   	// #0
  4049e8:	bl	402660 <free@plt>
  4049ec:	b	404558 <ferror@plt+0x1c48>
  4049f0:	ldr	x0, [sp, #104]
  4049f4:	mov	w19, #0x0                   	// #0
  4049f8:	bl	402660 <free@plt>
  4049fc:	ldr	x0, [sp, #112]
  404a00:	bl	402660 <free@plt>
  404a04:	ldp	x21, x22, [sp, #32]
  404a08:	b	404558 <ferror@plt+0x1c48>
  404a0c:	mov	x0, #0x0                   	// #0
  404a10:	bl	402410 <malloc@plt>
  404a14:	cbz	x0, 404a3c <ferror@plt+0x212c>
  404a18:	mov	w19, #0x0                   	// #0
  404a1c:	ldp	x25, x26, [sp, #64]
  404a20:	ldp	x27, x28, [sp, #80]
  404a24:	str	x0, [x23]
  404a28:	b	404558 <ferror@plt+0x1c48>
  404a2c:	stp	x21, x22, [sp, #32]
  404a30:	stp	x25, x26, [sp, #64]
  404a34:	stp	x27, x28, [sp, #80]
  404a38:	bl	402580 <abort@plt>
  404a3c:	stp	x21, x22, [sp, #32]
  404a40:	bl	402580 <abort@plt>
  404a44:	nop
  404a48:	stp	x29, x30, [sp, #-464]!
  404a4c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  404a50:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404a54:	mov	x29, sp
  404a58:	add	x1, x1, #0xa60
  404a5c:	add	x0, x0, #0x2c8
  404a60:	bl	402430 <popen@plt>
  404a64:	cbz	x0, 404b98 <ferror@plt+0x2288>
  404a68:	mov	x2, x0
  404a6c:	mov	w1, #0x80                  	// #128
  404a70:	stp	x21, x22, [sp, #32]
  404a74:	mov	x22, x0
  404a78:	add	x0, sp, #0x50
  404a7c:	bl	4028e0 <fgets@plt>
  404a80:	cbz	x0, 404bc0 <ferror@plt+0x22b0>
  404a84:	stp	x19, x20, [sp, #16]
  404a88:	mov	x20, #0x7072                	// #28786
  404a8c:	movk	x20, #0x2e63, lsl #16
  404a90:	stp	x23, x24, [sp, #48]
  404a94:	add	x23, sp, #0x154
  404a98:	mov	x21, #0x0                   	// #0
  404a9c:	nop
  404aa0:	mov	x2, x22
  404aa4:	mov	w1, #0x80                  	// #128
  404aa8:	add	x0, sp, #0x50
  404aac:	bl	4028e0 <fgets@plt>
  404ab0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404ab4:	mov	x6, x0
  404ab8:	mov	x5, x23
  404abc:	add	x4, sp, #0x4c
  404ac0:	add	x3, sp, #0xd0
  404ac4:	add	x2, sp, #0x48
  404ac8:	add	x0, sp, #0x50
  404acc:	add	x1, x1, #0x2f0
  404ad0:	cbz	x6, 404b84 <ferror@plt+0x2274>
  404ad4:	stp	x20, x21, [sp, #336]
  404ad8:	stp	xzr, xzr, [sp, #352]
  404adc:	stp	xzr, xzr, [sp, #368]
  404ae0:	stp	xzr, xzr, [sp, #384]
  404ae4:	stp	xzr, xzr, [sp, #400]
  404ae8:	stp	xzr, xzr, [sp, #416]
  404aec:	stp	xzr, xzr, [sp, #432]
  404af0:	stp	xzr, xzr, [sp, #448]
  404af4:	bl	4027f0 <__isoc99_sscanf@plt>
  404af8:	cmp	w0, #0x4
  404afc:	b.ne	404aa0 <ferror@plt+0x2190>  // b.any
  404b00:	mov	x0, #0x20                  	// #32
  404b04:	bl	402410 <malloc@plt>
  404b08:	mov	x19, x0
  404b0c:	add	x0, sp, #0x150
  404b10:	cbz	x19, 404aa0 <ferror@plt+0x2190>
  404b14:	ldr	w1, [sp, #76]
  404b18:	adrp	x24, 416000 <ferror@plt+0x136f0>
  404b1c:	str	w1, [x19, #8]
  404b20:	add	x24, x24, #0x310
  404b24:	bl	402510 <strdup@plt>
  404b28:	mov	x2, x0
  404b2c:	str	x2, [x19, #16]
  404b30:	mov	w3, #0x6374                	// #25460
  404b34:	ldr	w2, [sp, #208]
  404b38:	mov	w4, #0x6475                	// #25717
  404b3c:	movk	w3, #0x70, lsl #16
  404b40:	mov	x1, x24
  404b44:	add	x0, sp, #0xd0
  404b48:	cmp	w2, w3
  404b4c:	movk	w4, #0x70, lsl #16
  404b50:	b.eq	404ba0 <ferror@plt+0x2290>  // b.none
  404b54:	cmp	w2, w4
  404b58:	b.eq	404bb0 <ferror@plt+0x22a0>  // b.none
  404b5c:	bl	4025f0 <strcmp@plt>
  404b60:	cmp	w0, #0x0
  404b64:	csel	x24, x24, xzr, eq  // eq = none
  404b68:	str	x24, [x19, #24]
  404b6c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404b70:	add	x0, x0, #0xde0
  404b74:	ldr	x1, [x0, #2096]
  404b78:	str	x1, [x19]
  404b7c:	str	x19, [x0, #2096]
  404b80:	b	404aa0 <ferror@plt+0x2190>
  404b84:	mov	x0, x22
  404b88:	bl	402820 <pclose@plt>
  404b8c:	ldp	x19, x20, [sp, #16]
  404b90:	ldp	x21, x22, [sp, #32]
  404b94:	ldp	x23, x24, [sp, #48]
  404b98:	ldp	x29, x30, [sp], #464
  404b9c:	ret
  404ba0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404ba4:	add	x0, x0, #0x300
  404ba8:	str	x0, [x19, #24]
  404bac:	b	404b6c <ferror@plt+0x225c>
  404bb0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404bb4:	add	x0, x0, #0x308
  404bb8:	str	x0, [x19, #24]
  404bbc:	b	404b6c <ferror@plt+0x225c>
  404bc0:	mov	x0, x22
  404bc4:	bl	402820 <pclose@plt>
  404bc8:	ldp	x21, x22, [sp, #32]
  404bcc:	b	404b98 <ferror@plt+0x2288>
  404bd0:	mov	x2, x0
  404bd4:	stp	x29, x30, [sp, #-208]!
  404bd8:	mov	x29, sp
  404bdc:	ldr	w3, [x2], #88
  404be0:	stp	x19, x20, [sp, #16]
  404be4:	mov	x20, x0
  404be8:	mov	x19, x1
  404bec:	sub	w3, w3, #0x58
  404bf0:	mov	w1, #0x13                  	// #19
  404bf4:	add	x0, sp, #0x30
  404bf8:	str	x21, [sp, #32]
  404bfc:	bl	415450 <ferror@plt+0x12b40>
  404c00:	ldrb	w1, [x20, #17]
  404c04:	add	x8, x19, #0x228
  404c08:	ldrh	w2, [x20, #20]
  404c0c:	ldr	w3, [x20, #56]
  404c10:	ldp	w7, w6, [x20, #72]
  404c14:	rev16	w2, w2
  404c18:	ldp	w4, w5, [x20, #80]
  404c1c:	str	w1, [x19, #552]
  404c20:	ldrh	w1, [x20, #22]
  404c24:	and	w2, w2, #0xffff
  404c28:	ldrb	w0, [x20, #16]
  404c2c:	rev16	w1, w1
  404c30:	strh	w0, [x19, #22]
  404c34:	and	w1, w1, #0xffff
  404c38:	stp	w2, w1, [x8, #-8]
  404c3c:	stp	w7, w6, [x8, #4]
  404c40:	and	w2, w0, #0xffff
  404c44:	str	w5, [x19, #564]
  404c48:	str	w4, [x19, #568]
  404c4c:	str	w3, [x19, #576]
  404c50:	ldr	x1, [sp, #168]
  404c54:	ldur	x3, [x20, #60]
  404c58:	strh	w0, [x19, #286]
  404c5c:	str	x3, [x19, #584]
  404c60:	str	wzr, [x19, #608]
  404c64:	cbz	x1, 404c70 <ferror@plt+0x2360>
  404c68:	ldr	w0, [x1, #4]
  404c6c:	str	w0, [x19, #608]
  404c70:	ldr	x1, [sp, #128]
  404c74:	mov	w0, #0x0                   	// #0
  404c78:	cbz	x1, 404c80 <ferror@plt+0x2370>
  404c7c:	ldrb	w0, [x1, #4]
  404c80:	strh	w0, [x19, #14]
  404c84:	cmp	w2, #0x2
  404c88:	b.eq	404cc8 <ferror@plt+0x23b8>  // b.none
  404c8c:	mov	w0, #0x10                  	// #16
  404c90:	mov	x21, #0x10                  	// #16
  404c94:	strh	w0, [x19, #18]
  404c98:	strh	w0, [x19, #282]
  404c9c:	mov	x2, x21
  404ca0:	add	x1, x20, #0x18
  404ca4:	add	x0, x19, #0x18
  404ca8:	bl	402230 <memcpy@plt>
  404cac:	mov	x2, x21
  404cb0:	add	x1, x20, #0x28
  404cb4:	add	x0, x19, #0x120
  404cb8:	ldp	x19, x20, [sp, #16]
  404cbc:	ldr	x21, [sp, #32]
  404cc0:	ldp	x29, x30, [sp], #208
  404cc4:	b	402230 <memcpy@plt>
  404cc8:	mov	w0, #0x4                   	// #4
  404ccc:	mov	x21, #0x4                   	// #4
  404cd0:	strh	w0, [x19, #18]
  404cd4:	strh	w0, [x19, #282]
  404cd8:	b	404c9c <ferror@plt+0x238c>
  404cdc:	nop
  404ce0:	mov	w4, #0x4dd3                	// #19923
  404ce4:	mov	w3, #0x8889                	// #34953
  404ce8:	movk	w4, #0x1062, lsl #16
  404cec:	movk	w3, #0x8888, lsl #16
  404cf0:	stp	x29, x30, [sp, #-48]!
  404cf4:	umull	x1, w0, w4
  404cf8:	mov	x29, sp
  404cfc:	stp	x21, x22, [sp, #32]
  404d00:	adrp	x21, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404d04:	lsr	x1, x1, #38
  404d08:	add	x21, x21, #0xde0
  404d0c:	stp	x19, x20, [sp, #16]
  404d10:	add	x22, x21, #0x838
  404d14:	umull	x3, w1, w3
  404d18:	mov	w19, w0
  404d1c:	strb	wzr, [x21, #2104]
  404d20:	lsr	x3, x3, #37
  404d24:	lsl	w20, w3, #4
  404d28:	sub	w20, w20, w3
  404d2c:	sub	w20, w1, w20, lsl #2
  404d30:	cbnz	w3, 404dbc <ferror@plt+0x24ac>
  404d34:	mov	w0, #0x3e8                 	// #1000
  404d38:	msub	w19, w1, w0, w19
  404d3c:	cbnz	w20, 404d78 <ferror@plt+0x2468>
  404d40:	cbz	w19, 404d64 <ferror@plt+0x2454>
  404d44:	add	x20, x21, #0x838
  404d48:	mov	x0, x20
  404d4c:	bl	402260 <strlen@plt>
  404d50:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404d54:	mov	w2, w19
  404d58:	add	x0, x20, x0
  404d5c:	add	x1, x1, #0x338
  404d60:	bl	402330 <sprintf@plt>
  404d64:	add	x0, x21, #0x838
  404d68:	ldp	x19, x20, [sp, #16]
  404d6c:	ldp	x21, x22, [sp, #32]
  404d70:	ldp	x29, x30, [sp], #48
  404d74:	ret
  404d78:	cmp	w20, #0x9
  404d7c:	b.le	404e00 <ferror@plt+0x24f0>
  404d80:	add	x19, x21, #0x838
  404d84:	mov	x0, x19
  404d88:	bl	402260 <strlen@plt>
  404d8c:	mov	w2, w20
  404d90:	add	x0, x19, x0
  404d94:	adrp	x3, 416000 <ferror@plt+0x136f0>
  404d98:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404d9c:	add	x3, x3, #0x320
  404da0:	add	x1, x1, #0x328
  404da4:	bl	402330 <sprintf@plt>
  404da8:	add	x0, x21, #0x838
  404dac:	ldp	x19, x20, [sp, #16]
  404db0:	ldp	x21, x22, [sp, #32]
  404db4:	ldp	x29, x30, [sp], #48
  404db8:	ret
  404dbc:	mov	x0, x22
  404dc0:	adrp	x2, 416000 <ferror@plt+0x136f0>
  404dc4:	mov	x1, #0x30                  	// #48
  404dc8:	add	x2, x2, #0x318
  404dcc:	bl	4023b0 <snprintf@plt>
  404dd0:	cmp	w20, #0x0
  404dd4:	mov	w0, #0x27bf                	// #10175
  404dd8:	movk	w0, #0x9, lsl #16
  404ddc:	ccmp	w19, w0, #0x2, ne  // ne = any
  404de0:	b.hi	404d64 <ferror@plt+0x2454>  // b.pmore
  404de4:	cmp	w20, #0x9
  404de8:	b.gt	404d80 <ferror@plt+0x2470>
  404dec:	mov	x0, x22
  404df0:	bl	402260 <strlen@plt>
  404df4:	mov	w2, w20
  404df8:	add	x0, x22, x0
  404dfc:	b	404d94 <ferror@plt+0x2484>
  404e00:	mov	w2, w20
  404e04:	mov	x0, x22
  404e08:	cbz	w19, 404d94 <ferror@plt+0x2484>
  404e0c:	adrp	x3, 416000 <ferror@plt+0x136f0>
  404e10:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404e14:	add	x3, x3, #0x330
  404e18:	add	x1, x1, #0x328
  404e1c:	bl	402330 <sprintf@plt>
  404e20:	b	404d44 <ferror@plt+0x2434>
  404e24:	nop
  404e28:	stp	x29, x30, [sp, #-352]!
  404e2c:	adrp	x8, 430000 <memcpy@GLIBC_2.17>
  404e30:	mov	x29, sp
  404e34:	ldr	x8, [x8, #904]
  404e38:	str	q0, [sp, #160]
  404e3c:	str	q1, [sp, #176]
  404e40:	str	q2, [sp, #192]
  404e44:	str	q3, [sp, #208]
  404e48:	str	q4, [sp, #224]
  404e4c:	str	q5, [sp, #240]
  404e50:	str	q6, [sp, #256]
  404e54:	str	q7, [sp, #272]
  404e58:	stp	x1, x2, [sp, #296]
  404e5c:	stp	x3, x4, [sp, #312]
  404e60:	stp	x5, x6, [sp, #328]
  404e64:	str	x7, [sp, #344]
  404e68:	stp	x19, x20, [sp, #16]
  404e6c:	mov	x19, x0
  404e70:	ldr	w0, [x8, #24]
  404e74:	cbnz	w0, 404f68 <ferror@plt+0x2658>
  404e78:	stp	x25, x26, [sp, #64]
  404e7c:	adrp	x25, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404e80:	add	x25, x25, #0xde0
  404e84:	stp	x21, x22, [sp, #32]
  404e88:	ldr	x0, [x25, #2072]
  404e8c:	stp	x23, x24, [sp, #48]
  404e90:	str	x27, [sp, #80]
  404e94:	cbz	x0, 404fc0 <ferror@plt+0x26b0>
  404e98:	add	x22, sp, #0x120
  404e9c:	mov	w21, #0xffffffc8            	// #-56
  404ea0:	mov	w20, #0xffffff80            	// #-128
  404ea4:	mov	w26, #0xffff0               	// #1048560
  404ea8:	mov	x23, #0xfffffffffffffffe    	// #-2
  404eac:	add	x0, sp, #0x160
  404eb0:	add	x1, sp, #0x160
  404eb4:	stp	x0, x1, [sp, #128]
  404eb8:	add	x3, sp, #0x60
  404ebc:	mov	x2, x19
  404ec0:	ldr	x0, [x25, #2064]
  404ec4:	str	x22, [sp, #144]
  404ec8:	stp	w21, w20, [sp, #152]
  404ecc:	ldr	x8, [x25, #2080]
  404ed0:	ldp	x6, x7, [sp, #128]
  404ed4:	add	x9, x8, #0x10
  404ed8:	ldp	x4, x5, [sp, #144]
  404edc:	ldrh	w1, [x0], #2
  404ee0:	stp	x6, x7, [sp, #96]
  404ee4:	add	x0, x0, x1
  404ee8:	stp	x4, x5, [sp, #112]
  404eec:	ldr	x1, [x8, #8]
  404ef0:	sub	x1, x1, x9
  404ef4:	sub	w1, w26, w1
  404ef8:	sxtw	x1, w1
  404efc:	bl	402800 <vsnprintf@plt>
  404f00:	ldr	x24, [x25, #2080]
  404f04:	ldr	x27, [x25, #2064]
  404f08:	add	x3, x24, #0x10
  404f0c:	ldr	x5, [x24, #8]
  404f10:	sub	x2, x5, x3
  404f14:	sub	w2, w26, w2
  404f18:	cmp	w0, w2
  404f1c:	ccmn	w0, #0x1, #0x4, lt  // lt = tstop
  404f20:	b.ne	404f74 <ferror@plt+0x2664>  // b.any
  404f24:	cmp	x27, x3
  404f28:	b.ne	404f7c <ferror@plt+0x266c>  // b.any
  404f2c:	ldrh	w4, [x3]
  404f30:	cmp	w0, w2
  404f34:	csel	w0, w0, w2, le
  404f38:	mov	w1, #0xffff                	// #65535
  404f3c:	sub	w1, w1, w4
  404f40:	cmp	w1, w0
  404f44:	csel	w0, w1, w0, le
  404f48:	add	w4, w4, w0
  404f4c:	add	x0, x5, w0, sxtw
  404f50:	ldp	x21, x22, [sp, #32]
  404f54:	ldp	x25, x26, [sp, #64]
  404f58:	ldr	x27, [sp, #80]
  404f5c:	str	x0, [x24, #8]
  404f60:	ldp	x23, x24, [sp, #48]
  404f64:	strh	w4, [x3]
  404f68:	ldp	x19, x20, [sp, #16]
  404f6c:	ldp	x29, x30, [sp], #352
  404f70:	ret
  404f74:	mov	x3, x27
  404f78:	b	404f2c <ferror@plt+0x261c>
  404f7c:	bl	4044c8 <ferror@plt+0x1bb8>
  404f80:	ldrh	w2, [x27]
  404f84:	mov	x1, x27
  404f88:	str	x0, [x24]
  404f8c:	add	x0, x0, #0x10
  404f90:	add	x2, x2, #0x2
  404f94:	bl	402230 <memcpy@plt>
  404f98:	ldr	x2, [x24]
  404f9c:	ldrh	w3, [x27]
  404fa0:	ldr	x1, [x2, #8]
  404fa4:	sub	x4, x23, x3
  404fa8:	add	x1, x1, x3
  404fac:	str	x1, [x2, #8]
  404fb0:	ldr	x0, [x24, #8]
  404fb4:	add	x0, x0, x4
  404fb8:	str	x0, [x24, #8]
  404fbc:	b	404eac <ferror@plt+0x259c>
  404fc0:	bl	4044c8 <ferror@plt+0x1bb8>
  404fc4:	str	x0, [x25, #2072]
  404fc8:	b	404e98 <ferror@plt+0x2588>
  404fcc:	nop
  404fd0:	stp	x29, x30, [sp, #-32]!
  404fd4:	mov	x29, sp
  404fd8:	ldr	w1, [x0, #568]
  404fdc:	str	x19, [sp, #16]
  404fe0:	mov	x19, x0
  404fe4:	cbnz	w1, 40501c <ferror@plt+0x270c>
  404fe8:	ldr	w1, [x19, #564]
  404fec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404ff0:	add	x0, x0, #0x348
  404ff4:	bl	404e28 <ferror@plt+0x2518>
  404ff8:	ldr	x1, [x19, #584]
  404ffc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405000:	add	x0, x0, #0x350
  405004:	bl	404e28 <ferror@plt+0x2518>
  405008:	ldr	w1, [x19, #608]
  40500c:	cbnz	w1, 40502c <ferror@plt+0x271c>
  405010:	ldr	x19, [sp, #16]
  405014:	ldp	x29, x30, [sp], #32
  405018:	ret
  40501c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405020:	add	x0, x0, #0x340
  405024:	bl	404e28 <ferror@plt+0x2518>
  405028:	b	404fe8 <ferror@plt+0x26d8>
  40502c:	ldr	x19, [sp, #16]
  405030:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405034:	ldp	x29, x30, [sp], #32
  405038:	add	x0, x0, #0x360
  40503c:	b	404e28 <ferror@plt+0x2518>
  405040:	stp	x29, x30, [sp, #-48]!
  405044:	mov	x29, sp
  405048:	str	x21, [sp, #32]
  40504c:	sxtw	x21, w1
  405050:	stp	x19, x20, [sp, #16]
  405054:	mov	x20, x0
  405058:	ldr	x19, [x0, x21, lsl #3]
  40505c:	cbz	x19, 4050a8 <ferror@plt+0x2798>
  405060:	ldp	w1, w2, [x19, #4]
  405064:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405068:	ldp	w3, w4, [x19, #12]
  40506c:	add	x0, x0, #0x388
  405070:	ldp	w5, w6, [x19, #20]
  405074:	ldr	w7, [x19, #28]
  405078:	bl	404e28 <ferror@plt+0x2518>
  40507c:	ldr	x0, [x20, x21, lsl #3]
  405080:	ldrh	w0, [x0]
  405084:	sub	x0, x0, #0x4
  405088:	cmp	x0, #0x1f
  40508c:	b.hi	4050f0 <ferror@plt+0x27e0>  // b.pmore
  405090:	ldp	x19, x20, [sp, #16]
  405094:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405098:	ldr	x21, [sp, #32]
  40509c:	add	x0, x0, #0xb38
  4050a0:	ldp	x29, x30, [sp], #48
  4050a4:	b	404e28 <ferror@plt+0x2518>
  4050a8:	cmp	w1, #0x7
  4050ac:	b.ne	4050e0 <ferror@plt+0x27d0>  // b.any
  4050b0:	ldr	x0, [x0, #8]
  4050b4:	cbz	x0, 4050e0 <ferror@plt+0x27d0>
  4050b8:	add	x4, x0, #0x4
  4050bc:	ldr	w1, [x0, #4]
  4050c0:	ldp	x19, x20, [sp, #16]
  4050c4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4050c8:	ldr	x21, [sp, #32]
  4050cc:	add	x0, x0, #0x370
  4050d0:	ldp	x29, x30, [sp], #48
  4050d4:	ldp	w2, w3, [x4, #4]
  4050d8:	ldr	w4, [x4, #12]
  4050dc:	b	404e28 <ferror@plt+0x2518>
  4050e0:	ldp	x19, x20, [sp, #16]
  4050e4:	ldr	x21, [sp, #32]
  4050e8:	ldp	x29, x30, [sp], #48
  4050ec:	ret
  4050f0:	ldr	w1, [x19, #32]
  4050f4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4050f8:	add	x0, x0, #0x3b0
  4050fc:	bl	404e28 <ferror@plt+0x2518>
  405100:	ldr	x0, [x20, x21, lsl #3]
  405104:	ldrh	w0, [x0]
  405108:	sub	x0, x0, #0x4
  40510c:	cmp	x0, #0x23
  405110:	b.ls	405090 <ferror@plt+0x2780>  // b.plast
  405114:	ldr	w1, [x19, #36]
  405118:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40511c:	add	x0, x0, #0x3b8
  405120:	bl	404e28 <ferror@plt+0x2518>
  405124:	ldp	x19, x20, [sp, #16]
  405128:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40512c:	ldr	x21, [sp, #32]
  405130:	add	x0, x0, #0xb38
  405134:	ldp	x29, x30, [sp], #48
  405138:	b	404e28 <ferror@plt+0x2518>
  40513c:	nop
  405140:	mov	x2, x1
  405144:	mov	x1, x0
  405148:	cbz	x2, 405198 <ferror@plt+0x2888>
  40514c:	ldrh	w2, [x2, #4]
  405150:	cmp	w2, #0x3
  405154:	b.eq	4051a8 <ferror@plt+0x2898>  // b.none
  405158:	b.hi	405178 <ferror@plt+0x2868>  // b.pmore
  40515c:	cmp	w2, #0x1
  405160:	b.eq	40518c <ferror@plt+0x287c>  // b.none
  405164:	cmp	w2, #0x2
  405168:	b.ne	40519c <ferror@plt+0x288c>  // b.any
  40516c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405170:	add	x0, x0, #0x3d0
  405174:	b	404e28 <ferror@plt+0x2518>
  405178:	cmp	w2, #0x4
  40517c:	b.ne	40519c <ferror@plt+0x288c>  // b.any
  405180:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405184:	add	x0, x0, #0x3e0
  405188:	b	404e28 <ferror@plt+0x2518>
  40518c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405190:	add	x0, x0, #0x3c0
  405194:	b	404e28 <ferror@plt+0x2518>
  405198:	ret
  40519c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4051a0:	add	x0, x0, #0x3f0
  4051a4:	b	404e28 <ferror@plt+0x2518>
  4051a8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4051ac:	add	x0, x0, #0x3d8
  4051b0:	b	404e28 <ferror@plt+0x2518>
  4051b4:	nop
  4051b8:	stp	x29, x30, [sp, #-32]!
  4051bc:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4051c0:	mov	x29, sp
  4051c4:	str	x19, [sp, #16]
  4051c8:	mov	x19, x0
  4051cc:	add	x0, x1, #0x408
  4051d0:	ldr	w1, [x19]
  4051d4:	bl	404e28 <ferror@plt+0x2518>
  4051d8:	ldr	w1, [x19, #4]
  4051dc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4051e0:	add	x0, x0, #0x418
  4051e4:	bl	404e28 <ferror@plt+0x2518>
  4051e8:	ldr	w1, [x19, #8]
  4051ec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4051f0:	add	x0, x0, #0x428
  4051f4:	bl	404e28 <ferror@plt+0x2518>
  4051f8:	ldr	w1, [x19, #12]
  4051fc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405200:	add	x0, x0, #0x438
  405204:	bl	404e28 <ferror@plt+0x2518>
  405208:	ldr	w1, [x19, #16]
  40520c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405210:	add	x0, x0, #0x448
  405214:	bl	404e28 <ferror@plt+0x2518>
  405218:	ldr	w1, [x19, #24]
  40521c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405220:	ldr	x19, [sp, #16]
  405224:	add	x0, x0, #0x450
  405228:	ldp	x29, x30, [sp], #32
  40522c:	b	404e28 <ferror@plt+0x2518>
  405230:	stp	x29, x30, [sp, #-32]!
  405234:	mov	x2, x0
  405238:	mov	w3, #0x10                  	// #16
  40523c:	mov	x29, sp
  405240:	str	x19, [sp, #16]
  405244:	mov	x19, x0
  405248:	mov	w1, #0x4                   	// #4
  40524c:	ldrb	w0, [x2], #4
  405250:	cmp	w0, #0xa
  405254:	csel	w1, w3, w1, eq  // eq = none
  405258:	bl	40e070 <ferror@plt+0xb760>
  40525c:	mov	x1, x0
  405260:	ldrb	w2, [x19, #1]
  405264:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405268:	add	x0, x0, #0x460
  40526c:	bl	404e28 <ferror@plt+0x2518>
  405270:	ldrh	w1, [x19, #2]
  405274:	add	x0, x19, #0x14
  405278:	ldr	x19, [sp, #16]
  40527c:	adrp	x2, 416000 <ferror@plt+0x136f0>
  405280:	ldp	x29, x30, [sp], #32
  405284:	add	x2, x2, #0x468
  405288:	b	40e3c0 <ferror@plt+0xbab0>
  40528c:	nop
  405290:	cmp	w0, #0x1
  405294:	b.eq	4052cc <ferror@plt+0x29bc>  // b.none
  405298:	cmp	w0, #0x2
  40529c:	b.eq	4052bc <ferror@plt+0x29ac>  // b.none
  4052a0:	cmp	w0, #0x5
  4052a4:	mov	w0, #0x0                   	// #0
  4052a8:	b.ne	4052b8 <ferror@plt+0x29a8>  // b.any
  4052ac:	ldr	w0, [x1]
  4052b0:	eor	x0, x0, #0x40
  4052b4:	ubfx	w0, w0, #6, #1
  4052b8:	ret
  4052bc:	ldr	w0, [x1]
  4052c0:	eor	x0, x0, #0x10
  4052c4:	ubfx	w0, w0, #4, #1
  4052c8:	ret
  4052cc:	ldr	w0, [x1]
  4052d0:	eor	x0, x0, #0x20
  4052d4:	ubfx	w0, w0, #5, #1
  4052d8:	ret
  4052dc:	nop
  4052e0:	stp	x29, x30, [sp, #-96]!
  4052e4:	mov	x29, sp
  4052e8:	stp	x19, x20, [sp, #16]
  4052ec:	mov	x20, x0
  4052f0:	ldr	w0, [x1]
  4052f4:	stp	x21, x22, [sp, #32]
  4052f8:	mov	x22, x2
  4052fc:	cmp	w0, #0x2
  405300:	stp	x23, x24, [sp, #48]
  405304:	mov	x24, x1
  405308:	stp	x25, x26, [sp, #64]
  40530c:	b.eq	4053d0 <ferror@plt+0x2ac0>  // b.none
  405310:	cmp	w0, #0xa
  405314:	b.ne	4053b0 <ferror@plt+0x2aa0>  // b.any
  405318:	mov	w25, #0x10                  	// #16
  40531c:	ldr	x21, [x22]
  405320:	cbz	x21, 4053b0 <ferror@plt+0x2aa0>
  405324:	lsl	w26, w25, #3
  405328:	str	x27, [sp, #80]
  40532c:	and	w27, w25, #0xffff
  405330:	sxtw	x25, w25
  405334:	mov	w23, #0x0                   	// #0
  405338:	ldrsh	w1, [x20, #4]
  40533c:	mov	x19, x20
  405340:	mov	x0, #0x120                 	// #288
  405344:	cbz	w1, 405364 <ferror@plt+0x2a54>
  405348:	bl	402410 <malloc@plt>
  40534c:	mov	x19, x0
  405350:	cbz	x0, 405390 <ferror@plt+0x2a80>
  405354:	mov	x1, x20
  405358:	mov	x2, #0x120                 	// #288
  40535c:	bl	402230 <memcpy@plt>
  405360:	str	x19, [x20, #280]
  405364:	mov	x1, x21
  405368:	mov	x2, x25
  40536c:	add	x0, x19, #0x8
  405370:	bl	402230 <memcpy@plt>
  405374:	ldr	x21, [x22, #8]!
  405378:	strh	w27, [x19, #2]
  40537c:	ldr	w0, [x24]
  405380:	add	w23, w23, #0x1
  405384:	strh	w26, [x19, #4]
  405388:	strh	w0, [x19, #6]
  40538c:	cbnz	x21, 405338 <ferror@plt+0x2a28>
  405390:	mov	w0, w23
  405394:	ldp	x19, x20, [sp, #16]
  405398:	ldp	x21, x22, [sp, #32]
  40539c:	ldp	x23, x24, [sp, #48]
  4053a0:	ldp	x25, x26, [sp, #64]
  4053a4:	ldr	x27, [sp, #80]
  4053a8:	ldp	x29, x30, [sp], #96
  4053ac:	ret
  4053b0:	mov	w23, #0x0                   	// #0
  4053b4:	mov	w0, w23
  4053b8:	ldp	x19, x20, [sp, #16]
  4053bc:	ldp	x21, x22, [sp, #32]
  4053c0:	ldp	x23, x24, [sp, #48]
  4053c4:	ldp	x25, x26, [sp, #64]
  4053c8:	ldp	x29, x30, [sp], #96
  4053cc:	ret
  4053d0:	mov	w25, #0x4                   	// #4
  4053d4:	b	40531c <ferror@plt+0x2a0c>
  4053d8:	stp	x29, x30, [sp, #-64]!
  4053dc:	cmp	w2, #0x2
  4053e0:	mov	x29, sp
  4053e4:	stp	x19, x20, [sp, #16]
  4053e8:	mov	x19, x3
  4053ec:	and	w3, w2, #0xffff
  4053f0:	stp	x21, x22, [sp, #32]
  4053f4:	mov	x20, x1
  4053f8:	add	x2, x19, #0x18
  4053fc:	str	x23, [sp, #48]
  405400:	add	x6, x19, #0x220
  405404:	strh	w3, [x19, #22]
  405408:	add	x22, x19, #0x120
  40540c:	strh	w3, [x19, #286]
  405410:	add	x23, x19, #0x224
  405414:	b.eq	405478 <ferror@plt+0x2b68>  // b.none
  405418:	adrp	x21, 416000 <ferror@plt+0x136f0>
  40541c:	add	x21, x21, #0x478
  405420:	mov	x1, x21
  405424:	add	x5, x19, #0x24
  405428:	add	x4, x19, #0x20
  40542c:	add	x3, x19, #0x1c
  405430:	bl	4027f0 <__isoc99_sscanf@plt>
  405434:	mov	x6, x23
  405438:	mov	x1, x21
  40543c:	mov	x2, x22
  405440:	add	x5, x19, #0x12c
  405444:	add	x4, x19, #0x128
  405448:	add	x3, x19, #0x124
  40544c:	mov	x0, x20
  405450:	bl	4027f0 <__isoc99_sscanf@plt>
  405454:	mov	w0, #0x10                  	// #16
  405458:	strh	w0, [x19, #18]
  40545c:	strh	w0, [x19, #282]
  405460:	mov	w0, #0x0                   	// #0
  405464:	ldp	x19, x20, [sp, #16]
  405468:	ldp	x21, x22, [sp, #32]
  40546c:	ldr	x23, [sp, #48]
  405470:	ldp	x29, x30, [sp], #64
  405474:	ret
  405478:	adrp	x21, 416000 <ferror@plt+0x136f0>
  40547c:	add	x21, x21, #0x470
  405480:	mov	x3, x6
  405484:	mov	x1, x21
  405488:	bl	4027f0 <__isoc99_sscanf@plt>
  40548c:	mov	x3, x23
  405490:	mov	x2, x22
  405494:	mov	x1, x21
  405498:	mov	x0, x20
  40549c:	bl	4027f0 <__isoc99_sscanf@plt>
  4054a0:	mov	w0, #0x4                   	// #4
  4054a4:	strh	w0, [x19, #18]
  4054a8:	strh	w0, [x19, #282]
  4054ac:	mov	w0, #0x0                   	// #0
  4054b0:	ldp	x19, x20, [sp, #16]
  4054b4:	ldp	x21, x22, [sp, #32]
  4054b8:	ldr	x23, [sp, #48]
  4054bc:	ldp	x29, x30, [sp], #64
  4054c0:	ret
  4054c4:	nop
  4054c8:	stp	x29, x30, [sp, #-112]!
  4054cc:	mov	x29, sp
  4054d0:	stp	x21, x22, [sp, #32]
  4054d4:	adrp	x21, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4054d8:	add	x21, x21, #0xde0
  4054dc:	ldr	x22, [x21, #2072]
  4054e0:	cbz	x22, 4055d8 <ferror@plt+0x2cc8>
  4054e4:	ldr	x2, [x21, #2064]
  4054e8:	stp	x19, x20, [sp, #16]
  4054ec:	mov	w0, #0x1                   	// #1
  4054f0:	ldr	x3, [x21, #2080]
  4054f4:	stp	x23, x24, [sp, #48]
  4054f8:	ldrh	w2, [x2]
  4054fc:	stp	x25, x26, [sp, #64]
  405500:	add	x19, x22, #0x10
  405504:	and	x2, x2, #0x1
  405508:	ldr	x1, [x3, #8]
  40550c:	stp	x27, x28, [sp, #80]
  405510:	mov	w26, #0x50                  	// #80
  405514:	add	x1, x1, x2
  405518:	str	x1, [x3, #8]
  40551c:	bl	402760 <isatty@plt>
  405520:	cbnz	w0, 4058ac <ferror@plt+0x2f9c>
  405524:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  405528:	add	x24, x0, #0x388
  40552c:	add	x20, x24, #0x8
  405530:	mov	w27, #0x1                   	// #1
  405534:	mov	x25, x20
  405538:	b	405570 <ferror@plt+0x2c60>
  40553c:	cbz	w23, 405580 <ferror@plt+0x2c70>
  405540:	ldr	x0, [x20, #16]
  405544:	bl	402260 <strlen@plt>
  405548:	add	w0, w23, w0
  40554c:	cmp	w26, w0
  405550:	csel	w0, w26, w0, le
  405554:	str	w0, [x20, #28]
  405558:	cmp	w0, #0x0
  40555c:	csel	w27, w27, wzr, eq  // eq = none
  405560:	add	x20, x20, #0x28
  405564:	sub	x0, x20, x25
  405568:	cmp	x0, #0x168
  40556c:	b.gt	4055e4 <ferror@plt+0x2cd4>
  405570:	ldr	w0, [x20, #24]
  405574:	cbnz	w0, 405560 <ferror@plt+0x2c50>
  405578:	ldr	w23, [x20, #32]
  40557c:	cbz	w27, 40553c <ferror@plt+0x2c2c>
  405580:	mov	w0, w23
  405584:	b	40554c <ferror@plt+0x2c3c>
  405588:	cbz	w20, 405594 <ferror@plt+0x2c84>
  40558c:	mov	w0, #0xa                   	// #10
  405590:	bl	402890 <putchar@plt>
  405594:	ldr	x19, [x21, #2072]
  405598:	str	x19, [x21, #2080]
  40559c:	cbz	x19, 4055b4 <ferror@plt+0x2ca4>
  4055a0:	mov	x0, x19
  4055a4:	ldr	x19, [x19]
  4055a8:	str	x19, [x21, #2080]
  4055ac:	bl	402660 <free@plt>
  4055b0:	cbnz	x19, 4055a0 <ferror@plt+0x2c90>
  4055b4:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  4055b8:	add	x24, x24, #0x8
  4055bc:	ldp	x19, x20, [sp, #16]
  4055c0:	str	x24, [x0, #904]
  4055c4:	ldp	x23, x24, [sp, #48]
  4055c8:	str	xzr, [x21, #2072]
  4055cc:	ldp	x25, x26, [sp, #64]
  4055d0:	str	wzr, [x21, #2088]
  4055d4:	ldp	x27, x28, [sp, #80]
  4055d8:	ldp	x21, x22, [sp, #32]
  4055dc:	ldp	x29, x30, [sp], #112
  4055e0:	ret
  4055e4:	mov	x3, x25
  4055e8:	mov	x4, x25
  4055ec:	add	x6, x3, #0x28
  4055f0:	sub	x9, x24, #0x20
  4055f4:	sub	x8, x6, x4
  4055f8:	mov	w11, #0x0                   	// #0
  4055fc:	ldr	w0, [x3, #28]
  405600:	mov	w10, #0x0                   	// #0
  405604:	cbnz	w0, 405624 <ferror@plt+0x2d14>
  405608:	cmp	x8, #0x168
  40560c:	b.gt	405678 <ferror@plt+0x2d68>
  405610:	mov	x3, x6
  405614:	ldr	w0, [x3, #28]
  405618:	add	x6, x3, #0x28
  40561c:	sub	x8, x6, x4
  405620:	cbz	w0, 405608 <ferror@plt+0x2cf8>
  405624:	add	w5, w0, w11
  405628:	cmp	x8, #0x168
  40562c:	add	w7, w10, #0x1
  405630:	b.gt	40566c <ferror@plt+0x2d5c>
  405634:	mov	x0, x6
  405638:	b	405640 <ferror@plt+0x2d30>
  40563c:	b.gt	4057f8 <ferror@plt+0x2ee8>
  405640:	ldr	w1, [x0, #28]
  405644:	add	x0, x0, #0x28
  405648:	sub	x2, x0, x4
  40564c:	cmp	x2, #0x168
  405650:	cbz	w1, 40563c <ferror@plt+0x2d2c>
  405654:	cmp	w5, w26
  405658:	b.ge	4057f8 <ferror@plt+0x2ee8>  // b.tcont
  40565c:	mov	w10, w7
  405660:	mov	w11, w5
  405664:	mov	x3, x6
  405668:	b	405614 <ferror@plt+0x2d04>
  40566c:	cmp	w5, w26
  405670:	b.ne	405800 <ferror@plt+0x2ef0>  // b.any
  405674:	nop
  405678:	ldr	w0, [x24, #36]
  40567c:	add	x4, x24, #0x8
  405680:	str	x22, [x21, #2080]
  405684:	mov	x28, x4
  405688:	cbnz	w0, 40569c <ferror@plt+0x2d8c>
  40568c:	nop
  405690:	ldr	w0, [x28, #68]
  405694:	add	x28, x28, #0x28
  405698:	cbz	w0, 405690 <ferror@plt+0x2d80>
  40569c:	ldr	w1, [x28]
  4056a0:	cmp	w0, #0x0
  4056a4:	adrp	x25, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4056a8:	adrp	x27, 416000 <ferror@plt+0x136f0>
  4056ac:	adrp	x26, 416000 <ferror@plt+0x136f0>
  4056b0:	ldrh	w2, [x19]
  4056b4:	add	x25, x25, #0xdc8
  4056b8:	add	x27, x27, #0x490
  4056bc:	add	x26, x26, #0xba8
  4056c0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4056c4:	mov	w20, #0x1                   	// #1
  4056c8:	mov	w23, #0x0                   	// #0
  4056cc:	b.ne	4057ac <ferror@plt+0x2e9c>  // b.any
  4056d0:	ldr	x3, [x25]
  4056d4:	add	x22, x19, #0x2
  4056d8:	and	x2, x2, #0xffff
  4056dc:	mov	x1, #0x1                   	// #1
  4056e0:	mov	x0, x22
  4056e4:	bl	4026d0 <fwrite@plt>
  4056e8:	ldr	w1, [x28, #28]
  4056ec:	ldr	w2, [x28]
  4056f0:	cmp	w1, #0x0
  4056f4:	ccmp	w2, #0x2, #0x4, ne  // ne = any
  4056f8:	b.eq	40571c <ferror@plt+0x2e0c>  // b.none
  4056fc:	add	w0, w23, w0
  405700:	cmp	w2, #0x1
  405704:	sub	w1, w1, w0
  405708:	add	w0, w1, w1, lsr #31
  40570c:	asr	w0, w0, #1
  405710:	csel	w1, w1, w0, ne  // ne = any
  405714:	cmp	w1, #0x0
  405718:	b.gt	4057e8 <ferror@plt+0x2ed8>
  40571c:	add	x23, x24, #0x8
  405720:	b	40572c <ferror@plt+0x2e1c>
  405724:	ldr	w0, [x28, #24]
  405728:	cbz	w0, 405754 <ferror@plt+0x2e44>
  40572c:	sub	x0, x28, x23
  405730:	add	x28, x28, #0x28
  405734:	cmp	x0, #0x168
  405738:	b.ne	405724 <ferror@plt+0x2e14>  // b.any
  40573c:	mov	x28, x23
  405740:	mov	w0, #0xa                   	// #10
  405744:	bl	402890 <putchar@plt>
  405748:	mov	w20, #0x0                   	// #0
  40574c:	ldr	w0, [x28, #24]
  405750:	cbnz	w0, 40572c <ferror@plt+0x2e1c>
  405754:	ldr	x1, [x21, #2080]
  405758:	ldrh	w19, [x19]
  40575c:	add	w19, w19, #0x1
  405760:	ldr	x2, [x1, #8]
  405764:	and	x19, x19, #0x1fffe
  405768:	add	x19, x22, x19
  40576c:	cmp	x19, x2
  405770:	b.eq	40586c <ferror@plt+0x2f5c>  // b.none
  405774:	add	w22, w20, #0x1
  405778:	cbz	w20, 40578c <ferror@plt+0x2e7c>
  40577c:	ldr	x1, [x28, #16]
  405780:	mov	x0, x26
  405784:	bl	402850 <printf@plt>
  405788:	mov	w20, w0
  40578c:	ldr	w0, [x28, #28]
  405790:	mov	w23, w20
  405794:	ldr	w1, [x28]
  405798:	mov	w20, w22
  40579c:	cmp	w0, #0x0
  4057a0:	ldrh	w2, [x19]
  4057a4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4057a8:	b.eq	4056d0 <ferror@plt+0x2dc0>  // b.none
  4057ac:	sub	w0, w0, w2
  4057b0:	cmp	w1, #0x1
  4057b4:	sub	w1, w0, w23
  4057b8:	add	w0, w1, #0x1
  4057bc:	add	w0, w0, w0, lsr #31
  4057c0:	asr	w0, w0, #1
  4057c4:	csel	w1, w1, w0, ne  // ne = any
  4057c8:	cmp	w1, #0x0
  4057cc:	b.le	4056d0 <ferror@plt+0x2dc0>
  4057d0:	mov	w2, #0x20                  	// #32
  4057d4:	mov	x0, x27
  4057d8:	bl	402850 <printf@plt>
  4057dc:	add	w23, w23, w0
  4057e0:	ldrh	w2, [x19]
  4057e4:	b	4056d0 <ferror@plt+0x2dc0>
  4057e8:	mov	x0, x27
  4057ec:	mov	w2, #0x20                  	// #32
  4057f0:	bl	402850 <printf@plt>
  4057f4:	b	40571c <ferror@plt+0x2e0c>
  4057f8:	cmp	w5, w26
  4057fc:	b.eq	405880 <ferror@plt+0x2f70>  // b.none
  405800:	cmp	w5, w26
  405804:	b.gt	405894 <ferror@plt+0x2f84>
  405808:	sub	w0, w26, w5
  40580c:	cmp	x3, x9
  405810:	sdiv	w10, w0, w7
  405814:	msub	w5, w10, w7, w0
  405818:	b.ls	40585c <ferror@plt+0x2f4c>  // b.plast
  40581c:	mov	x0, x3
  405820:	b	405834 <ferror@plt+0x2f24>
  405824:	str	w2, [x0, #28]
  405828:	sub	x0, x0, #0x28
  40582c:	cmp	x0, x9
  405830:	b.ls	40585c <ferror@plt+0x2f4c>  // b.plast
  405834:	ldr	w1, [x0, #28]
  405838:	add	w2, w10, w1
  40583c:	cbz	w1, 405828 <ferror@plt+0x2f18>
  405840:	add	w1, w2, #0x1
  405844:	cbz	w5, 405824 <ferror@plt+0x2f14>
  405848:	str	w1, [x0, #28]
  40584c:	sub	x0, x0, #0x28
  405850:	sub	w5, w5, #0x1
  405854:	cmp	x0, x9
  405858:	b.hi	405834 <ferror@plt+0x2f24>  // b.pmore
  40585c:	mov	x9, x3
  405860:	mov	w10, #0x0                   	// #0
  405864:	mov	w11, #0x0                   	// #0
  405868:	b	405608 <ferror@plt+0x2cf8>
  40586c:	ldr	x19, [x1]
  405870:	str	x19, [x21, #2080]
  405874:	cbz	x19, 405588 <ferror@plt+0x2c78>
  405878:	add	x19, x19, #0x10
  40587c:	b	405774 <ferror@plt+0x2e64>
  405880:	mov	x9, x3
  405884:	mov	w10, #0x0                   	// #0
  405888:	mov	x3, x6
  40588c:	mov	w11, #0x0                   	// #0
  405890:	b	405614 <ferror@plt+0x2d04>
  405894:	sub	x8, x3, x4
  405898:	mov	x6, x3
  40589c:	mov	w7, w10
  4058a0:	mov	w5, w11
  4058a4:	sub	x3, x3, #0x28
  4058a8:	b	405808 <ferror@plt+0x2ef8>
  4058ac:	add	x2, sp, #0x68
  4058b0:	mov	x1, #0x5413                	// #21523
  4058b4:	mov	w0, #0x1                   	// #1
  4058b8:	bl	402900 <ioctl@plt>
  4058bc:	cmn	w0, #0x1
  4058c0:	b.eq	405524 <ferror@plt+0x2c14>  // b.none
  4058c4:	ldrh	w0, [sp, #106]
  4058c8:	cmp	w0, #0x0
  4058cc:	csel	w26, w0, w26, ne  // ne = any
  4058d0:	b	405524 <ferror@plt+0x2c14>
  4058d4:	nop
  4058d8:	stp	x29, x30, [sp, #-64]!
  4058dc:	mov	x29, sp
  4058e0:	stp	x21, x22, [sp, #32]
  4058e4:	adrp	x22, 430000 <memcpy@GLIBC_2.17>
  4058e8:	stp	x19, x20, [sp, #16]
  4058ec:	ldr	x19, [x22, #904]
  4058f0:	str	x23, [sp, #48]
  4058f4:	add	x23, x22, #0x388
  4058f8:	add	x20, x23, #0x8
  4058fc:	sub	x20, x19, x20
  405900:	cmp	x20, #0x168
  405904:	b.ne	4059ac <ferror@plt+0x309c>  // b.any
  405908:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40590c:	add	x2, x2, #0xde0
  405910:	ldr	w0, [x2, #2088]
  405914:	cmp	w0, #0x4
  405918:	b.gt	4059dc <ferror@plt+0x30cc>
  40591c:	ldr	w0, [x19, #24]
  405920:	cbnz	w0, 4059c0 <ferror@plt+0x30b0>
  405924:	ldr	x3, [x2, #2064]
  405928:	ldr	w1, [x19, #32]
  40592c:	ldr	x21, [x2, #2080]
  405930:	ldrh	w0, [x3]
  405934:	cmp	w0, w1
  405938:	and	w6, w0, #0x1
  40593c:	b.le	405944 <ferror@plt+0x3034>
  405940:	str	w0, [x19, #32]
  405944:	ldr	x5, [x21, #8]
  405948:	add	x1, x21, #0x10
  40594c:	mov	w4, #0xffff0               	// #1048560
  405950:	sub	x1, x5, x1
  405954:	add	w1, w6, w1
  405958:	sub	w1, w4, w1
  40595c:	cmp	w1, #0x1
  405960:	b.ls	4059f0 <ferror@plt+0x30e0>  // b.plast
  405964:	add	w0, w0, #0x1
  405968:	add	x3, x3, #0x2
  40596c:	and	w1, w0, #0xfffffffe
  405970:	and	x0, x0, #0x1fffe
  405974:	add	x0, x3, x0
  405978:	str	x0, [x2, #2064]
  40597c:	add	x0, x0, #0x2
  405980:	strh	wzr, [x3, w1, sxtw]
  405984:	str	x0, [x21, #8]
  405988:	cmp	x20, #0x168
  40598c:	b.eq	4059c0 <ferror@plt+0x30b0>  // b.none
  405990:	add	x19, x19, #0x28
  405994:	str	x19, [x22, #904]
  405998:	ldp	x19, x20, [sp, #16]
  40599c:	ldp	x21, x22, [sp, #32]
  4059a0:	ldr	x23, [sp, #48]
  4059a4:	ldp	x29, x30, [sp], #64
  4059a8:	ret
  4059ac:	ldr	w0, [x19, #24]
  4059b0:	cbnz	w0, 405990 <ferror@plt+0x3080>
  4059b4:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4059b8:	add	x2, x2, #0xde0
  4059bc:	b	405924 <ferror@plt+0x3014>
  4059c0:	add	x23, x23, #0x8
  4059c4:	str	x23, [x22, #904]
  4059c8:	ldp	x19, x20, [sp, #16]
  4059cc:	ldp	x21, x22, [sp, #32]
  4059d0:	ldr	x23, [sp, #48]
  4059d4:	ldp	x29, x30, [sp], #64
  4059d8:	ret
  4059dc:	ldp	x19, x20, [sp, #16]
  4059e0:	ldp	x21, x22, [sp, #32]
  4059e4:	ldr	x23, [sp, #48]
  4059e8:	ldp	x29, x30, [sp], #64
  4059ec:	b	4054c8 <ferror@plt+0x2bb8>
  4059f0:	and	x6, x6, #0xffff
  4059f4:	add	x5, x5, x6
  4059f8:	str	x5, [x21, #8]
  4059fc:	bl	4044c8 <ferror@plt+0x1bb8>
  405a00:	str	x0, [x21]
  405a04:	b	405988 <ferror@plt+0x3078>
  405a08:	stp	x29, x30, [sp, #-80]!
  405a0c:	mov	x29, sp
  405a10:	stp	x19, x20, [sp, #16]
  405a14:	mov	x20, x0
  405a18:	ldrh	w0, [x0, #22]
  405a1c:	stp	x21, x22, [sp, #32]
  405a20:	adrp	x21, 430000 <memcpy@GLIBC_2.17>
  405a24:	cmp	w0, #0x11
  405a28:	stp	x23, x24, [sp, #48]
  405a2c:	str	x25, [sp, #64]
  405a30:	ldr	x25, [x21, #904]
  405a34:	b.eq	405ce0 <ferror@plt+0x33d0>  // b.none
  405a38:	b.hi	405bc4 <ferror@plt+0x32b4>  // b.pmore
  405a3c:	cmp	w0, #0xa
  405a40:	b.eq	405bf0 <ferror@plt+0x32e0>  // b.none
  405a44:	b.ls	405b94 <ferror@plt+0x3284>  // b.plast
  405a48:	cmp	w0, #0x10
  405a4c:	b.ne	405cb8 <ferror@plt+0x33a8>  // b.any
  405a50:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405a54:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405a58:	add	x23, x23, #0x4f8
  405a5c:	add	x22, x22, #0xd10
  405a60:	add	x19, x21, #0x388
  405a64:	add	x24, x19, #0x8
  405a68:	cmp	x25, x24
  405a6c:	b.eq	405a80 <ferror@plt+0x3170>  // b.none
  405a70:	bl	4058d8 <ferror@plt+0x2fc8>
  405a74:	ldr	x0, [x19]
  405a78:	cmp	x0, x24
  405a7c:	b.ne	405a70 <ferror@plt+0x3160>  // b.any
  405a80:	adrp	x24, 416000 <ferror@plt+0x136f0>
  405a84:	add	x24, x24, #0xba8
  405a88:	mov	x1, x23
  405a8c:	mov	x0, x24
  405a90:	bl	404e28 <ferror@plt+0x2518>
  405a94:	ldr	x1, [x21, #904]
  405a98:	add	x0, x19, #0x8
  405a9c:	mov	x23, x0
  405aa0:	sub	x0, x1, x0
  405aa4:	cmp	x0, #0x28
  405aa8:	b.eq	405ac4 <ferror@plt+0x31b4>  // b.none
  405aac:	nop
  405ab0:	bl	4058d8 <ferror@plt+0x2fc8>
  405ab4:	ldr	x1, [x19]
  405ab8:	sub	x1, x1, x23
  405abc:	cmp	x1, #0x28
  405ac0:	b.ne	405ab0 <ferror@plt+0x31a0>  // b.any
  405ac4:	ldrsw	x1, [x20, #552]
  405ac8:	add	x22, x22, #0x68
  405acc:	mov	x0, x24
  405ad0:	ldr	x1, [x22, x1, lsl #3]
  405ad4:	bl	404e28 <ferror@plt+0x2518>
  405ad8:	ldr	x0, [x21, #904]
  405adc:	add	x1, x19, #0x8
  405ae0:	mov	x22, x1
  405ae4:	sub	x0, x0, x1
  405ae8:	cmp	x0, #0x50
  405aec:	b.eq	405b04 <ferror@plt+0x31f4>  // b.none
  405af0:	bl	4058d8 <ferror@plt+0x2fc8>
  405af4:	ldr	x1, [x19]
  405af8:	sub	x1, x1, x22
  405afc:	cmp	x1, #0x50
  405b00:	b.ne	405af0 <ferror@plt+0x31e0>  // b.any
  405b04:	ldr	w1, [x20, #556]
  405b08:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405b0c:	add	x23, x23, #0x510
  405b10:	mov	x0, x23
  405b14:	bl	404e28 <ferror@plt+0x2518>
  405b18:	ldr	x1, [x21, #904]
  405b1c:	add	x0, x19, #0x8
  405b20:	mov	x22, x0
  405b24:	sub	x0, x1, x0
  405b28:	cmp	x0, #0x78
  405b2c:	b.eq	405b44 <ferror@plt+0x3234>  // b.none
  405b30:	bl	4058d8 <ferror@plt+0x2fc8>
  405b34:	ldr	x1, [x19]
  405b38:	sub	x1, x1, x22
  405b3c:	cmp	x1, #0x78
  405b40:	b.ne	405b30 <ferror@plt+0x3220>  // b.any
  405b44:	ldr	w1, [x20, #560]
  405b48:	mov	x0, x23
  405b4c:	bl	404e28 <ferror@plt+0x2518>
  405b50:	ldr	x1, [x21, #904]
  405b54:	add	x0, x19, #0x8
  405b58:	mov	x20, x0
  405b5c:	sub	x0, x1, x0
  405b60:	cmp	x0, #0xa0
  405b64:	b.eq	405b7c <ferror@plt+0x326c>  // b.none
  405b68:	bl	4058d8 <ferror@plt+0x2fc8>
  405b6c:	ldr	x0, [x19]
  405b70:	sub	x0, x0, x20
  405b74:	cmp	x0, #0xa0
  405b78:	b.ne	405b68 <ferror@plt+0x3258>  // b.any
  405b7c:	ldp	x19, x20, [sp, #16]
  405b80:	ldp	x21, x22, [sp, #32]
  405b84:	ldp	x23, x24, [sp, #48]
  405b88:	ldr	x25, [sp, #64]
  405b8c:	ldp	x29, x30, [sp], #80
  405b90:	ret
  405b94:	cmp	w0, #0x1
  405b98:	b.ne	405be8 <ferror@plt+0x32d8>  // b.any
  405b9c:	ldr	w0, [x20, #8]
  405ba0:	cmp	w0, #0x1
  405ba4:	b.eq	405d8c <ferror@plt+0x347c>  // b.none
  405ba8:	cmp	w0, #0x5
  405bac:	b.ne	405d64 <ferror@plt+0x3454>  // b.any
  405bb0:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405bb4:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405bb8:	add	x23, x23, #0x4d8
  405bbc:	add	x22, x22, #0xd10
  405bc0:	b	405a60 <ferror@plt+0x3150>
  405bc4:	cmp	w0, #0x28
  405bc8:	b.eq	405d3c <ferror@plt+0x342c>  // b.none
  405bcc:	cmp	w0, #0x2c
  405bd0:	b.ne	405c24 <ferror@plt+0x3314>  // b.any
  405bd4:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405bd8:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405bdc:	add	x23, x23, #0x4b8
  405be0:	add	x22, x22, #0xd10
  405be4:	b	405a60 <ferror@plt+0x3150>
  405be8:	cmp	w0, #0x2
  405bec:	b.ne	405cb8 <ferror@plt+0x33a8>  // b.any
  405bf0:	ldr	w0, [x20, #8]
  405bf4:	cmp	w0, #0x21
  405bf8:	b.eq	405da0 <ferror@plt+0x3490>  // b.none
  405bfc:	b.hi	405d18 <ferror@plt+0x3408>  // b.pmore
  405c00:	cmp	w0, #0x6
  405c04:	b.eq	405ddc <ferror@plt+0x34cc>  // b.none
  405c08:	cmp	w0, #0x11
  405c0c:	b.ne	405d00 <ferror@plt+0x33f0>  // b.any
  405c10:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405c14:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405c18:	add	x23, x23, #0x308
  405c1c:	add	x22, x22, #0xd10
  405c20:	b	405a60 <ferror@plt+0x3150>
  405c24:	cmp	w0, #0x1e
  405c28:	b.ne	405cb8 <ferror@plt+0x33a8>  // b.any
  405c2c:	ldr	w0, [x20, #8]
  405c30:	sub	w0, w0, #0x1
  405c34:	cmp	w0, #0x4
  405c38:	b.hi	405ccc <ferror@plt+0x33bc>  // b.pmore
  405c3c:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405c40:	add	x22, x22, #0xd10
  405c44:	adrp	x1, 416000 <ferror@plt+0x136f0>
  405c48:	add	x1, x1, #0x310
  405c4c:	ldr	x23, [x22, w0, uxtw #3]
  405c50:	mov	x0, x23
  405c54:	bl	4025f0 <strcmp@plt>
  405c58:	cbnz	w0, 405a60 <ferror@plt+0x3150>
  405c5c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x230>
  405c60:	ldr	w0, [x0, #1624]
  405c64:	cbz	w0, 405a60 <ferror@plt+0x3150>
  405c68:	ldr	w1, [x20, #564]
  405c6c:	cmp	w1, w0
  405c70:	b.ne	405a60 <ferror@plt+0x3150>  // b.any
  405c74:	add	x19, x21, #0x388
  405c78:	add	x23, x19, #0x8
  405c7c:	sub	x25, x25, x23
  405c80:	cmp	x25, #0x28
  405c84:	b.eq	405c9c <ferror@plt+0x338c>  // b.none
  405c88:	bl	4058d8 <ferror@plt+0x2fc8>
  405c8c:	ldr	x1, [x19]
  405c90:	sub	x1, x1, x23
  405c94:	cmp	x1, #0x28
  405c98:	b.ne	405c88 <ferror@plt+0x3378>  // b.any
  405c9c:	ldrsw	x1, [x20, #552]
  405ca0:	add	x22, x22, #0x28
  405ca4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405ca8:	add	x0, x0, #0x508
  405cac:	ldr	x1, [x22, x1, lsl #3]
  405cb0:	bl	404e28 <ferror@plt+0x2518>
  405cb4:	b	405ad8 <ferror@plt+0x31c8>
  405cb8:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405cbc:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405cc0:	add	x23, x23, #0x4c8
  405cc4:	add	x22, x22, #0xd10
  405cc8:	b	405a60 <ferror@plt+0x3150>
  405ccc:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405cd0:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405cd4:	add	x23, x23, #0x4c0
  405cd8:	add	x22, x22, #0xd10
  405cdc:	b	405a60 <ferror@plt+0x3150>
  405ce0:	ldr	w0, [x20, #8]
  405ce4:	cmp	w0, #0x3
  405ce8:	b.eq	405db4 <ferror@plt+0x34a4>  // b.none
  405cec:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405cf0:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405cf4:	add	x23, x23, #0x4a0
  405cf8:	add	x22, x22, #0xd10
  405cfc:	b	405a60 <ferror@plt+0x3150>
  405d00:	cbnz	w0, 405ccc <ferror@plt+0x33bc>
  405d04:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405d08:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405d0c:	add	x23, x23, #0x500
  405d10:	add	x22, x22, #0xd10
  405d14:	b	405a60 <ferror@plt+0x3150>
  405d18:	cmp	w0, #0x3a
  405d1c:	b.eq	405d78 <ferror@plt+0x3468>  // b.none
  405d20:	cmp	w0, #0x84
  405d24:	b.ne	405ccc <ferror@plt+0x33bc>  // b.any
  405d28:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405d2c:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405d30:	add	x23, x23, #0x310
  405d34:	add	x22, x22, #0xd10
  405d38:	b	405c5c <ferror@plt+0x334c>
  405d3c:	ldr	w0, [x20, #8]
  405d40:	cmp	w0, #0x1
  405d44:	b.eq	405dc8 <ferror@plt+0x34b8>  // b.none
  405d48:	cmp	w0, #0x2
  405d4c:	b.ne	405ccc <ferror@plt+0x33bc>  // b.any
  405d50:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405d54:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405d58:	add	x23, x23, #0x498
  405d5c:	add	x22, x22, #0xd10
  405d60:	b	405a60 <ferror@plt+0x3150>
  405d64:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405d68:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405d6c:	add	x23, x23, #0x4a8
  405d70:	add	x22, x22, #0xd10
  405d74:	b	405a60 <ferror@plt+0x3150>
  405d78:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405d7c:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405d80:	add	x23, x23, #0x4f0
  405d84:	add	x22, x22, #0xd10
  405d88:	b	405a60 <ferror@plt+0x3150>
  405d8c:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405d90:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405d94:	add	x23, x23, #0x4e8
  405d98:	add	x22, x22, #0xd10
  405d9c:	b	405a60 <ferror@plt+0x3150>
  405da0:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405da4:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405da8:	add	x23, x23, #0x4d0
  405dac:	add	x22, x22, #0xd10
  405db0:	b	405a60 <ferror@plt+0x3150>
  405db4:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405db8:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405dbc:	add	x23, x23, #0x4e0
  405dc0:	add	x22, x22, #0xd10
  405dc4:	b	405a60 <ferror@plt+0x3150>
  405dc8:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405dcc:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405dd0:	add	x23, x23, #0x4b0
  405dd4:	add	x22, x22, #0xd10
  405dd8:	b	405a60 <ferror@plt+0x3150>
  405ddc:	adrp	x23, 416000 <ferror@plt+0x136f0>
  405de0:	adrp	x22, 417000 <ferror@plt+0x146f0>
  405de4:	add	x23, x23, #0x300
  405de8:	add	x22, x22, #0xd10
  405dec:	b	405a60 <ferror@plt+0x3150>
  405df0:	stp	x29, x30, [sp, #-32]!
  405df4:	mov	x29, sp
  405df8:	str	x19, [sp, #16]
  405dfc:	mov	x19, x2
  405e00:	cbz	x3, 405e3c <ferror@plt+0x352c>
  405e04:	mov	x2, x3
  405e08:	mov	x3, x1
  405e0c:	mov	x1, x0
  405e10:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e14:	add	x0, x0, #0x518
  405e18:	bl	404e28 <ferror@plt+0x2518>
  405e1c:	bl	4058d8 <ferror@plt+0x2fc8>
  405e20:	mov	x1, x19
  405e24:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e28:	add	x0, x0, #0xba8
  405e2c:	bl	404e28 <ferror@plt+0x2518>
  405e30:	ldr	x19, [sp, #16]
  405e34:	ldp	x29, x30, [sp], #32
  405e38:	b	4058d8 <ferror@plt+0x2fc8>
  405e3c:	mov	x2, x1
  405e40:	mov	x1, x0
  405e44:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e48:	add	x0, x0, #0x528
  405e4c:	bl	404e28 <ferror@plt+0x2518>
  405e50:	bl	4058d8 <ferror@plt+0x2fc8>
  405e54:	mov	x1, x19
  405e58:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e5c:	add	x0, x0, #0xba8
  405e60:	bl	404e28 <ferror@plt+0x2518>
  405e64:	ldr	x19, [sp, #16]
  405e68:	ldp	x29, x30, [sp], #32
  405e6c:	b	4058d8 <ferror@plt+0x2fc8>
  405e70:	sub	sp, sp, #0x460
  405e74:	mov	x4, x0
  405e78:	stp	x29, x30, [sp]
  405e7c:	mov	x29, sp
  405e80:	stp	x19, x20, [sp, #16]
  405e84:	mov	w20, w2
  405e88:	add	x2, x0, #0x8
  405e8c:	ldrh	w0, [x0, #6]
  405e90:	mov	w19, w1
  405e94:	stp	x21, x22, [sp, #32]
  405e98:	cmp	w0, #0x2
  405e9c:	stp	x25, x26, [sp, #64]
  405ea0:	b.eq	4060b0 <ferror@plt+0x37a0>  // b.none
  405ea4:	and	w3, w3, #0xff
  405ea8:	cbnz	w3, 405ec4 <ferror@plt+0x35b4>
  405eac:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  405eb0:	add	x1, x1, #0xd78
  405eb4:	ldr	x4, [x4, #8]
  405eb8:	ldr	x3, [x1]
  405ebc:	cmp	x4, x3
  405ec0:	b.eq	4060c8 <ferror@plt+0x37b8>  // b.none
  405ec4:	mov	w1, #0x10                  	// #16
  405ec8:	bl	40e070 <ferror@plt+0xb760>
  405ecc:	mov	w1, #0x3a                  	// #58
  405ed0:	mov	x21, x0
  405ed4:	bl	4026b0 <strchr@plt>
  405ed8:	cbz	x0, 405ef8 <ferror@plt+0x35e8>
  405edc:	mov	x3, x21
  405ee0:	add	x21, sp, #0x60
  405ee4:	adrp	x2, 416000 <ferror@plt+0x136f0>
  405ee8:	mov	x0, x21
  405eec:	add	x2, x2, #0x530
  405ef0:	mov	x1, #0x400                 	// #1024
  405ef4:	bl	4023b0 <snprintf@plt>
  405ef8:	mov	x25, #0x0                   	// #0
  405efc:	cbnz	w20, 405f94 <ferror@plt+0x3684>
  405f00:	cbz	w19, 405fa4 <ferror@plt+0x3694>
  405f04:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  405f08:	adrp	x20, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  405f0c:	add	x20, x20, #0xde0
  405f10:	ldr	w0, [x0, #1672]
  405f14:	cbnz	w0, 405fd0 <ferror@plt+0x36c0>
  405f18:	adrp	x20, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  405f1c:	add	x20, x20, #0xde0
  405f20:	stp	x23, x24, [sp, #48]
  405f24:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405f28:	add	x0, x0, #0x500
  405f2c:	ldr	x23, [x20, #2304]
  405f30:	cmp	x23, x0
  405f34:	b.eq	406130 <ferror@plt+0x3820>  // b.none
  405f38:	lsr	x22, x23, #2
  405f3c:	adrp	x24, 434000 <stdin@@GLIBC_2.17+0x230>
  405f40:	eor	w22, w19, w22
  405f44:	add	x24, x24, #0x748
  405f48:	and	x22, x22, #0x3ff
  405f4c:	str	x27, [sp, #80]
  405f50:	ldr	x27, [x24, x22, lsl #3]
  405f54:	cbz	x27, 406018 <ferror@plt+0x3708>
  405f58:	mov	x1, x27
  405f5c:	b	405f68 <ferror@plt+0x3658>
  405f60:	ldr	x1, [x1]
  405f64:	cbz	x1, 406018 <ferror@plt+0x3708>
  405f68:	ldr	w0, [x1, #8]
  405f6c:	cmp	w19, w0
  405f70:	b.ne	405f60 <ferror@plt+0x3650>  // b.any
  405f74:	ldr	x0, [x1, #24]
  405f78:	cmp	x23, x0
  405f7c:	b.ne	405f60 <ferror@plt+0x3650>  // b.any
  405f80:	ldr	x2, [x1, #16]
  405f84:	cbz	x2, 406124 <ferror@plt+0x3814>
  405f88:	ldp	x23, x24, [sp, #48]
  405f8c:	ldr	x27, [sp, #80]
  405f90:	b	405fec <ferror@plt+0x36dc>
  405f94:	mov	w0, w20
  405f98:	bl	410cd0 <ferror@plt+0xe3c0>
  405f9c:	mov	x25, x0
  405fa0:	cbnz	w19, 405f04 <ferror@plt+0x35f4>
  405fa4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  405fa8:	add	x0, x0, #0xde0
  405fac:	mov	w1, #0x2a                  	// #42
  405fb0:	add	x2, x0, #0x880
  405fb4:	strh	w1, [x0, #2176]
  405fb8:	b	405fec <ferror@plt+0x36dc>
  405fbc:	str	x26, [x24, x22, lsl #3]
  405fc0:	stp	xzr, x23, [x26, #16]
  405fc4:	ldp	x23, x24, [sp, #48]
  405fc8:	str	x27, [x26]
  405fcc:	ldr	x27, [sp, #80]
  405fd0:	add	x20, x20, #0x880
  405fd4:	mov	w2, w19
  405fd8:	mov	x0, x20
  405fdc:	adrp	x1, 416000 <ferror@plt+0x136f0>
  405fe0:	add	x1, x1, #0x950
  405fe4:	bl	402330 <sprintf@plt>
  405fe8:	mov	x2, x20
  405fec:	mov	x3, x25
  405ff0:	mov	x0, x21
  405ff4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  405ff8:	add	x1, x1, #0xd38
  405ffc:	bl	405df0 <ferror@plt+0x34e0>
  406000:	ldp	x29, x30, [sp]
  406004:	ldp	x19, x20, [sp, #16]
  406008:	ldp	x21, x22, [sp, #32]
  40600c:	ldp	x25, x26, [sp, #64]
  406010:	add	sp, sp, #0x460
  406014:	ret
  406018:	mov	x0, #0x20                  	// #32
  40601c:	bl	402410 <malloc@plt>
  406020:	mov	x26, x0
  406024:	cbz	x0, 406124 <ferror@plt+0x3814>
  406028:	ldr	x1, [x20, #2096]
  40602c:	cbnz	x1, 40603c <ferror@plt+0x372c>
  406030:	b	40605c <ferror@plt+0x374c>
  406034:	ldr	x1, [x1]
  406038:	cbz	x1, 40605c <ferror@plt+0x374c>
  40603c:	ldr	w0, [x1, #8]
  406040:	cmp	w19, w0
  406044:	b.ne	406034 <ferror@plt+0x3724>  // b.any
  406048:	ldr	x0, [x1, #24]
  40604c:	cmp	x23, x0
  406050:	b.ne	406034 <ferror@plt+0x3724>  // b.any
  406054:	ldr	x0, [x1, #16]
  406058:	b	406090 <ferror@plt+0x3780>
  40605c:	mov	w0, w19
  406060:	bl	404070 <ferror@plt+0x1760>
  406064:	cbnz	w0, 4060e8 <ferror@plt+0x37d8>
  406068:	ldr	w0, [x20, #2312]
  40606c:	cbz	w0, 406110 <ferror@plt+0x3800>
  406070:	ldr	x1, [x20, #2304]
  406074:	rev16	w0, w19
  406078:	and	w0, w0, #0xffff
  40607c:	bl	402590 <getservbyport@plt>
  406080:	cbz	x0, 4060e8 <ferror@plt+0x37d8>
  406084:	ldr	x27, [x24, x22, lsl #3]
  406088:	ldr	x0, [x0]
  40608c:	ldr	x23, [x20, #2304]
  406090:	str	w19, [x26, #8]
  406094:	cbz	x0, 405fbc <ferror@plt+0x36ac>
  406098:	bl	402510 <strdup@plt>
  40609c:	mov	x2, x0
  4060a0:	str	x26, [x24, x22, lsl #3]
  4060a4:	str	x27, [x26]
  4060a8:	stp	x0, x23, [x26, #16]
  4060ac:	b	405f84 <ferror@plt+0x3674>
  4060b0:	mov	w1, #0x4                   	// #4
  4060b4:	mov	x25, #0x0                   	// #0
  4060b8:	bl	40e070 <ferror@plt+0xb760>
  4060bc:	mov	x21, x0
  4060c0:	cbz	w20, 405f00 <ferror@plt+0x35f0>
  4060c4:	b	405f94 <ferror@plt+0x3684>
  4060c8:	ldr	x1, [x1, #8]
  4060cc:	ldr	x3, [x2, #8]
  4060d0:	cmp	x3, x1
  4060d4:	b.ne	405ec4 <ferror@plt+0x35b4>  // b.any
  4060d8:	mov	w0, #0x2a                  	// #42
  4060dc:	add	x21, sp, #0x60
  4060e0:	strh	w0, [sp, #96]
  4060e4:	b	405ef8 <ferror@plt+0x35e8>
  4060e8:	ldr	x0, [x24, x22, lsl #3]
  4060ec:	str	x0, [x26]
  4060f0:	ldr	x0, [x20, #2304]
  4060f4:	str	x26, [x24, x22, lsl #3]
  4060f8:	str	w19, [x26, #8]
  4060fc:	str	xzr, [x26, #16]
  406100:	str	x0, [x26, #24]
  406104:	ldp	x23, x24, [sp, #48]
  406108:	ldr	x27, [sp, #80]
  40610c:	b	405fd0 <ferror@plt+0x36c0>
  406110:	mov	w0, #0x1                   	// #1
  406114:	bl	4027b0 <setservent@plt>
  406118:	mov	w0, #0x1                   	// #1
  40611c:	str	w0, [x20, #2312]
  406120:	b	406070 <ferror@plt+0x3760>
  406124:	ldp	x23, x24, [sp, #48]
  406128:	ldr	x27, [sp, #80]
  40612c:	b	405fd0 <ferror@plt+0x36c0>
  406130:	mov	w2, #0x80                  	// #128
  406134:	add	x1, x20, #0x880
  406138:	mov	w0, w19
  40613c:	bl	411408 <ferror@plt+0xeaf8>
  406140:	mov	x2, x0
  406144:	ldp	x23, x24, [sp, #48]
  406148:	b	405fec <ferror@plt+0x36dc>
  40614c:	nop
  406150:	stp	x29, x30, [sp, #-80]!
  406154:	mov	x29, sp
  406158:	stp	x19, x20, [sp, #16]
  40615c:	mov	w19, w1
  406160:	str	x21, [sp, #32]
  406164:	ldr	w3, [x0, #8]
  406168:	cmn	w3, #0x1
  40616c:	b.eq	4061d4 <ferror@plt+0x38c4>  // b.none
  406170:	add	x20, sp, #0x30
  406174:	adrp	x2, 416000 <ferror@plt+0x136f0>
  406178:	mov	x0, x20
  40617c:	add	x2, x2, #0x950
  406180:	mov	x1, #0xb                   	// #11
  406184:	bl	4023b0 <snprintf@plt>
  406188:	cmn	w19, #0x1
  40618c:	b.eq	4061e8 <ferror@plt+0x38d8>  // b.none
  406190:	add	x21, sp, #0x40
  406194:	adrp	x2, 416000 <ferror@plt+0x136f0>
  406198:	mov	w3, w19
  40619c:	mov	x0, x21
  4061a0:	add	x2, x2, #0x950
  4061a4:	mov	x1, #0xb                   	// #11
  4061a8:	bl	4023b0 <snprintf@plt>
  4061ac:	mov	x2, x21
  4061b0:	mov	x0, x20
  4061b4:	mov	x3, #0x0                   	// #0
  4061b8:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4061bc:	add	x1, x1, #0xd38
  4061c0:	bl	405df0 <ferror@plt+0x34e0>
  4061c4:	ldp	x19, x20, [sp, #16]
  4061c8:	ldr	x21, [sp, #32]
  4061cc:	ldp	x29, x30, [sp], #80
  4061d0:	ret
  4061d4:	mov	w0, #0x2a                  	// #42
  4061d8:	strh	w0, [sp, #48]
  4061dc:	add	x20, sp, #0x30
  4061e0:	cmn	w19, #0x1
  4061e4:	b.ne	406190 <ferror@plt+0x3880>  // b.any
  4061e8:	mov	w0, #0x2a                  	// #42
  4061ec:	add	x21, sp, #0x40
  4061f0:	strh	w0, [sp, #64]
  4061f4:	b	4061ac <ferror@plt+0x389c>
  4061f8:	mov	x2, x0
  4061fc:	stp	x29, x30, [sp, #-160]!
  406200:	mov	x3, x1
  406204:	mov	x29, sp
  406208:	ldr	w2, [x2, #4]
  40620c:	add	x0, sp, #0x20
  406210:	stp	x19, x20, [sp, #16]
  406214:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406218:	ldr	w20, [x3, #4]
  40621c:	add	x19, x19, #0x950
  406220:	stp	xzr, xzr, [sp, #32]
  406224:	mov	x1, x19
  406228:	stp	xzr, xzr, [sp, #48]
  40622c:	stp	xzr, xzr, [sp, #64]
  406230:	stp	xzr, xzr, [sp, #80]
  406234:	stp	xzr, xzr, [sp, #96]
  406238:	stp	xzr, xzr, [sp, #112]
  40623c:	stp	xzr, xzr, [sp, #128]
  406240:	stp	xzr, xzr, [sp, #144]
  406244:	bl	402330 <sprintf@plt>
  406248:	mov	w2, w20
  40624c:	mov	x1, x19
  406250:	add	x0, sp, #0x60
  406254:	bl	402330 <sprintf@plt>
  406258:	add	x2, sp, #0x60
  40625c:	add	x0, sp, #0x20
  406260:	mov	x3, #0x0                   	// #0
  406264:	adrp	x1, 416000 <ferror@plt+0x136f0>
  406268:	add	x1, x1, #0xd38
  40626c:	bl	405df0 <ferror@plt+0x34e0>
  406270:	ldp	x19, x20, [sp, #16]
  406274:	ldp	x29, x30, [sp], #160
  406278:	ret
  40627c:	nop
  406280:	stp	x29, x30, [sp, #-48]!
  406284:	adrp	x1, 416000 <ferror@plt+0x136f0>
  406288:	add	x1, x1, #0x540
  40628c:	mov	x29, sp
  406290:	stp	x19, x20, [sp, #16]
  406294:	mov	x19, x0
  406298:	bl	4024e0 <strcasecmp@plt>
  40629c:	cbz	w0, 40639c <ferror@plt+0x3a8c>
  4062a0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4062a4:	mov	x0, x19
  4062a8:	add	x1, x1, #0x548
  4062ac:	bl	4024e0 <strcasecmp@plt>
  4062b0:	cbz	w0, 40639c <ferror@plt+0x3a8c>
  4062b4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4062b8:	mov	x0, x19
  4062bc:	add	x1, x1, #0x550
  4062c0:	bl	4024e0 <strcasecmp@plt>
  4062c4:	cbz	w0, 4063ac <ferror@plt+0x3a9c>
  4062c8:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4062cc:	mov	x0, x19
  4062d0:	add	x1, x1, #0x558
  4062d4:	bl	4024e0 <strcasecmp@plt>
  4062d8:	cbz	w0, 4063bc <ferror@plt+0x3aac>
  4062dc:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4062e0:	mov	x0, x19
  4062e4:	add	x1, x1, #0x568
  4062e8:	bl	4024e0 <strcasecmp@plt>
  4062ec:	cbz	w0, 4063cc <ferror@plt+0x3abc>
  4062f0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4062f4:	mov	x0, x19
  4062f8:	add	x1, x1, #0x570
  4062fc:	bl	4024e0 <strcasecmp@plt>
  406300:	cbz	w0, 4063d4 <ferror@plt+0x3ac4>
  406304:	adrp	x1, 416000 <ferror@plt+0x136f0>
  406308:	mov	x0, x19
  40630c:	add	x1, x1, #0x580
  406310:	bl	4024e0 <strcasecmp@plt>
  406314:	cbz	w0, 4063dc <ferror@plt+0x3acc>
  406318:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40631c:	mov	x0, x19
  406320:	add	x1, x1, #0x590
  406324:	bl	4024e0 <strcasecmp@plt>
  406328:	cbz	w0, 4063f4 <ferror@plt+0x3ae4>
  40632c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  406330:	mov	x0, x19
  406334:	add	x1, x1, #0x598
  406338:	bl	4024e0 <strcasecmp@plt>
  40633c:	cbz	w0, 4063fc <ferror@plt+0x3aec>
  406340:	stp	x21, x22, [sp, #32]
  406344:	adrp	x21, 417000 <ferror@plt+0x146f0>
  406348:	add	x21, x21, #0xd10
  40634c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  406350:	add	x21, x21, #0xc8
  406354:	add	x1, x1, #0x538
  406358:	mov	x20, #0x0                   	// #0
  40635c:	b	406364 <ferror@plt+0x3a54>
  406360:	ldr	x1, [x21, x20, lsl #3]
  406364:	mov	x0, x19
  406368:	bl	4024e0 <strcasecmp@plt>
  40636c:	cbz	w0, 4063e4 <ferror@plt+0x3ad4>
  406370:	add	x20, x20, #0x1
  406374:	cmp	x20, #0xc
  406378:	b.ne	406360 <ferror@plt+0x3a50>  // b.any
  40637c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  406380:	mov	x2, x19
  406384:	adrp	x1, 416000 <ferror@plt+0x136f0>
  406388:	add	x1, x1, #0x5a0
  40638c:	ldr	x0, [x0, #3504]
  406390:	bl	4028d0 <fprintf@plt>
  406394:	mov	w0, #0xffffffff            	// #-1
  406398:	bl	402270 <exit@plt>
  40639c:	mov	w0, #0x80                  	// #128
  4063a0:	ldp	x19, x20, [sp, #16]
  4063a4:	ldp	x29, x30, [sp], #48
  4063a8:	ret
  4063ac:	mov	w0, #0x8                   	// #8
  4063b0:	ldp	x19, x20, [sp, #16]
  4063b4:	ldp	x29, x30, [sp], #48
  4063b8:	ret
  4063bc:	mov	w0, #0x2                   	// #2
  4063c0:	ldp	x19, x20, [sp, #16]
  4063c4:	ldp	x29, x30, [sp], #48
  4063c8:	ret
  4063cc:	mov	w0, #0xfff                 	// #4095
  4063d0:	b	4063a0 <ferror@plt+0x3a90>
  4063d4:	mov	w0, #0xb7f                 	// #2943
  4063d8:	b	4063a0 <ferror@plt+0x3a90>
  4063dc:	mov	w0, #0xb7b                 	// #2939
  4063e0:	b	4063a0 <ferror@plt+0x3a90>
  4063e4:	mov	w0, #0x1                   	// #1
  4063e8:	lsl	w0, w0, w20
  4063ec:	ldp	x21, x22, [sp, #32]
  4063f0:	b	4063a0 <ferror@plt+0x3a90>
  4063f4:	mov	w0, #0x48                  	// #72
  4063f8:	b	4063a0 <ferror@plt+0x3a90>
  4063fc:	mov	w0, #0xfb7                 	// #4023
  406400:	b	4063a0 <ferror@plt+0x3a90>
  406404:	nop
  406408:	stp	x29, x30, [sp, #-320]!
  40640c:	mov	x29, sp
  406410:	stp	x19, x20, [sp, #16]
  406414:	mov	x19, x0
  406418:	mov	x20, x1
  40641c:	mov	x1, x0
  406420:	add	x0, sp, #0x38
  406424:	str	x21, [sp, #32]
  406428:	mov	w21, w2
  40642c:	mov	x2, #0x108                 	// #264
  406430:	bl	402230 <memcpy@plt>
  406434:	ldr	w3, [x19, #20]
  406438:	mov	w2, w21
  40643c:	mov	x1, x20
  406440:	add	x0, sp, #0x38
  406444:	str	w3, [sp, #64]
  406448:	bl	40d8e0 <ferror@plt+0xafd0>
  40644c:	ldp	x19, x20, [sp, #16]
  406450:	ldr	x21, [sp, #32]
  406454:	ldp	x29, x30, [sp], #320
  406458:	ret
  40645c:	nop
  406460:	stp	x29, x30, [sp, #-48]!
  406464:	mov	x29, sp
  406468:	stp	x19, x20, [sp, #16]
  40646c:	mov	x20, x1
  406470:	mov	w19, w2
  406474:	str	x21, [sp, #32]
  406478:	mov	x21, x0
  40647c:	bl	40d8e0 <ferror@plt+0xafd0>
  406480:	cbz	w0, 406494 <ferror@plt+0x3b84>
  406484:	ldrh	w1, [x20, #6]
  406488:	mov	w0, #0x1                   	// #1
  40648c:	cmp	w1, #0x2
  406490:	b.eq	4064a4 <ferror@plt+0x3b94>  // b.none
  406494:	ldp	x19, x20, [sp, #16]
  406498:	ldr	x21, [sp, #32]
  40649c:	ldp	x29, x30, [sp], #48
  4064a0:	ret
  4064a4:	ldrh	w1, [x21, #6]
  4064a8:	cmp	w1, #0xa
  4064ac:	b.ne	406494 <ferror@plt+0x3b84>  // b.any
  4064b0:	ldr	w1, [x21, #8]
  4064b4:	cbnz	w1, 406494 <ferror@plt+0x3b84>
  4064b8:	ldr	w1, [x21, #12]
  4064bc:	cbnz	w1, 406494 <ferror@plt+0x3b84>
  4064c0:	ldr	w1, [x21, #16]
  4064c4:	cmn	w1, #0x10, lsl #12
  4064c8:	b.ne	406494 <ferror@plt+0x3b84>  // b.any
  4064cc:	mov	w2, w19
  4064d0:	mov	x1, x20
  4064d4:	mov	x0, x21
  4064d8:	ldp	x19, x20, [sp, #16]
  4064dc:	ldr	x21, [sp, #32]
  4064e0:	ldp	x29, x30, [sp], #48
  4064e4:	b	406408 <ferror@plt+0x3af8>
  4064e8:	stp	x29, x30, [sp, #-32]!
  4064ec:	mov	x29, sp
  4064f0:	ldr	w2, [x0]
  4064f4:	stp	x19, x20, [sp, #16]
  4064f8:	mov	x19, x0
  4064fc:	mov	x20, x1
  406500:	cmp	w2, #0x5
  406504:	b.eq	4066e4 <ferror@plt+0x3dd4>  // b.none
  406508:	b.le	406588 <ferror@plt+0x3c78>
  40650c:	cmp	w2, #0x9
  406510:	b.eq	4066fc <ferror@plt+0x3dec>  // b.none
  406514:	b.gt	406568 <ferror@plt+0x3c58>
  406518:	cmp	w2, #0x7
  40651c:	b.eq	406730 <ferror@plt+0x3e20>  // b.none
  406520:	cmp	w2, #0x8
  406524:	b.ne	406548 <ferror@plt+0x3c38>  // b.any
  406528:	ldr	x0, [x0, #16]
  40652c:	ldr	w1, [x1, #544]
  406530:	ldr	w0, [x0, #264]
  406534:	cmp	w1, w0
  406538:	cset	w0, le
  40653c:	ldp	x19, x20, [sp, #16]
  406540:	ldp	x29, x30, [sp], #32
  406544:	ret
  406548:	cmp	w2, #0x6
  40654c:	b.ne	4067f4 <ferror@plt+0x3ee4>  // b.any
  406550:	ldr	x0, [x0, #16]
  406554:	ldr	w1, [x1, #548]
  406558:	ldr	w0, [x0, #264]
  40655c:	cmp	w1, w0
  406560:	cset	w0, le
  406564:	b	40653c <ferror@plt+0x3c2c>
  406568:	cmp	w2, #0xa
  40656c:	b.ne	4065b0 <ferror@plt+0x3ca0>  // b.any
  406570:	ldr	w0, [x1, #576]
  406574:	ldr	x1, [x19, #16]
  406578:	ldr	w1, [x1, #268]
  40657c:	cmp	w1, w0
  406580:	cset	w0, eq  // eq = none
  406584:	b	40653c <ferror@plt+0x3c2c>
  406588:	cmp	w2, #0x2
  40658c:	b.eq	4066a4 <ferror@plt+0x3d94>  // b.none
  406590:	b.le	4065d8 <ferror@plt+0x3cc8>
  406594:	cmp	w2, #0x3
  406598:	b.eq	4066c8 <ferror@plt+0x3db8>  // b.none
  40659c:	ldr	x0, [x0, #16]
  4065a0:	bl	4064e8 <ferror@plt+0x3bd8>
  4065a4:	cmp	w0, #0x0
  4065a8:	cset	w0, eq  // eq = none
  4065ac:	b	40653c <ferror@plt+0x3c2c>
  4065b0:	cmp	w2, #0xb
  4065b4:	b.ne	4067f4 <ferror@plt+0x3ee4>  // b.any
  4065b8:	ldr	w0, [x1, #608]
  4065bc:	ldr	x1, [x19, #16]
  4065c0:	ldr	w2, [x1, #276]
  4065c4:	ldr	w1, [x1, #272]
  4065c8:	and	w0, w0, w2
  4065cc:	cmp	w0, w1
  4065d0:	cset	w0, eq  // eq = none
  4065d4:	b	40653c <ferror@plt+0x3c2c>
  4065d8:	cbnz	w2, 406640 <ferror@plt+0x3d30>
  4065dc:	ldr	x19, [x0, #16]
  4065e0:	ldrh	w0, [x19, #6]
  4065e4:	cmp	w0, #0x1
  4065e8:	b.eq	406748 <ferror@plt+0x3e38>  // b.none
  4065ec:	ldr	w0, [x19, #264]
  4065f0:	cmn	w0, #0x1
  4065f4:	b.eq	406604 <ferror@plt+0x3cf4>  // b.none
  4065f8:	ldr	w1, [x1, #548]
  4065fc:	cmp	w0, w1
  406600:	b.ne	4066d4 <ferror@plt+0x3dc4>  // b.any
  406604:	ldrsh	w2, [x19, #4]
  406608:	cbz	w2, 406630 <ferror@plt+0x3d20>
  40660c:	add	x20, x20, #0x118
  406610:	b	406620 <ferror@plt+0x3d10>
  406614:	ldr	x19, [x19, #280]
  406618:	cbz	x19, 4066d4 <ferror@plt+0x3dc4>
  40661c:	ldrsh	w2, [x19, #4]
  406620:	mov	x1, x19
  406624:	mov	x0, x20
  406628:	bl	406460 <ferror@plt+0x3b50>
  40662c:	cbnz	w0, 406614 <ferror@plt+0x3d04>
  406630:	mov	w0, #0x1                   	// #1
  406634:	ldp	x19, x20, [sp, #16]
  406638:	ldp	x29, x30, [sp], #32
  40663c:	ret
  406640:	cmp	w2, #0x1
  406644:	b.ne	4067f4 <ferror@plt+0x3ee4>  // b.any
  406648:	ldr	x19, [x0, #16]
  40664c:	ldrh	w0, [x19, #6]
  406650:	cmp	w0, #0x1
  406654:	b.eq	406778 <ferror@plt+0x3e68>  // b.none
  406658:	ldr	w0, [x19, #264]
  40665c:	cmn	w0, #0x1
  406660:	b.eq	406670 <ferror@plt+0x3d60>  // b.none
  406664:	ldr	w1, [x1, #544]
  406668:	cmp	w0, w1
  40666c:	b.ne	4066d4 <ferror@plt+0x3dc4>  // b.any
  406670:	ldrsh	w2, [x19, #4]
  406674:	cbz	w2, 406630 <ferror@plt+0x3d20>
  406678:	add	x20, x20, #0x10
  40667c:	b	40668c <ferror@plt+0x3d7c>
  406680:	ldr	x19, [x19, #280]
  406684:	cbz	x19, 4066d4 <ferror@plt+0x3dc4>
  406688:	ldrsh	w2, [x19, #4]
  40668c:	mov	x1, x19
  406690:	mov	x0, x20
  406694:	bl	406460 <ferror@plt+0x3b50>
  406698:	cbnz	w0, 406680 <ferror@plt+0x3d70>
  40669c:	mov	w0, #0x1                   	// #1
  4066a0:	b	406634 <ferror@plt+0x3d24>
  4066a4:	ldr	x0, [x0, #16]
  4066a8:	bl	4064e8 <ferror@plt+0x3bd8>
  4066ac:	cbnz	w0, 406630 <ferror@plt+0x3d20>
  4066b0:	ldr	x0, [x19, #8]
  4066b4:	mov	x1, x20
  4066b8:	bl	4064e8 <ferror@plt+0x3bd8>
  4066bc:	cmp	w0, #0x0
  4066c0:	cset	w0, ne  // ne = any
  4066c4:	b	40653c <ferror@plt+0x3c2c>
  4066c8:	ldr	x0, [x0, #16]
  4066cc:	bl	4064e8 <ferror@plt+0x3bd8>
  4066d0:	cbnz	w0, 4066b0 <ferror@plt+0x3da0>
  4066d4:	mov	w0, #0x0                   	// #0
  4066d8:	ldp	x19, x20, [sp, #16]
  4066dc:	ldp	x29, x30, [sp], #32
  4066e0:	ret
  4066e4:	ldr	x0, [x0, #16]
  4066e8:	ldr	w1, [x1, #548]
  4066ec:	ldr	w0, [x0, #264]
  4066f0:	cmp	w1, w0
  4066f4:	cset	w0, ge  // ge = tcont
  4066f8:	b	40653c <ferror@plt+0x3c2c>
  4066fc:	ldrh	w1, [x1, #22]
  406700:	cmp	w1, #0x1
  406704:	b.eq	406790 <ferror@plt+0x3e80>  // b.none
  406708:	ldr	w0, [x20, #544]
  40670c:	cmp	w1, #0x11
  406710:	b.eq	4067e0 <ferror@plt+0x3ed0>  // b.none
  406714:	cmp	w1, #0x10
  406718:	b.eq	406788 <ferror@plt+0x3e78>  // b.none
  40671c:	cmp	w1, #0x28
  406720:	b.eq	4067d4 <ferror@plt+0x3ec4>  // b.none
  406724:	ldp	x19, x20, [sp, #16]
  406728:	ldp	x29, x30, [sp], #32
  40672c:	b	404070 <ferror@plt+0x1760>
  406730:	ldr	x0, [x0, #16]
  406734:	ldr	w1, [x1, #544]
  406738:	ldr	w0, [x0, #264]
  40673c:	cmp	w1, w0
  406740:	cset	w0, ge  // ge = tcont
  406744:	b	40653c <ferror@plt+0x3c2c>
  406748:	ldr	x0, [x19, #8]
  40674c:	cbz	x0, 406630 <ferror@plt+0x3d20>
  406750:	ldr	x3, [x1, #288]
  406754:	cmp	x3, #0x0
  406758:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40675c:	add	x1, x1, #0x318
  406760:	csel	x1, x1, x3, eq  // eq = none
  406764:	mov	w2, #0x0                   	// #0
  406768:	bl	4026e0 <fnmatch@plt>
  40676c:	cmp	w0, #0x0
  406770:	cset	w0, eq  // eq = none
  406774:	b	40653c <ferror@plt+0x3c2c>
  406778:	ldr	x0, [x19, #8]
  40677c:	cbz	x0, 406630 <ferror@plt+0x3d20>
  406780:	ldr	x3, [x1, #24]
  406784:	b	406754 <ferror@plt+0x3e44>
  406788:	lsr	w0, w0, #31
  40678c:	b	40653c <ferror@plt+0x3c2c>
  406790:	ldr	x19, [x20, #24]
  406794:	cbz	x19, 406630 <ferror@plt+0x3d20>
  406798:	ldrb	w0, [x19]
  40679c:	cmp	w0, #0x40
  4067a0:	b.ne	4066d4 <ferror@plt+0x3dc4>  // b.any
  4067a4:	mov	x0, x19
  4067a8:	bl	402260 <strlen@plt>
  4067ac:	cmp	x0, #0x6
  4067b0:	b.ne	4066d4 <ferror@plt+0x3dc4>  // b.any
  4067b4:	add	x0, x19, #0x1
  4067b8:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4067bc:	add	x1, x1, #0x5c0
  4067c0:	bl	4026a0 <strspn@plt>
  4067c4:	cmp	x0, #0x5
  4067c8:	b.eq	406630 <ferror@plt+0x3d20>  // b.none
  4067cc:	mov	w0, #0x0                   	// #0
  4067d0:	b	4066d8 <ferror@plt+0x3dc8>
  4067d4:	cmp	w0, #0x3ff
  4067d8:	cset	w0, gt
  4067dc:	b	40653c <ferror@plt+0x3c2c>
  4067e0:	cbnz	w0, 4066d4 <ferror@plt+0x3dc4>
  4067e4:	ldr	w0, [x20, #24]
  4067e8:	cbnz	w0, 4066d4 <ferror@plt+0x3dc4>
  4067ec:	mov	w0, #0x1                   	// #1
  4067f0:	b	406634 <ferror@plt+0x3d24>
  4067f4:	bl	402580 <abort@plt>
  4067f8:	mov	x2, x0
  4067fc:	ldrh	w0, [x0]
  406800:	cmp	w0, #0x2
  406804:	b.eq	406828 <ferror@plt+0x3f18>  // b.none
  406808:	cmp	w0, #0xa
  40680c:	b.ne	40681c <ferror@plt+0x3f0c>  // b.any
  406810:	add	x2, x2, #0x8
  406814:	mov	w1, #0x10                  	// #16
  406818:	b	40e070 <ferror@plt+0xb760>
  40681c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  406820:	add	x0, x0, #0x318
  406824:	ret
  406828:	add	x2, x2, #0x4
  40682c:	mov	w1, #0x4                   	// #4
  406830:	b	40e070 <ferror@plt+0xb760>
  406834:	nop
  406838:	stp	x29, x30, [sp, #-32]!
  40683c:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  406840:	mov	x29, sp
  406844:	ldr	w1, [x1, #1672]
  406848:	str	x19, [sp, #16]
  40684c:	mov	x19, x0
  406850:	cbnz	w1, 4068bc <ferror@plt+0x3fac>
  406854:	mov	x1, #0x848000000000        	// #145685290680320
  406858:	movk	x1, #0x412e, lsl #48
  40685c:	fmov	d2, x1
  406860:	fcmpe	d0, d2
  406864:	b.gt	40689c <ferror@plt+0x3f8c>
  406868:	mov	x1, #0x400000000000        	// #70368744177664
  40686c:	movk	x1, #0x408f, lsl #48
  406870:	fmov	d2, x1
  406874:	fcmpe	d0, d2
  406878:	b.le	4068d8 <ferror@plt+0x3fc8>
  40687c:	fdiv	d0, d0, d2
  406880:	adrp	x1, 416000 <ferror@plt+0x136f0>
  406884:	add	x1, x1, #0x5e8
  406888:	bl	402330 <sprintf@plt>
  40688c:	mov	x0, x19
  406890:	ldr	x19, [sp, #16]
  406894:	ldp	x29, x30, [sp], #32
  406898:	ret
  40689c:	fdiv	d0, d0, d2
  4068a0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4068a4:	add	x1, x1, #0x5e0
  4068a8:	bl	402330 <sprintf@plt>
  4068ac:	mov	x0, x19
  4068b0:	ldr	x19, [sp, #16]
  4068b4:	ldp	x29, x30, [sp], #32
  4068b8:	ret
  4068bc:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4068c0:	add	x1, x1, #0x5d8
  4068c4:	bl	402330 <sprintf@plt>
  4068c8:	mov	x0, x19
  4068cc:	ldr	x19, [sp, #16]
  4068d0:	ldp	x29, x30, [sp], #32
  4068d4:	ret
  4068d8:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4068dc:	add	x1, x1, #0x660
  4068e0:	bl	402330 <sprintf@plt>
  4068e4:	mov	x0, x19
  4068e8:	ldr	x19, [sp, #16]
  4068ec:	ldp	x29, x30, [sp], #32
  4068f0:	ret
  4068f4:	nop
  4068f8:	stp	x29, x30, [sp, #-96]!
  4068fc:	mov	x29, sp
  406900:	stp	x19, x20, [sp, #16]
  406904:	mov	x19, x0
  406908:	ldrb	w0, [x0, #912]
  40690c:	cbnz	w0, 406f48 <ferror@plt+0x4638>
  406910:	ldrb	w0, [x19, #913]
  406914:	cbnz	w0, 406f38 <ferror@plt+0x4628>
  406918:	ldrb	w0, [x19, #914]
  40691c:	cbnz	w0, 406f28 <ferror@plt+0x4618>
  406920:	ldrb	w0, [x19, #915]
  406924:	cbnz	w0, 406f18 <ferror@plt+0x4608>
  406928:	ldrb	w0, [x19, #916]
  40692c:	cbnz	w0, 406f08 <ferror@plt+0x45f8>
  406930:	ldrb	w0, [x19, #628]
  406934:	cbnz	w0, 406ef4 <ferror@plt+0x45e4>
  406938:	ldrb	w0, [x19, #917]
  40693c:	cbnz	w0, 406edc <ferror@plt+0x45cc>
  406940:	ldr	d0, [x19, #648]
  406944:	fcmp	d0, #0.0
  406948:	b.ne	406ecc <ferror@plt+0x45bc>  // b.any
  40694c:	ldr	w1, [x19, #688]
  406950:	cbnz	w1, 406ebc <ferror@plt+0x45ac>
  406954:	ldr	d0, [x19, #664]
  406958:	fcmp	d0, #0.0
  40695c:	b.ne	406ea8 <ferror@plt+0x4598>  // b.any
  406960:	ldr	d0, [x19, #656]
  406964:	fcmp	d0, #0.0
  406968:	b.ne	406e98 <ferror@plt+0x4588>  // b.any
  40696c:	ldr	w1, [x19, #680]
  406970:	cbnz	w1, 406e74 <ferror@plt+0x4564>
  406974:	ldr	w1, [x19, #712]
  406978:	cbnz	w1, 406e64 <ferror@plt+0x4554>
  40697c:	ldr	w1, [x19, #724]
  406980:	cbnz	w1, 406e54 <ferror@plt+0x4544>
  406984:	ldr	w1, [x19, #716]
  406988:	cbnz	w1, 406e44 <ferror@plt+0x4534>
  40698c:	ldr	w1, [x19, #720]
  406990:	cbnz	w1, 406d6c <ferror@plt+0x445c>
  406994:	ldr	w1, [x19, #728]
  406998:	cbnz	w1, 406d80 <ferror@plt+0x4470>
  40699c:	ldr	w1, [x19, #684]
  4069a0:	cbnz	w1, 406d94 <ferror@plt+0x4484>
  4069a4:	ldr	x1, [x19, #896]
  4069a8:	cbnz	x1, 406da8 <ferror@plt+0x4498>
  4069ac:	ldr	x1, [x19, #904]
  4069b0:	cbnz	x1, 406dbc <ferror@plt+0x44ac>
  4069b4:	ldr	x1, [x19, #768]
  4069b8:	cbnz	x1, 406dd0 <ferror@plt+0x44c0>
  4069bc:	ldr	x1, [x19, #776]
  4069c0:	cbnz	x1, 406de4 <ferror@plt+0x44d4>
  4069c4:	ldr	w1, [x19, #784]
  4069c8:	cbnz	w1, 406df8 <ferror@plt+0x44e8>
  4069cc:	ldr	w1, [x19, #788]
  4069d0:	cbnz	w1, 406e0c <ferror@plt+0x44fc>
  4069d4:	ldr	w1, [x19, #792]
  4069d8:	cbnz	w1, 406e20 <ferror@plt+0x4510>
  4069dc:	ldr	w1, [x19, #796]
  4069e0:	cbnz	w1, 406e34 <ferror@plt+0x4524>
  4069e4:	ldr	x4, [x19, #920]
  4069e8:	cbz	x4, 406a00 <ferror@plt+0x40f0>
  4069ec:	ldrb	w0, [x4, #16]
  4069f0:	cbnz	w0, 406bac <ferror@plt+0x429c>
  4069f4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4069f8:	add	x0, x0, #0x7c8
  4069fc:	bl	404e28 <ferror@plt+0x2518>
  406a00:	ldr	x0, [x19, #928]
  406a04:	cbz	x0, 406a6c <ferror@plt+0x415c>
  406a08:	ldr	d0, [x0]
  406a0c:	fmov	d1, #8.000000000000000000e+00
  406a10:	add	x0, sp, #0x20
  406a14:	ucvtf	d0, d0
  406a18:	fmul	d0, d0, d1
  406a1c:	bl	406838 <ferror@plt+0x3f28>
  406a20:	mov	x1, x0
  406a24:	ldr	x3, [x19, #928]
  406a28:	mov	x2, #0x400000000000        	// #70368744177664
  406a2c:	movk	x2, #0x408f, lsl #48
  406a30:	fmov	d0, x2
  406a34:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406a38:	add	x0, x0, #0x7e0
  406a3c:	ldr	w2, [x3, #8]
  406a40:	ucvtf	d1, w2
  406a44:	fdiv	d0, d1, d0
  406a48:	bl	404e28 <ferror@plt+0x2518>
  406a4c:	ldr	x0, [x19, #928]
  406a50:	ldr	w1, [x0, #12]
  406a54:	cbnz	w1, 406fe0 <ferror@plt+0x46d0>
  406a58:	ldr	w0, [x0, #16]
  406a5c:	cbnz	w0, 406fc0 <ferror@plt+0x46b0>
  406a60:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406a64:	add	x0, x0, #0xb38
  406a68:	bl	404e28 <ferror@plt+0x2518>
  406a6c:	ldr	d0, [x19, #696]
  406a70:	fcmp	d0, #0.0
  406a74:	b.ne	406d40 <ferror@plt+0x4430>  // b.any
  406a78:	ldr	w1, [x19, #732]
  406a7c:	cbnz	w1, 406bc4 <ferror@plt+0x42b4>
  406a80:	ldr	w1, [x19, #736]
  406a84:	cbnz	w1, 406bd8 <ferror@plt+0x42c8>
  406a88:	ldr	w1, [x19, #740]
  406a8c:	cbnz	w1, 406bec <ferror@plt+0x42dc>
  406a90:	ldr	d0, [x19, #744]
  406a94:	fcmp	d0, #0.0
  406a98:	b.ne	406c04 <ferror@plt+0x42f4>  // b.any
  406a9c:	ldr	d0, [x19, #760]
  406aa0:	fcmp	d0, #0.0
  406aa4:	b.ne	406c50 <ferror@plt+0x4340>  // b.any
  406aa8:	ldr	w1, [x19, #832]
  406aac:	cbnz	w1, 406c70 <ferror@plt+0x4360>
  406ab0:	ldr	w1, [x19, #836]
  406ab4:	cbnz	w1, 406c84 <ferror@plt+0x4374>
  406ab8:	ldrb	w0, [x19, #918]
  406abc:	cbnz	w0, 406c98 <ferror@plt+0x4388>
  406ac0:	ldr	x1, [x19, #872]
  406ac4:	cbnz	x1, 406cac <ferror@plt+0x439c>
  406ac8:	ldr	w1, [x19, #800]
  406acc:	cbnz	w1, 406d30 <ferror@plt+0x4420>
  406ad0:	ldr	w1, [x19, #804]
  406ad4:	ldr	w2, [x19, #808]
  406ad8:	orr	w0, w1, w2
  406adc:	cbz	w0, 406aec <ferror@plt+0x41dc>
  406ae0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406ae4:	add	x0, x0, #0x928
  406ae8:	bl	404e28 <ferror@plt+0x2518>
  406aec:	ldr	w1, [x19, #812]
  406af0:	cbnz	w1, 406d5c <ferror@plt+0x444c>
  406af4:	ldr	w1, [x19, #816]
  406af8:	cbz	w1, 406b08 <ferror@plt+0x41f8>
  406afc:	ldr	w0, [x19, #552]
  406b00:	cmp	w0, #0xa
  406b04:	b.ne	406b74 <ferror@plt+0x4264>  // b.any
  406b08:	ldr	w1, [x19, #840]
  406b0c:	cbnz	w1, 406b88 <ferror@plt+0x4278>
  406b10:	ldr	w1, [x19, #820]
  406b14:	cbnz	w1, 406b9c <ferror@plt+0x428c>
  406b18:	ldr	w1, [x19, #824]
  406b1c:	cmp	w1, #0x3
  406b20:	b.eq	406b30 <ferror@plt+0x4220>  // b.none
  406b24:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406b28:	add	x0, x0, #0x978
  406b2c:	bl	404e28 <ferror@plt+0x2518>
  406b30:	ldr	w1, [x19, #844]
  406b34:	cbnz	w1, 406fb0 <ferror@plt+0x46a0>
  406b38:	ldr	d0, [x19, #848]
  406b3c:	fcmp	d0, #0.0
  406b40:	b.ne	406fa0 <ferror@plt+0x4690>  // b.any
  406b44:	ldr	w1, [x19, #864]
  406b48:	cbnz	w1, 406f90 <ferror@plt+0x4680>
  406b4c:	ldr	w1, [x19, #868]
  406b50:	cbnz	w1, 406f80 <ferror@plt+0x4670>
  406b54:	ldr	w1, [x19, #828]
  406b58:	cbnz	w1, 406f70 <ferror@plt+0x4660>
  406b5c:	ldr	d0, [x19, #856]
  406b60:	fcmp	d0, #0.0
  406b64:	b.ne	406f58 <ferror@plt+0x4648>  // b.any
  406b68:	ldp	x19, x20, [sp, #16]
  406b6c:	ldp	x29, x30, [sp], #96
  406b70:	ret
  406b74:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406b78:	add	x0, x0, #0x948
  406b7c:	bl	404e28 <ferror@plt+0x2518>
  406b80:	ldr	w1, [x19, #840]
  406b84:	cbz	w1, 406b10 <ferror@plt+0x4200>
  406b88:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406b8c:	add	x0, x0, #0x958
  406b90:	bl	404e28 <ferror@plt+0x2518>
  406b94:	ldr	w1, [x19, #820]
  406b98:	cbz	w1, 406b18 <ferror@plt+0x4208>
  406b9c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406ba0:	add	x0, x0, #0x968
  406ba4:	bl	404e28 <ferror@plt+0x2518>
  406ba8:	b	406b18 <ferror@plt+0x4208>
  406bac:	ldp	w1, w2, [x4]
  406bb0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406bb4:	ldp	w3, w4, [x4, #8]
  406bb8:	add	x0, x0, #0x790
  406bbc:	bl	404e28 <ferror@plt+0x2518>
  406bc0:	b	406a00 <ferror@plt+0x40f0>
  406bc4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406bc8:	add	x0, x0, #0x828
  406bcc:	bl	404e28 <ferror@plt+0x2518>
  406bd0:	ldr	w1, [x19, #736]
  406bd4:	cbz	w1, 406a88 <ferror@plt+0x4178>
  406bd8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406bdc:	add	x0, x0, #0x838
  406be0:	bl	404e28 <ferror@plt+0x2518>
  406be4:	ldr	w1, [x19, #740]
  406be8:	cbz	w1, 406a90 <ferror@plt+0x4180>
  406bec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406bf0:	add	x0, x0, #0x848
  406bf4:	bl	404e28 <ferror@plt+0x2518>
  406bf8:	ldr	d0, [x19, #744]
  406bfc:	fcmp	d0, #0.0
  406c00:	b.eq	406a9c <ferror@plt+0x418c>  // b.none
  406c04:	add	x0, sp, #0x20
  406c08:	bl	406838 <ferror@plt+0x3f28>
  406c0c:	mov	x1, x0
  406c10:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c14:	add	x0, x0, #0x858
  406c18:	bl	404e28 <ferror@plt+0x2518>
  406c1c:	ldr	d0, [x19, #752]
  406c20:	fcmp	d0, #0.0
  406c24:	b.eq	406a9c <ferror@plt+0x418c>  // b.none
  406c28:	add	x0, sp, #0x20
  406c2c:	bl	406838 <ferror@plt+0x3f28>
  406c30:	mov	x1, x0
  406c34:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c38:	add	x0, x0, #0x870
  406c3c:	bl	404e28 <ferror@plt+0x2518>
  406c40:	ldr	d0, [x19, #760]
  406c44:	fcmp	d0, #0.0
  406c48:	b.eq	406aa8 <ferror@plt+0x4198>  // b.none
  406c4c:	nop
  406c50:	add	x0, sp, #0x20
  406c54:	bl	406838 <ferror@plt+0x3f28>
  406c58:	mov	x1, x0
  406c5c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c60:	add	x0, x0, #0x878
  406c64:	bl	404e28 <ferror@plt+0x2518>
  406c68:	ldr	w1, [x19, #832]
  406c6c:	cbz	w1, 406ab0 <ferror@plt+0x41a0>
  406c70:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c74:	add	x0, x0, #0x890
  406c78:	bl	404e28 <ferror@plt+0x2518>
  406c7c:	ldr	w1, [x19, #836]
  406c80:	cbz	w1, 406ab8 <ferror@plt+0x41a8>
  406c84:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c88:	add	x0, x0, #0x8a0
  406c8c:	bl	404e28 <ferror@plt+0x2518>
  406c90:	ldrb	w0, [x19, #918]
  406c94:	cbz	w0, 406ac0 <ferror@plt+0x41b0>
  406c98:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c9c:	add	x0, x0, #0x8b8
  406ca0:	bl	404e28 <ferror@plt+0x2518>
  406ca4:	ldr	x1, [x19, #872]
  406ca8:	cbz	x1, 406ac8 <ferror@plt+0x41b8>
  406cac:	mov	x20, #0xf7cf                	// #63439
  406cb0:	lsr	x1, x1, #3
  406cb4:	movk	x20, #0xe353, lsl #16
  406cb8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406cbc:	movk	x20, #0x9ba5, lsl #32
  406cc0:	add	x0, x0, #0x8c8
  406cc4:	movk	x20, #0x20c4, lsl #48
  406cc8:	umulh	x1, x1, x20
  406ccc:	lsr	x1, x1, #4
  406cd0:	bl	404e28 <ferror@plt+0x2518>
  406cd4:	ldr	x0, [x19, #880]
  406cd8:	cbnz	x0, 40700c <ferror@plt+0x46fc>
  406cdc:	ldr	x0, [x19, #888]
  406ce0:	cbz	x0, 406ac8 <ferror@plt+0x41b8>
  406ce4:	ucvtf	d1, x0
  406ce8:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  406cec:	ldr	d0, [x19, #872]
  406cf0:	fmov	d2, x1
  406cf4:	mov	x2, #0xf7cf                	// #63439
  406cf8:	lsr	x1, x0, #3
  406cfc:	fmul	d1, d1, d2
  406d00:	movk	x2, #0xe353, lsl #16
  406d04:	ucvtf	d0, d0
  406d08:	movk	x2, #0x9ba5, lsl #32
  406d0c:	movk	x2, #0x20c4, lsl #48
  406d10:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406d14:	add	x0, x0, #0x8f8
  406d18:	umulh	x1, x1, x2
  406d1c:	fdiv	d0, d1, d0
  406d20:	lsr	x1, x1, #4
  406d24:	bl	404e28 <ferror@plt+0x2518>
  406d28:	ldr	w1, [x19, #800]
  406d2c:	cbz	w1, 406ad0 <ferror@plt+0x41c0>
  406d30:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406d34:	add	x0, x0, #0x918
  406d38:	bl	404e28 <ferror@plt+0x2518>
  406d3c:	b	406ad0 <ferror@plt+0x41c0>
  406d40:	add	x0, sp, #0x20
  406d44:	bl	406838 <ferror@plt+0x3f28>
  406d48:	mov	x1, x0
  406d4c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406d50:	add	x0, x0, #0x818
  406d54:	bl	404e28 <ferror@plt+0x2518>
  406d58:	b	406a78 <ferror@plt+0x4168>
  406d5c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406d60:	add	x0, x0, #0x938
  406d64:	bl	404e28 <ferror@plt+0x2518>
  406d68:	b	406af4 <ferror@plt+0x41e4>
  406d6c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406d70:	add	x0, x0, #0x6b0
  406d74:	bl	404e28 <ferror@plt+0x2518>
  406d78:	ldr	w1, [x19, #728]
  406d7c:	cbz	w1, 40699c <ferror@plt+0x408c>
  406d80:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406d84:	add	x0, x0, #0x6c0
  406d88:	bl	404e28 <ferror@plt+0x2518>
  406d8c:	ldr	w1, [x19, #684]
  406d90:	cbz	w1, 4069a4 <ferror@plt+0x4094>
  406d94:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406d98:	add	x0, x0, #0x6d0
  406d9c:	bl	404e28 <ferror@plt+0x2518>
  406da0:	ldr	x1, [x19, #896]
  406da4:	cbz	x1, 4069ac <ferror@plt+0x409c>
  406da8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406dac:	add	x0, x0, #0x6e0
  406db0:	bl	404e28 <ferror@plt+0x2518>
  406db4:	ldr	x1, [x19, #904]
  406db8:	cbz	x1, 4069b4 <ferror@plt+0x40a4>
  406dbc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406dc0:	add	x0, x0, #0x6f8
  406dc4:	bl	404e28 <ferror@plt+0x2518>
  406dc8:	ldr	x1, [x19, #768]
  406dcc:	cbz	x1, 4069bc <ferror@plt+0x40ac>
  406dd0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406dd4:	add	x0, x0, #0x710
  406dd8:	bl	404e28 <ferror@plt+0x2518>
  406ddc:	ldr	x1, [x19, #776]
  406de0:	cbz	x1, 4069c4 <ferror@plt+0x40b4>
  406de4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406de8:	add	x0, x0, #0x728
  406dec:	bl	404e28 <ferror@plt+0x2518>
  406df0:	ldr	w1, [x19, #784]
  406df4:	cbz	w1, 4069cc <ferror@plt+0x40bc>
  406df8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406dfc:	add	x0, x0, #0x740
  406e00:	bl	404e28 <ferror@plt+0x2518>
  406e04:	ldr	w1, [x19, #788]
  406e08:	cbz	w1, 4069d4 <ferror@plt+0x40c4>
  406e0c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e10:	add	x0, x0, #0x750
  406e14:	bl	404e28 <ferror@plt+0x2518>
  406e18:	ldr	w1, [x19, #792]
  406e1c:	cbz	w1, 4069dc <ferror@plt+0x40cc>
  406e20:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e24:	add	x0, x0, #0x760
  406e28:	bl	404e28 <ferror@plt+0x2518>
  406e2c:	ldr	w1, [x19, #796]
  406e30:	cbz	w1, 4069e4 <ferror@plt+0x40d4>
  406e34:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e38:	add	x0, x0, #0x778
  406e3c:	bl	404e28 <ferror@plt+0x2518>
  406e40:	b	4069e4 <ferror@plt+0x40d4>
  406e44:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e48:	add	x0, x0, #0x6a0
  406e4c:	bl	404e28 <ferror@plt+0x2518>
  406e50:	b	40698c <ferror@plt+0x407c>
  406e54:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e58:	add	x0, x0, #0x690
  406e5c:	bl	404e28 <ferror@plt+0x2518>
  406e60:	b	406984 <ferror@plt+0x4074>
  406e64:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e68:	add	x0, x0, #0x688
  406e6c:	bl	404e28 <ferror@plt+0x2518>
  406e70:	b	40697c <ferror@plt+0x406c>
  406e74:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e78:	add	x0, x0, #0x670
  406e7c:	bl	404e28 <ferror@plt+0x2518>
  406e80:	ldr	w0, [x19, #680]
  406e84:	tbz	w0, #0, 406974 <ferror@plt+0x4064>
  406e88:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e8c:	add	x0, x0, #0x680
  406e90:	bl	404e28 <ferror@plt+0x2518>
  406e94:	b	406974 <ferror@plt+0x4064>
  406e98:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406e9c:	add	x0, x0, #0x668
  406ea0:	bl	404e28 <ferror@plt+0x2518>
  406ea4:	b	40696c <ferror@plt+0x405c>
  406ea8:	ldr	d1, [x19, #672]
  406eac:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406eb0:	add	x0, x0, #0x658
  406eb4:	bl	404e28 <ferror@plt+0x2518>
  406eb8:	b	406960 <ferror@plt+0x4050>
  406ebc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406ec0:	add	x0, x0, #0x648
  406ec4:	bl	404e28 <ferror@plt+0x2518>
  406ec8:	b	406954 <ferror@plt+0x4044>
  406ecc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406ed0:	add	x0, x0, #0x640
  406ed4:	bl	404e28 <ferror@plt+0x2518>
  406ed8:	b	40694c <ferror@plt+0x403c>
  406edc:	ldr	w1, [x19, #704]
  406ee0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406ee4:	ldr	w2, [x19, #708]
  406ee8:	add	x0, x0, #0x630
  406eec:	bl	404e28 <ferror@plt+0x2518>
  406ef0:	b	406940 <ferror@plt+0x4030>
  406ef4:	add	x1, x19, #0x274
  406ef8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406efc:	add	x0, x0, #0x628
  406f00:	bl	404e28 <ferror@plt+0x2518>
  406f04:	b	406938 <ferror@plt+0x4028>
  406f08:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f0c:	add	x0, x0, #0x618
  406f10:	bl	404e28 <ferror@plt+0x2518>
  406f14:	b	406930 <ferror@plt+0x4020>
  406f18:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f1c:	add	x0, x0, #0x608
  406f20:	bl	404e28 <ferror@plt+0x2518>
  406f24:	b	406928 <ferror@plt+0x4018>
  406f28:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f2c:	add	x0, x0, #0x600
  406f30:	bl	404e28 <ferror@plt+0x2518>
  406f34:	b	406920 <ferror@plt+0x4010>
  406f38:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f3c:	add	x0, x0, #0x5f8
  406f40:	bl	404e28 <ferror@plt+0x2518>
  406f44:	b	406918 <ferror@plt+0x4008>
  406f48:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f4c:	add	x0, x0, #0x5f0
  406f50:	bl	404e28 <ferror@plt+0x2518>
  406f54:	b	406910 <ferror@plt+0x4000>
  406f58:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f5c:	add	x0, x0, #0x9e0
  406f60:	bl	404e28 <ferror@plt+0x2518>
  406f64:	ldp	x19, x20, [sp, #16]
  406f68:	ldp	x29, x30, [sp], #96
  406f6c:	ret
  406f70:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f74:	add	x0, x0, #0x9d0
  406f78:	bl	404e28 <ferror@plt+0x2518>
  406f7c:	b	406b5c <ferror@plt+0x424c>
  406f80:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f84:	add	x0, x0, #0x9b8
  406f88:	bl	404e28 <ferror@plt+0x2518>
  406f8c:	b	406b54 <ferror@plt+0x4244>
  406f90:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f94:	add	x0, x0, #0x9a8
  406f98:	bl	404e28 <ferror@plt+0x2518>
  406f9c:	b	406b4c <ferror@plt+0x423c>
  406fa0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406fa4:	add	x0, x0, #0x998
  406fa8:	bl	404e28 <ferror@plt+0x2518>
  406fac:	b	406b44 <ferror@plt+0x4234>
  406fb0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406fb4:	add	x0, x0, #0x988
  406fb8:	bl	404e28 <ferror@plt+0x2518>
  406fbc:	b	406b38 <ferror@plt+0x4228>
  406fc0:	ucvtf	d0, w0
  406fc4:	mov	x0, #0x3f70000000000000    	// #4571153621781053440
  406fc8:	fmov	d1, x0
  406fcc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406fd0:	add	x0, x0, #0x808
  406fd4:	fmul	d0, d0, d1
  406fd8:	bl	404e28 <ferror@plt+0x2518>
  406fdc:	b	406a60 <ferror@plt+0x4150>
  406fe0:	ucvtf	d0, w1
  406fe4:	mov	x0, #0x3f70000000000000    	// #4571153621781053440
  406fe8:	fmov	d1, x0
  406fec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406ff0:	add	x0, x0, #0x7f8
  406ff4:	fmul	d0, d0, d1
  406ff8:	bl	404e28 <ferror@plt+0x2518>
  406ffc:	ldr	x0, [x19, #928]
  407000:	ldr	w0, [x0, #16]
  407004:	cbz	w0, 406a60 <ferror@plt+0x4150>
  407008:	b	406fc0 <ferror@plt+0x46b0>
  40700c:	ucvtf	d1, x0
  407010:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  407014:	ldr	d0, [x19, #872]
  407018:	fmov	d2, x1
  40701c:	lsr	x1, x0, #3
  407020:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407024:	fmul	d1, d1, d2
  407028:	add	x0, x0, #0x8d8
  40702c:	ucvtf	d0, d0
  407030:	umulh	x1, x1, x20
  407034:	fdiv	d0, d1, d0
  407038:	lsr	x1, x1, #4
  40703c:	bl	404e28 <ferror@plt+0x2518>
  407040:	b	406cdc <ferror@plt+0x43cc>
  407044:	nop
  407048:	stp	x29, x30, [sp, #-128]!
  40704c:	mov	w5, w0
  407050:	eor	w4, w0, w0, lsr #8
  407054:	mov	x29, sp
  407058:	str	w0, [sp, #120]
  40705c:	lsr	w0, w0, #16
  407060:	eor	w0, w0, w5, lsr #24
  407064:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  407068:	eor	w0, w0, w4
  40706c:	add	x3, x3, #0xde0
  407070:	add	x3, x3, #0x10
  407074:	and	x0, x0, #0xff
  407078:	stp	x27, x28, [sp, #80]
  40707c:	ldr	x27, [x3, x0, lsl #3]
  407080:	str	xzr, [x1]
  407084:	cbz	x27, 407228 <ferror@plt+0x4918>
  407088:	adrp	x28, 416000 <ferror@plt+0x136f0>
  40708c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407090:	add	x0, x0, #0xa30
  407094:	stp	x19, x20, [sp, #16]
  407098:	mov	w19, w2
  40709c:	stp	x21, x22, [sp, #32]
  4070a0:	mov	x21, x1
  4070a4:	add	x1, x28, #0xa08
  4070a8:	stp	x23, x24, [sp, #48]
  4070ac:	stp	x25, x26, [sp, #64]
  4070b0:	mov	w26, #0x0                   	// #0
  4070b4:	mov	w25, #0x0                   	// #0
  4070b8:	stp	x1, x0, [sp, #104]
  4070bc:	str	wzr, [sp, #124]
  4070c0:	b	4070cc <ferror@plt+0x47bc>
  4070c4:	ldr	x27, [x27]
  4070c8:	cbz	x27, 4071b8 <ferror@plt+0x48a8>
  4070cc:	ldr	w0, [x27, #8]
  4070d0:	ldr	w1, [sp, #120]
  4070d4:	cmp	w1, w0
  4070d8:	b.ne	4070c4 <ferror@plt+0x47b4>  // b.any
  4070dc:	sxtw	x24, w26
  4070e0:	sxtw	x23, w25
  4070e4:	ldr	x0, [x21]
  4070e8:	add	x24, x24, #0x200
  4070ec:	mov	x28, x24
  4070f0:	mov	x22, #0xfffffffffffffe00    	// #-512
  4070f4:	sub	x22, x22, x23
  4070f8:	mov	w20, w26
  4070fc:	ldp	w4, w6, [x27, #12]
  407100:	add	x0, x0, x23
  407104:	cmp	w19, #0x1
  407108:	add	x1, x22, x28
  40710c:	ldr	x3, [x27, #24]
  407110:	b.eq	40717c <ferror@plt+0x486c>  // b.none
  407114:	nop
  407118:	cmp	w19, #0x2
  40711c:	b.eq	40718c <ferror@plt+0x487c>  // b.none
  407120:	adrp	x2, 416000 <ferror@plt+0x136f0>
  407124:	mov	w5, w6
  407128:	add	x2, x2, #0x9f0
  40712c:	bl	4023b0 <snprintf@plt>
  407130:	tbnz	w0, #31, 407148 <ferror@plt+0x4838>
  407134:	sub	w1, w28, w24
  407138:	sub	w2, w26, w25
  40713c:	add	w1, w1, w2
  407140:	cmp	w1, w0
  407144:	b.gt	40719c <ferror@plt+0x488c>
  407148:	ldr	x0, [x21]
  40714c:	mov	x1, x28
  407150:	add	w20, w20, #0x200
  407154:	add	x28, x28, #0x200
  407158:	bl	4024f0 <realloc@plt>
  40715c:	cbz	x0, 407208 <ferror@plt+0x48f8>
  407160:	str	x0, [x21]
  407164:	cmp	w19, #0x1
  407168:	ldp	w4, w6, [x27, #12]
  40716c:	add	x0, x0, x23
  407170:	add	x1, x22, x28
  407174:	ldr	x3, [x27, #24]
  407178:	b.ne	407118 <ferror@plt+0x4808>  // b.any
  40717c:	ldr	x5, [x27, #32]
  407180:	ldr	x2, [sp, #104]
  407184:	bl	4023b0 <snprintf@plt>
  407188:	b	407130 <ferror@plt+0x4820>
  40718c:	ldp	x5, x7, [x27, #32]
  407190:	ldr	x2, [sp, #112]
  407194:	bl	4023b0 <snprintf@plt>
  407198:	b	407130 <ferror@plt+0x4820>
  40719c:	add	w25, w25, w0
  4071a0:	ldr	w0, [sp, #124]
  4071a4:	ldr	x27, [x27]
  4071a8:	add	w0, w0, #0x1
  4071ac:	str	w0, [sp, #124]
  4071b0:	mov	w26, w20
  4071b4:	cbnz	x27, 4070cc <ferror@plt+0x47bc>
  4071b8:	cbz	w25, 4071e8 <ferror@plt+0x48d8>
  4071bc:	ldr	x0, [x21]
  4071c0:	add	x25, x0, w25, sxtw
  4071c4:	sturb	wzr, [x25, #-1]
  4071c8:	ldp	x19, x20, [sp, #16]
  4071cc:	ldp	x21, x22, [sp, #32]
  4071d0:	ldp	x23, x24, [sp, #48]
  4071d4:	ldp	x25, x26, [sp, #64]
  4071d8:	ldr	w0, [sp, #124]
  4071dc:	ldp	x27, x28, [sp, #80]
  4071e0:	ldp	x29, x30, [sp], #128
  4071e4:	ret
  4071e8:	ldr	w0, [sp, #124]
  4071ec:	ldp	x19, x20, [sp, #16]
  4071f0:	ldp	x21, x22, [sp, #32]
  4071f4:	ldp	x23, x24, [sp, #48]
  4071f8:	ldp	x25, x26, [sp, #64]
  4071fc:	ldp	x27, x28, [sp, #80]
  407200:	ldp	x29, x30, [sp], #128
  407204:	ret
  407208:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40720c:	mov	x2, #0x1c                  	// #28
  407210:	mov	x1, #0x1                   	// #1
  407214:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407218:	ldr	x3, [x3, #3504]
  40721c:	add	x0, x0, #0x2a8
  407220:	bl	4026d0 <fwrite@plt>
  407224:	bl	402580 <abort@plt>
  407228:	str	wzr, [sp, #124]
  40722c:	b	4071d8 <ferror@plt+0x48c8>
  407230:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  407234:	add	x1, x1, #0xde0
  407238:	stp	x29, x30, [sp, #-32]!
  40723c:	mov	x29, sp
  407240:	ldr	w2, [x1, #2316]
  407244:	cbnz	w2, 407274 <ferror@plt+0x4964>
  407248:	ldr	w1, [x1, #2320]
  40724c:	cbz	w1, 40726c <ferror@plt+0x495c>
  407250:	ldr	w0, [x0]
  407254:	cbz	w0, 40726c <ferror@plt+0x495c>
  407258:	add	x1, sp, #0x18
  40725c:	mov	w2, #0x0                   	// #0
  407260:	bl	407048 <ferror@plt+0x4738>
  407264:	cmp	w0, #0x0
  407268:	b.gt	407290 <ferror@plt+0x4980>
  40726c:	ldp	x29, x30, [sp], #32
  407270:	ret
  407274:	ldr	w0, [x0]
  407278:	cbz	w0, 40726c <ferror@plt+0x495c>
  40727c:	add	x1, sp, #0x18
  407280:	mov	w2, #0x1                   	// #1
  407284:	bl	407048 <ferror@plt+0x4738>
  407288:	cmp	w0, #0x0
  40728c:	b.le	40726c <ferror@plt+0x495c>
  407290:	ldr	x1, [sp, #24]
  407294:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407298:	add	x0, x0, #0xa60
  40729c:	bl	404e28 <ferror@plt+0x2518>
  4072a0:	ldr	x0, [sp, #24]
  4072a4:	bl	402660 <free@plt>
  4072a8:	ldp	x29, x30, [sp], #32
  4072ac:	ret
  4072b0:	stp	x29, x30, [sp, #-32]!
  4072b4:	mov	x29, sp
  4072b8:	stp	x19, x20, [sp, #16]
  4072bc:	mov	x19, x0
  4072c0:	and	w20, w1, #0xff
  4072c4:	bl	405a08 <ferror@plt+0x30f8>
  4072c8:	ldr	w1, [x19, #544]
  4072cc:	mov	w3, w20
  4072d0:	ldr	w2, [x19, #576]
  4072d4:	add	x0, x19, #0x10
  4072d8:	bl	405e70 <ferror@plt+0x3560>
  4072dc:	ldr	w1, [x19, #548]
  4072e0:	mov	w3, w20
  4072e4:	add	x0, x19, #0x118
  4072e8:	mov	w2, #0x0                   	// #0
  4072ec:	bl	405e70 <ferror@plt+0x3560>
  4072f0:	add	x0, x19, #0x234
  4072f4:	ldp	x19, x20, [sp, #16]
  4072f8:	ldp	x29, x30, [sp], #32
  4072fc:	b	407230 <ferror@plt+0x4920>
  407300:	sub	sp, sp, #0x3c0
  407304:	stp	x29, x30, [sp, #16]
  407308:	add	x29, sp, #0x10
  40730c:	stp	x19, x20, [sp, #32]
  407310:	mov	x19, x0
  407314:	mov	x20, x1
  407318:	add	x0, sp, #0x158
  40731c:	mov	w1, #0x0                   	// #0
  407320:	str	x21, [sp, #48]
  407324:	mov	w21, w2
  407328:	mov	x2, #0x268                 	// #616
  40732c:	bl	402490 <memset@plt>
  407330:	mov	x0, x19
  407334:	add	x3, sp, #0x50
  407338:	add	x2, sp, #0x48
  40733c:	add	x1, sp, #0x40
  407340:	bl	403cd0 <ferror@plt+0x13c0>
  407344:	cbnz	w0, 407448 <ferror@plt+0x4b38>
  407348:	ldr	x1, [sp, #80]
  40734c:	mov	w19, w0
  407350:	ldr	w0, [x20, #4]
  407354:	ldrb	w3, [x1, #1]
  407358:	cmp	w3, #0x41
  40735c:	sub	w1, w3, #0x37
  407360:	sub	w3, w3, #0x30
  407364:	csel	w3, w3, w1, cc  // cc = lo, ul, last
  407368:	asr	w3, w0, w3
  40736c:	tbnz	w3, #0, 407388 <ferror@plt+0x4a78>
  407370:	mov	w0, w19
  407374:	ldp	x29, x30, [sp, #16]
  407378:	ldp	x19, x20, [sp, #32]
  40737c:	ldr	x21, [sp, #48]
  407380:	add	sp, sp, #0x3c0
  407384:	ret
  407388:	ldp	x0, x1, [sp, #64]
  40738c:	mov	w2, w21
  407390:	add	x3, sp, #0x158
  407394:	bl	4053d8 <ferror@plt+0x2ac8>
  407398:	ldr	x0, [x20, #16]
  40739c:	cbz	x0, 4073ac <ferror@plt+0x4a9c>
  4073a0:	add	x1, sp, #0x158
  4073a4:	bl	4064e8 <ferror@plt+0x3bd8>
  4073a8:	cbz	w0, 407370 <ferror@plt+0x4a60>
  4073ac:	ldr	x0, [sp, #80]
  4073b0:	add	x1, sp, #0x3a0
  4073b4:	add	x20, sp, #0x58
  4073b8:	stp	x1, x20, [sp]
  4073bc:	add	x2, sp, #0x158
  4073c0:	add	x6, x2, #0x234
  4073c4:	add	x5, x2, #0x238
  4073c8:	add	x4, x2, #0x22c
  4073cc:	add	x3, x2, #0x230
  4073d0:	add	x7, sp, #0x394
  4073d4:	add	x2, x2, #0x228
  4073d8:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4073dc:	add	x1, x1, #0xa70
  4073e0:	strb	wzr, [sp, #88]
  4073e4:	bl	4027f0 <__isoc99_sscanf@plt>
  4073e8:	cmp	w0, #0x8
  4073ec:	b.gt	4073f4 <ferror@plt+0x4ae4>
  4073f0:	strb	wzr, [sp, #88]
  4073f4:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x230>
  4073f8:	adrp	x3, 416000 <ferror@plt+0x136f0>
  4073fc:	add	x3, x3, #0x308
  407400:	mov	w2, #0x11                  	// #17
  407404:	ldr	x4, [x1, #1760]
  407408:	add	x0, sp, #0x158
  40740c:	mov	w1, #0x0                   	// #0
  407410:	cmp	x4, x3
  407414:	csel	w2, w2, wzr, eq  // eq = none
  407418:	str	w2, [sp, #352]
  40741c:	bl	4072b0 <ferror@plt+0x49a0>
  407420:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  407424:	ldr	w0, [x0, #1624]
  407428:	cbz	w0, 407370 <ferror@plt+0x4a60>
  40742c:	ldrb	w0, [sp, #88]
  407430:	cbz	w0, 407370 <ferror@plt+0x4a60>
  407434:	mov	x1, x20
  407438:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40743c:	add	x0, x0, #0xaa0
  407440:	bl	404e28 <ferror@plt+0x2518>
  407444:	b	407370 <ferror@plt+0x4a60>
  407448:	mov	w19, #0xffffffff            	// #-1
  40744c:	b	407370 <ferror@plt+0x4a60>
  407450:	sub	sp, sp, #0x3a0
  407454:	mov	x2, #0x268                 	// #616
  407458:	mov	w1, #0x0                   	// #0
  40745c:	stp	x29, x30, [sp]
  407460:	mov	x29, sp
  407464:	str	x19, [sp, #16]
  407468:	mov	x19, x0
  40746c:	add	x0, sp, #0x138
  407470:	stp	xzr, xzr, [sp, #32]
  407474:	stp	xzr, xzr, [sp, #48]
  407478:	str	xzr, [sp, #64]
  40747c:	stp	xzr, xzr, [sp, #72]
  407480:	stp	xzr, xzr, [sp, #88]
  407484:	stp	xzr, xzr, [sp, #104]
  407488:	stp	xzr, xzr, [sp, #120]
  40748c:	stp	xzr, xzr, [sp, #136]
  407490:	stp	xzr, xzr, [sp, #152]
  407494:	stp	xzr, xzr, [sp, #168]
  407498:	stp	xzr, xzr, [sp, #184]
  40749c:	str	xzr, [sp, #200]
  4074a0:	stp	xzr, xzr, [sp, #208]
  4074a4:	stp	xzr, xzr, [sp, #224]
  4074a8:	stp	xzr, xzr, [sp, #240]
  4074ac:	stp	xzr, xzr, [sp, #256]
  4074b0:	stp	xzr, xzr, [sp, #272]
  4074b4:	stp	xzr, xzr, [sp, #288]
  4074b8:	str	xzr, [sp, #304]
  4074bc:	bl	402490 <memset@plt>
  4074c0:	mov	x2, x19
  4074c4:	add	x0, sp, #0x78
  4074c8:	mov	w1, #0xa                   	// #10
  4074cc:	ldr	w3, [x2], #16
  4074d0:	sub	w3, w3, #0x10
  4074d4:	bl	415450 <ferror@plt+0x12b40>
  4074d8:	ldr	x2, [sp, #136]
  4074dc:	cbz	x2, 40764c <ferror@plt+0x4d3c>
  4074e0:	ldrh	w3, [x2], #4
  4074e4:	mov	w1, #0xc                   	// #12
  4074e8:	add	x0, sp, #0xd0
  4074ec:	sub	w3, w3, #0x4
  4074f0:	bl	415450 <ferror@plt+0x12b40>
  4074f4:	ldr	x2, [sp, #248]
  4074f8:	mov	w1, #0x4                   	// #4
  4074fc:	add	x0, sp, #0x20
  407500:	ldrh	w3, [x2], #4
  407504:	sub	w3, w3, #0x4
  407508:	bl	415450 <ferror@plt+0x12b40>
  40750c:	ldr	x1, [sp, #256]
  407510:	mov	w0, #0x1e                  	// #30
  407514:	ldr	x2, [sp, #280]
  407518:	strh	w0, [sp, #334]
  40751c:	ldr	w1, [x1, #4]
  407520:	add	x0, sp, #0x138
  407524:	str	w1, [sp, #320]
  407528:	ldr	x1, [sp, #272]
  40752c:	ldr	w2, [x2, #4]
  407530:	str	w2, [sp, #864]
  407534:	ldr	x2, [sp, #264]
  407538:	ldr	w1, [x1, #4]
  40753c:	str	w1, [sp, #880]
  407540:	ldr	x1, [sp, #32]
  407544:	ldr	w2, [x2, #4]
  407548:	str	w2, [sp, #876]
  40754c:	ldr	x2, [sp, #40]
  407550:	ldr	w1, [x1, #4]
  407554:	str	w1, [sp, #868]
  407558:	ldr	x1, [sp, #288]
  40755c:	ldr	w2, [x2, #4]
  407560:	str	w2, [sp, #872]
  407564:	ldur	x1, [x1, #4]
  407568:	str	x1, [sp, #896]
  40756c:	bl	405a08 <ferror@plt+0x30f8>
  407570:	ldp	x0, x1, [sp, #216]
  407574:	bl	4061f8 <ferror@plt+0x38e8>
  407578:	ldr	x2, [sp, #232]
  40757c:	cbz	x2, 407660 <ferror@plt+0x4d50>
  407580:	ldrh	w3, [x2], #4
  407584:	mov	w1, #0x5                   	// #5
  407588:	add	x0, sp, #0x48
  40758c:	sub	w3, w3, #0x4
  407590:	bl	415450 <ferror@plt+0x12b40>
  407594:	ldp	x0, x1, [sp, #88]
  407598:	bl	4061f8 <ferror@plt+0x38e8>
  40759c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  4075a0:	ldr	w0, [x0, #1624]
  4075a4:	cbnz	w0, 407688 <ferror@plt+0x4d78>
  4075a8:	add	x0, sp, #0x36c
  4075ac:	bl	407230 <ferror@plt+0x4920>
  4075b0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x230>
  4075b4:	ldr	w0, [x0, #1780]
  4075b8:	cbz	w0, 40764c <ferror@plt+0x4d3c>
  4075bc:	adrp	x2, 43b000 <stdin@@GLIBC_2.17+0x7230>
  4075c0:	ldr	w1, [sp, #320]
  4075c4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4075c8:	add	x0, x0, #0xd10
  4075cc:	ldr	w2, [x2, #1628]
  4075d0:	add	x0, x0, #0x128
  4075d4:	ldr	x1, [x0, x1, lsl #3]
  4075d8:	cbnz	w2, 407694 <ferror@plt+0x4d84>
  4075dc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4075e0:	add	x0, x0, #0xae0
  4075e4:	bl	404e28 <ferror@plt+0x2518>
  4075e8:	ldr	x0, [sp, #48]
  4075ec:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4075f0:	add	x1, x1, #0xab0
  4075f4:	cbz	x0, 4076b0 <ferror@plt+0x4da0>
  4075f8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4075fc:	add	x0, x0, #0xaf0
  407600:	bl	404e28 <ferror@plt+0x2518>
  407604:	ldr	x1, [sp, #64]
  407608:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40760c:	add	x0, x0, #0xb00
  407610:	ldr	w1, [x1, #4]
  407614:	bl	404e28 <ferror@plt+0x2518>
  407618:	ldr	x0, [sp, #240]
  40761c:	cbz	x0, 40762c <ferror@plt+0x4d1c>
  407620:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407624:	add	x0, x0, #0xb10
  407628:	bl	404e28 <ferror@plt+0x2518>
  40762c:	ldr	x0, [sp, #80]
  407630:	cbz	x0, 40764c <ferror@plt+0x4d3c>
  407634:	ldp	x1, x2, [sp, #104]
  407638:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40763c:	add	x0, x0, #0xb18
  407640:	ldr	w1, [x1, #4]
  407644:	ldr	w2, [x2, #4]
  407648:	bl	404e28 <ferror@plt+0x2518>
  40764c:	mov	w0, #0x0                   	// #0
  407650:	ldp	x29, x30, [sp]
  407654:	ldr	x19, [sp, #16]
  407658:	add	sp, sp, #0x3a0
  40765c:	ret
  407660:	adrp	x2, 419000 <ferror@plt+0x166f0>
  407664:	add	x2, x2, #0x318
  407668:	mov	x0, x2
  40766c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  407670:	mov	x3, #0x0                   	// #0
  407674:	add	x1, x1, #0xac8
  407678:	bl	405df0 <ferror@plt+0x34e0>
  40767c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  407680:	ldr	w0, [x0, #1624]
  407684:	cbz	w0, 4075a8 <ferror@plt+0x4c98>
  407688:	add	x0, sp, #0x138
  40768c:	bl	404fd0 <ferror@plt+0x26c0>
  407690:	b	4075a8 <ferror@plt+0x4c98>
  407694:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407698:	add	x0, x0, #0xad0
  40769c:	bl	404e28 <ferror@plt+0x2518>
  4076a0:	ldr	x0, [sp, #48]
  4076a4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4076a8:	add	x1, x1, #0xab0
  4076ac:	cbnz	x0, 4075f8 <ferror@plt+0x4ce8>
  4076b0:	ldr	x2, [sp, #56]
  4076b4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4076b8:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4076bc:	add	x0, x0, #0xac0
  4076c0:	add	x1, x1, #0xab8
  4076c4:	cmp	x2, #0x0
  4076c8:	csel	x1, x1, x0, ne  // ne = any
  4076cc:	b	4075f8 <ferror@plt+0x4ce8>
  4076d0:	stp	x29, x30, [sp, #-32]!
  4076d4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4076d8:	add	x1, x1, #0xd10
  4076dc:	mov	x29, sp
  4076e0:	ldr	w2, [x0, #616]
  4076e4:	add	x1, x1, #0x158
  4076e8:	stp	x19, x20, [sp, #16]
  4076ec:	mov	x19, x0
  4076f0:	ldr	w0, [x0, #620]
  4076f4:	ldr	x20, [x1, x2, lsl #3]
  4076f8:	bl	404ce0 <ferror@plt+0x23d0>
  4076fc:	mov	x2, x0
  407700:	ldr	w3, [x19, #804]
  407704:	mov	x1, x20
  407708:	ldp	x19, x20, [sp, #16]
  40770c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407710:	ldp	x29, x30, [sp], #32
  407714:	add	x0, x0, #0xb28
  407718:	b	404e28 <ferror@plt+0x2518>
  40771c:	nop
  407720:	sub	sp, sp, #0x570
  407724:	stp	x29, x30, [sp, #96]
  407728:	add	x29, sp, #0x60
  40772c:	str	x23, [sp, #144]
  407730:	adrp	x23, 43b000 <stdin@@GLIBC_2.17+0x7230>
  407734:	stp	x19, x20, [sp, #112]
  407738:	mov	x20, x0
  40773c:	add	x0, sp, #0x1c8
  407740:	stp	x21, x22, [sp, #128]
  407744:	mov	x21, x1
  407748:	mov	w22, w2
  40774c:	mov	w1, #0x0                   	// #0
  407750:	mov	x2, #0x3a8                 	// #936
  407754:	stp	wzr, wzr, [sp, #168]
  407758:	bl	402490 <memset@plt>
  40775c:	ldr	w19, [x23, #1668]
  407760:	cbz	w19, 407950 <ferror@plt+0x5040>
  407764:	mov	x0, x20
  407768:	add	x3, sp, #0xc0
  40776c:	add	x2, sp, #0xb8
  407770:	add	x1, sp, #0xb0
  407774:	bl	403cd0 <ferror@plt+0x13c0>
  407778:	mov	w20, w0
  40777c:	cbnz	w0, 4079d0 <ferror@plt+0x50c0>
  407780:	ldr	x1, [sp, #192]
  407784:	ldr	w0, [x21, #4]
  407788:	ldrb	w3, [x1, #1]
  40778c:	cmp	w3, #0x41
  407790:	sub	w1, w3, #0x37
  407794:	sub	w3, w3, #0x30
  407798:	csel	w3, w3, w1, cc  // cc = lo, ul, last
  40779c:	asr	w3, w0, w3
  4077a0:	tbnz	w3, #0, 4077c0 <ferror@plt+0x4eb0>
  4077a4:	mov	w0, w20
  4077a8:	ldp	x29, x30, [sp, #96]
  4077ac:	ldp	x19, x20, [sp, #112]
  4077b0:	ldp	x21, x22, [sp, #128]
  4077b4:	ldr	x23, [sp, #144]
  4077b8:	add	sp, sp, #0x570
  4077bc:	ret
  4077c0:	ldp	x0, x1, [sp, #176]
  4077c4:	mov	w2, w22
  4077c8:	add	x3, sp, #0x1c8
  4077cc:	bl	4053d8 <ferror@plt+0x2ac8>
  4077d0:	ldr	x0, [x21, #16]
  4077d4:	cbz	x0, 4077e4 <ferror@plt+0x4ed4>
  4077d8:	add	x1, sp, #0x1c8
  4077dc:	bl	4064e8 <ferror@plt+0x3bd8>
  4077e0:	cbz	w0, 4077a4 <ferror@plt+0x4e94>
  4077e4:	add	x1, sp, #0x1c8
  4077e8:	add	x8, sp, #0x474
  4077ec:	ldr	x0, [sp, #192]
  4077f0:	add	x9, x1, #0x2d8
  4077f4:	add	x10, x1, #0x270
  4077f8:	add	x2, x1, #0x2a8
  4077fc:	add	x5, x1, #0x248
  407800:	add	x6, x1, #0x23c
  407804:	add	x7, x1, #0x234
  407808:	add	x3, sp, #0xac
  40780c:	add	x4, sp, #0xa8
  407810:	add	x1, x1, #0x238
  407814:	add	x21, sp, #0xc8
  407818:	stp	x1, x10, [sp]
  40781c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  407820:	stp	x7, x6, [sp, #16]
  407824:	add	x1, x1, #0xb40
  407828:	add	x7, sp, #0x4ec
  40782c:	stp	x5, x4, [sp, #32]
  407830:	add	x6, sp, #0x434
  407834:	add	x5, sp, #0x430
  407838:	stp	x3, x2, [sp, #48]
  40783c:	add	x4, sp, #0x3f4
  407840:	add	x3, sp, #0x3f8
  407844:	stp	x9, x8, [sp, #64]
  407848:	add	x2, sp, #0x3f0
  40784c:	str	x21, [sp, #80]
  407850:	strb	wzr, [sp, #200]
  407854:	bl	4027f0 <__isoc99_sscanf@plt>
  407858:	cmp	w0, #0x10
  40785c:	b.le	407960 <ferror@plt+0x5050>
  407860:	ldr	w2, [sp, #1136]
  407864:	ldp	w3, w0, [sp, #168]
  407868:	add	w2, w2, w2, lsr #31
  40786c:	ldr	w1, [sp, #1140]
  407870:	scvtf	d3, w3
  407874:	scvtf	d0, w0
  407878:	asr	w2, w2, #1
  40787c:	ldr	w0, [sp, #1072]
  407880:	cmp	w0, #0x1
  407884:	b.eq	407998 <ferror@plt+0x5088>  // b.none
  407888:	ldr	w4, [sp, #1080]
  40788c:	scvtf	d2, w19
  407890:	ldr	w0, [sp, #1076]
  407894:	mov	w5, #0x3e8                 	// #1000
  407898:	cmn	w1, #0x1
  40789c:	csel	w1, w1, wzr, ne  // ne = any
  4078a0:	str	w1, [sp, #1140]
  4078a4:	add	w1, w19, w19, lsl #1
  4078a8:	str	w2, [sp, #1136]
  4078ac:	fdiv	d0, d0, d2
  4078b0:	madd	w0, w0, w5, w19
  4078b4:	str	w4, [sp, #1260]
  4078b8:	movi	d1, #0x0
  4078bc:	sub	w0, w0, #0x1
  4078c0:	cmp	w1, w3
  4078c4:	udiv	w19, w0, w19
  4078c8:	str	w19, [sp, #1076]
  4078cc:	str	d0, [sp, #1112]
  4078d0:	b.eq	4078d8 <ferror@plt+0x4fc8>  // b.none
  4078d4:	fdiv	d1, d3, d2
  4078d8:	mov	w2, #0x6                   	// #6
  4078dc:	adrp	x19, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4078e0:	add	x19, x19, #0xde0
  4078e4:	add	x0, sp, #0x1c8
  4078e8:	mov	w1, #0x0                   	// #0
  4078ec:	str	w2, [sp, #464]
  4078f0:	str	d1, [sp, #1104]
  4078f4:	bl	4072b0 <ferror@plt+0x49a0>
  4078f8:	ldr	w0, [x19, #2328]
  4078fc:	cbz	w0, 407918 <ferror@plt+0x5008>
  407900:	ldr	w0, [sp, #1072]
  407904:	cbz	w0, 407918 <ferror@plt+0x5008>
  407908:	cmp	w0, #0x4
  40790c:	b.hi	4079c4 <ferror@plt+0x50b4>  // b.pmore
  407910:	add	x0, sp, #0x1c8
  407914:	bl	4076d0 <ferror@plt+0x4dc0>
  407918:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40791c:	ldr	w0, [x0, #1624]
  407920:	cbnz	w0, 4079a0 <ferror@plt+0x5090>
  407924:	ldr	w0, [x19, #2332]
  407928:	cbz	w0, 4077a4 <ferror@plt+0x4e94>
  40792c:	add	x0, sp, #0x1c8
  407930:	bl	4068f8 <ferror@plt+0x3fe8>
  407934:	mov	w0, w20
  407938:	ldp	x29, x30, [sp, #96]
  40793c:	ldp	x19, x20, [sp, #112]
  407940:	ldp	x21, x22, [sp, #128]
  407944:	ldr	x23, [sp, #144]
  407948:	add	sp, sp, #0x570
  40794c:	ret
  407950:	bl	40db58 <ferror@plt+0xb248>
  407954:	mov	w19, w0
  407958:	str	w0, [x23, #1668]
  40795c:	b	407764 <ferror@plt+0x4e54>
  407960:	strb	wzr, [sp, #200]
  407964:	cmp	w0, #0xb
  407968:	b.gt	4079d8 <ferror@plt+0x50c8>
  40796c:	movi	d3, #0x0
  407970:	mov	w0, #0x2                   	// #2
  407974:	stp	wzr, wzr, [sp, #168]
  407978:	mov	w3, #0x0                   	// #0
  40797c:	str	w0, [sp, #1184]
  407980:	mov	w2, #0x0                   	// #0
  407984:	ldr	w0, [sp, #1072]
  407988:	mov	w1, #0xffffffff            	// #-1
  40798c:	fmov	d0, d3
  407990:	cmp	w0, #0x1
  407994:	b.ne	407888 <ferror@plt+0x4f78>  // b.any
  407998:	ldr	w4, [sp, #1260]
  40799c:	b	40788c <ferror@plt+0x4f7c>
  4079a0:	add	x0, sp, #0x1c8
  4079a4:	bl	404fd0 <ferror@plt+0x26c0>
  4079a8:	ldrb	w0, [sp, #200]
  4079ac:	cbz	w0, 407924 <ferror@plt+0x5014>
  4079b0:	mov	x1, x21
  4079b4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4079b8:	add	x0, x0, #0xaa0
  4079bc:	bl	404e28 <ferror@plt+0x2518>
  4079c0:	b	407924 <ferror@plt+0x5014>
  4079c4:	mov	w0, #0x5                   	// #5
  4079c8:	str	w0, [sp, #1072]
  4079cc:	b	407910 <ferror@plt+0x5000>
  4079d0:	mov	w20, #0xffffffff            	// #-1
  4079d4:	b	4077a4 <ferror@plt+0x4e94>
  4079d8:	ldr	w2, [sp, #1136]
  4079dc:	mov	w4, #0x2                   	// #2
  4079e0:	ldp	w3, w0, [sp, #168]
  4079e4:	ldr	w1, [sp, #1140]
  4079e8:	sdiv	w2, w2, w4
  4079ec:	scvtf	d3, w3
  4079f0:	scvtf	d0, w0
  4079f4:	b	40787c <ferror@plt+0x4f6c>
  4079f8:	stp	x29, x30, [sp, #-32]!
  4079fc:	adrp	x2, 43b000 <stdin@@GLIBC_2.17+0x7230>
  407a00:	mov	x29, sp
  407a04:	str	x19, [sp, #16]
  407a08:	mov	x19, x1
  407a0c:	mov	x1, x0
  407a10:	ldr	w0, [x2, #1628]
  407a14:	cbz	w0, 407a48 <ferror@plt+0x5138>
  407a18:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407a1c:	add	x0, x0, #0xb80
  407a20:	bl	404e28 <ferror@plt+0x2518>
  407a24:	ldr	w1, [x19]
  407a28:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407a2c:	add	x0, x0, #0xb90
  407a30:	bl	404e28 <ferror@plt+0x2518>
  407a34:	ldr	x19, [sp, #16]
  407a38:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407a3c:	ldp	x29, x30, [sp], #32
  407a40:	add	x0, x0, #0xb38
  407a44:	b	404e28 <ferror@plt+0x2518>
  407a48:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407a4c:	add	x0, x0, #0xb88
  407a50:	bl	404e28 <ferror@plt+0x2518>
  407a54:	b	407a24 <ferror@plt+0x5114>
  407a58:	stp	x29, x30, [sp, #-48]!
  407a5c:	mov	w1, #0x7                   	// #7
  407a60:	mov	x29, sp
  407a64:	stp	x21, x22, [sp, #32]
  407a68:	mov	x22, x0
  407a6c:	stp	x19, x20, [sp, #16]
  407a70:	bl	405040 <ferror@plt+0x2730>
  407a74:	ldr	x21, [x22, #96]
  407a78:	cbz	x21, 407ae8 <ferror@plt+0x51d8>
  407a7c:	mov	x0, x21
  407a80:	add	x19, x21, #0x84
  407a84:	ldrh	w20, [x0], #4
  407a88:	bl	4067f8 <ferror@plt+0x3ee8>
  407a8c:	mov	x1, x0
  407a90:	adrp	x2, 416000 <ferror@plt+0x136f0>
  407a94:	add	x0, x2, #0xba0
  407a98:	bl	404e28 <ferror@plt+0x2518>
  407a9c:	sub	w0, w20, #0x84
  407aa0:	cmp	w0, #0x0
  407aa4:	b.le	407ae8 <ferror@plt+0x51d8>
  407aa8:	sub	w0, w20, #0x85
  407aac:	adrp	x20, 416000 <ferror@plt+0x136f0>
  407ab0:	add	x20, x20, #0xbb0
  407ab4:	lsr	w0, w0, #7
  407ab8:	lsl	w0, w0, #7
  407abc:	add	x0, x0, #0x104
  407ac0:	add	x21, x21, x0
  407ac4:	nop
  407ac8:	mov	x0, x19
  407acc:	bl	4067f8 <ferror@plt+0x3ee8>
  407ad0:	add	x19, x19, #0x80
  407ad4:	mov	x1, x0
  407ad8:	mov	x0, x20
  407adc:	bl	404e28 <ferror@plt+0x2518>
  407ae0:	cmp	x19, x21
  407ae4:	b.ne	407ac8 <ferror@plt+0x51b8>  // b.any
  407ae8:	ldr	x21, [x22, #104]
  407aec:	cbz	x21, 407b58 <ferror@plt+0x5248>
  407af0:	mov	x0, x21
  407af4:	add	x19, x21, #0x84
  407af8:	ldrh	w20, [x0], #4
  407afc:	bl	4067f8 <ferror@plt+0x3ee8>
  407b00:	mov	x1, x0
  407b04:	adrp	x2, 416000 <ferror@plt+0x136f0>
  407b08:	add	x0, x2, #0xbb8
  407b0c:	bl	404e28 <ferror@plt+0x2518>
  407b10:	sub	w0, w20, #0x84
  407b14:	cmp	w0, #0x0
  407b18:	b.le	407b58 <ferror@plt+0x5248>
  407b1c:	sub	w0, w20, #0x85
  407b20:	adrp	x20, 416000 <ferror@plt+0x136f0>
  407b24:	add	x20, x20, #0xbb0
  407b28:	lsr	w0, w0, #7
  407b2c:	lsl	w0, w0, #7
  407b30:	add	x0, x0, #0x104
  407b34:	add	x21, x21, x0
  407b38:	mov	x0, x19
  407b3c:	bl	4067f8 <ferror@plt+0x3ee8>
  407b40:	add	x19, x19, #0x80
  407b44:	mov	x1, x0
  407b48:	mov	x0, x20
  407b4c:	bl	404e28 <ferror@plt+0x2518>
  407b50:	cmp	x19, x21
  407b54:	b.ne	407b38 <ferror@plt+0x5228>  // b.any
  407b58:	ldr	x19, [x22, #16]
  407b5c:	cbz	x19, 407c28 <ferror@plt+0x5318>
  407b60:	ldrh	w2, [x19], #4
  407b64:	sub	w2, w2, #0x4
  407b68:	cmp	w2, #0x16f
  407b6c:	b.ls	407e7c <ferror@plt+0x556c>  // b.plast
  407b70:	ldr	w1, [x19]
  407b74:	cbnz	w1, 407e64 <ferror@plt+0x5554>
  407b78:	ldr	w1, [x19, #4]
  407b7c:	cbnz	w1, 407e3c <ferror@plt+0x552c>
  407b80:	ldr	w1, [x19, #8]
  407b84:	cbnz	w1, 407e24 <ferror@plt+0x5514>
  407b88:	ldrh	w1, [x19, #12]
  407b8c:	cbnz	w1, 407e0c <ferror@plt+0x54fc>
  407b90:	ldrh	w1, [x19, #14]
  407b94:	cbnz	w1, 407df4 <ferror@plt+0x54e4>
  407b98:	ldrh	w1, [x19, #16]
  407b9c:	cbnz	w1, 407ddc <ferror@plt+0x54cc>
  407ba0:	ldrh	w1, [x19, #18]
  407ba4:	cbnz	w1, 407dc4 <ferror@plt+0x54b4>
  407ba8:	ldr	w1, [x19, #24]
  407bac:	cbnz	w1, 407dac <ferror@plt+0x549c>
  407bb0:	ldr	w1, [x19, #28]
  407bb4:	cbnz	w1, 407d94 <ferror@plt+0x5484>
  407bb8:	ldr	w1, [x19, #32]
  407bbc:	cbnz	w1, 407d7c <ferror@plt+0x546c>
  407bc0:	ldr	w1, [x19, #36]
  407bc4:	cbnz	w1, 407d64 <ferror@plt+0x5454>
  407bc8:	ldr	w1, [x19, #40]
  407bcc:	cbnz	w1, 407d4c <ferror@plt+0x543c>
  407bd0:	ldr	w1, [x19, #44]
  407bd4:	cbnz	w1, 407d34 <ferror@plt+0x5424>
  407bd8:	ldr	w1, [x19, #48]
  407bdc:	cbnz	w1, 407d1c <ferror@plt+0x540c>
  407be0:	ldrb	w1, [x19, #52]
  407be4:	cbnz	w1, 407d04 <ferror@plt+0x53f4>
  407be8:	ldrb	w1, [x19, #53]
  407bec:	cbnz	w1, 407cec <ferror@plt+0x53dc>
  407bf0:	ldr	w1, [x19, #344]
  407bf4:	cbnz	w1, 407cd4 <ferror@plt+0x53c4>
  407bf8:	ldr	w1, [x19, #348]
  407bfc:	cbnz	w1, 407cbc <ferror@plt+0x53ac>
  407c00:	ldr	w1, [x19, #352]
  407c04:	cbnz	w1, 407ca4 <ferror@plt+0x5394>
  407c08:	ldrb	w1, [x19, #356]
  407c0c:	cbnz	w1, 407c8c <ferror@plt+0x537c>
  407c10:	ldrb	w1, [x19, #357]
  407c14:	cbnz	w1, 407c74 <ferror@plt+0x5364>
  407c18:	ldrb	w1, [x19, #358]
  407c1c:	cbnz	w1, 407c5c <ferror@plt+0x534c>
  407c20:	ldrb	w1, [x19, #359]
  407c24:	cbnz	w1, 407c3c <ferror@plt+0x532c>
  407c28:	mov	sp, x29
  407c2c:	ldp	x19, x20, [sp, #16]
  407c30:	ldp	x21, x22, [sp, #32]
  407c34:	ldp	x29, x30, [sp], #48
  407c38:	ret
  407c3c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407c40:	add	x0, x0, #0xd20
  407c44:	bl	404e28 <ferror@plt+0x2518>
  407c48:	mov	sp, x29
  407c4c:	ldp	x19, x20, [sp, #16]
  407c50:	ldp	x21, x22, [sp, #32]
  407c54:	ldp	x29, x30, [sp], #48
  407c58:	ret
  407c5c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407c60:	add	x0, x0, #0xd10
  407c64:	bl	404e28 <ferror@plt+0x2518>
  407c68:	ldrb	w1, [x19, #359]
  407c6c:	cbz	w1, 407c28 <ferror@plt+0x5318>
  407c70:	b	407c3c <ferror@plt+0x532c>
  407c74:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407c78:	add	x0, x0, #0xd00
  407c7c:	bl	404e28 <ferror@plt+0x2518>
  407c80:	ldrb	w1, [x19, #358]
  407c84:	cbz	w1, 407c20 <ferror@plt+0x5310>
  407c88:	b	407c5c <ferror@plt+0x534c>
  407c8c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407c90:	add	x0, x0, #0xcf0
  407c94:	bl	404e28 <ferror@plt+0x2518>
  407c98:	ldrb	w1, [x19, #357]
  407c9c:	cbz	w1, 407c18 <ferror@plt+0x5308>
  407ca0:	b	407c74 <ferror@plt+0x5364>
  407ca4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407ca8:	add	x0, x0, #0xce0
  407cac:	bl	404e28 <ferror@plt+0x2518>
  407cb0:	ldrb	w1, [x19, #356]
  407cb4:	cbz	w1, 407c10 <ferror@plt+0x5300>
  407cb8:	b	407c8c <ferror@plt+0x537c>
  407cbc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407cc0:	add	x0, x0, #0xcd0
  407cc4:	bl	404e28 <ferror@plt+0x2518>
  407cc8:	ldr	w1, [x19, #352]
  407ccc:	cbz	w1, 407c08 <ferror@plt+0x52f8>
  407cd0:	b	407ca4 <ferror@plt+0x5394>
  407cd4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407cd8:	add	x0, x0, #0xcc0
  407cdc:	bl	404e28 <ferror@plt+0x2518>
  407ce0:	ldr	w1, [x19, #348]
  407ce4:	cbz	w1, 407c00 <ferror@plt+0x52f0>
  407ce8:	b	407cbc <ferror@plt+0x53ac>
  407cec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407cf0:	add	x0, x0, #0xcb0
  407cf4:	bl	404e28 <ferror@plt+0x2518>
  407cf8:	ldr	w1, [x19, #344]
  407cfc:	cbz	w1, 407bf8 <ferror@plt+0x52e8>
  407d00:	b	407cd4 <ferror@plt+0x53c4>
  407d04:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407d08:	add	x0, x0, #0xca0
  407d0c:	bl	404e28 <ferror@plt+0x2518>
  407d10:	ldrb	w1, [x19, #53]
  407d14:	cbz	w1, 407bf0 <ferror@plt+0x52e0>
  407d18:	b	407cec <ferror@plt+0x53dc>
  407d1c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407d20:	add	x0, x0, #0xc90
  407d24:	bl	404e28 <ferror@plt+0x2518>
  407d28:	ldrb	w1, [x19, #52]
  407d2c:	cbz	w1, 407be8 <ferror@plt+0x52d8>
  407d30:	b	407d04 <ferror@plt+0x53f4>
  407d34:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407d38:	add	x0, x0, #0xc80
  407d3c:	bl	404e28 <ferror@plt+0x2518>
  407d40:	ldr	w1, [x19, #48]
  407d44:	cbz	w1, 407be0 <ferror@plt+0x52d0>
  407d48:	b	407d1c <ferror@plt+0x540c>
  407d4c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407d50:	add	x0, x0, #0xc70
  407d54:	bl	404e28 <ferror@plt+0x2518>
  407d58:	ldr	w1, [x19, #44]
  407d5c:	cbz	w1, 407bd8 <ferror@plt+0x52c8>
  407d60:	b	407d34 <ferror@plt+0x5424>
  407d64:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407d68:	add	x0, x0, #0xc60
  407d6c:	bl	404e28 <ferror@plt+0x2518>
  407d70:	ldr	w1, [x19, #40]
  407d74:	cbz	w1, 407bd0 <ferror@plt+0x52c0>
  407d78:	b	407d4c <ferror@plt+0x543c>
  407d7c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407d80:	add	x0, x0, #0xc50
  407d84:	bl	404e28 <ferror@plt+0x2518>
  407d88:	ldr	w1, [x19, #36]
  407d8c:	cbz	w1, 407bc8 <ferror@plt+0x52b8>
  407d90:	b	407d64 <ferror@plt+0x5454>
  407d94:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407d98:	add	x0, x0, #0xc40
  407d9c:	bl	404e28 <ferror@plt+0x2518>
  407da0:	ldr	w1, [x19, #32]
  407da4:	cbz	w1, 407bc0 <ferror@plt+0x52b0>
  407da8:	b	407d7c <ferror@plt+0x546c>
  407dac:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407db0:	add	x0, x0, #0xc30
  407db4:	bl	404e28 <ferror@plt+0x2518>
  407db8:	ldr	w1, [x19, #28]
  407dbc:	cbz	w1, 407bb8 <ferror@plt+0x52a8>
  407dc0:	b	407d94 <ferror@plt+0x5484>
  407dc4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407dc8:	add	x0, x0, #0xc20
  407dcc:	bl	404e28 <ferror@plt+0x2518>
  407dd0:	ldr	w1, [x19, #24]
  407dd4:	cbz	w1, 407bb0 <ferror@plt+0x52a0>
  407dd8:	b	407dac <ferror@plt+0x549c>
  407ddc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407de0:	add	x0, x0, #0xc10
  407de4:	bl	404e28 <ferror@plt+0x2518>
  407de8:	ldrh	w1, [x19, #18]
  407dec:	cbz	w1, 407ba8 <ferror@plt+0x5298>
  407df0:	b	407dc4 <ferror@plt+0x54b4>
  407df4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407df8:	add	x0, x0, #0xc00
  407dfc:	bl	404e28 <ferror@plt+0x2518>
  407e00:	ldrh	w1, [x19, #16]
  407e04:	cbz	w1, 407ba0 <ferror@plt+0x5290>
  407e08:	b	407ddc <ferror@plt+0x54cc>
  407e0c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407e10:	add	x0, x0, #0xbf0
  407e14:	bl	404e28 <ferror@plt+0x2518>
  407e18:	ldrh	w1, [x19, #14]
  407e1c:	cbz	w1, 407b98 <ferror@plt+0x5288>
  407e20:	b	407df4 <ferror@plt+0x54e4>
  407e24:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407e28:	add	x0, x0, #0xbe0
  407e2c:	bl	404e28 <ferror@plt+0x2518>
  407e30:	ldrh	w1, [x19, #12]
  407e34:	cbz	w1, 407b90 <ferror@plt+0x5280>
  407e38:	b	407e0c <ferror@plt+0x54fc>
  407e3c:	adrp	x2, 417000 <ferror@plt+0x146f0>
  407e40:	add	x2, x2, #0xd10
  407e44:	add	x2, x2, #0x28
  407e48:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407e4c:	add	x0, x0, #0xbd0
  407e50:	ldr	x1, [x2, w1, uxtw #3]
  407e54:	bl	404e28 <ferror@plt+0x2518>
  407e58:	ldr	w1, [x19, #8]
  407e5c:	cbz	w1, 407b88 <ferror@plt+0x5278>
  407e60:	b	407e24 <ferror@plt+0x5514>
  407e64:	adrp	x0, 416000 <ferror@plt+0x136f0>
  407e68:	add	x0, x0, #0xbc8
  407e6c:	bl	404e28 <ferror@plt+0x2518>
  407e70:	ldr	w1, [x19, #4]
  407e74:	cbz	w1, 407b80 <ferror@plt+0x5270>
  407e78:	b	407e3c <ferror@plt+0x552c>
  407e7c:	sub	sp, sp, #0x170
  407e80:	mov	x1, x19
  407e84:	mov	x3, sp
  407e88:	mov	w20, w2
  407e8c:	mov	x19, x3
  407e90:	mov	x0, x3
  407e94:	mov	x2, x20
  407e98:	bl	402230 <memcpy@plt>
  407e9c:	add	x0, x0, x20
  407ea0:	mov	w1, #0x0                   	// #0
  407ea4:	mov	x2, #0x170                 	// #368
  407ea8:	sub	x2, x2, x20
  407eac:	bl	402490 <memset@plt>
  407eb0:	ldr	w1, [x19]
  407eb4:	cbz	w1, 407b78 <ferror@plt+0x5268>
  407eb8:	b	407e64 <ferror@plt+0x5554>
  407ebc:	nop
  407ec0:	sub	sp, sp, #0x430
  407ec4:	mov	x2, #0x3a8                 	// #936
  407ec8:	stp	x29, x30, [sp]
  407ecc:	mov	x29, sp
  407ed0:	stp	x19, x20, [sp, #16]
  407ed4:	mov	x20, x1
  407ed8:	and	w19, w0, #0xff
  407edc:	mov	w1, #0x0                   	// #0
  407ee0:	add	x0, x29, #0x88
  407ee4:	stp	x21, x22, [sp, #32]
  407ee8:	str	x23, [sp, #48]
  407eec:	str	d8, [sp, #56]
  407ef0:	bl	402490 <memset@plt>
  407ef4:	mov	x0, x20
  407ef8:	mov	w1, #0x7                   	// #7
  407efc:	str	w19, [x29, #688]
  407f00:	bl	405040 <ferror@plt+0x2730>
  407f04:	ldr	x19, [x20, #16]
  407f08:	cbz	x19, 408250 <ferror@plt+0x5940>
  407f0c:	ldrh	w2, [x19], #4
  407f10:	sub	w2, w2, #0x4
  407f14:	cmp	w2, #0xe7
  407f18:	b.ls	4083b8 <ferror@plt+0x5aa8>  // b.plast
  407f1c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x230>
  407f20:	ldr	w0, [x0, #1784]
  407f24:	cbz	w0, 407f54 <ferror@plt+0x5644>
  407f28:	ldrb	w0, [x19, #5]
  407f2c:	and	w1, w0, #0x1
  407f30:	strb	w1, [x29, #1048]
  407f34:	ubfx	x3, x0, #1, #1
  407f38:	ubfx	x2, x0, #3, #1
  407f3c:	ubfx	x1, x0, #4, #1
  407f40:	ubfx	x0, x0, #5, #1
  407f44:	strb	w3, [x29, #1049]
  407f48:	strb	w2, [x29, #1050]
  407f4c:	strb	w1, [x29, #1051]
  407f50:	strb	w0, [x29, #1052]
  407f54:	ldr	x1, [x20, #32]
  407f58:	cbz	x1, 407f6c <ferror@plt+0x565c>
  407f5c:	add	x1, x1, #0x4
  407f60:	add	x0, x29, #0x2fc
  407f64:	mov	x2, #0xf                   	// #15
  407f68:	bl	402810 <strncpy@plt>
  407f6c:	ldrb	w0, [x19, #5]
  407f70:	tbz	w0, #2, 407f94 <ferror@plt+0x5684>
  407f74:	ldrb	w0, [x19, #6]
  407f78:	mov	w2, #0x1                   	// #1
  407f7c:	strb	w2, [x29, #1053]
  407f80:	mov	x1, x0
  407f84:	and	w1, w1, #0xf
  407f88:	ubfx	x0, x0, #4, #4
  407f8c:	str	w1, [x29, #840]
  407f90:	str	w0, [x29, #844]
  407f94:	ldr	w0, [x19, #8]
  407f98:	mov	w1, #0xc6c0                	// #50880
  407f9c:	movk	w1, #0x2d, lsl #16
  407fa0:	cmp	w0, #0x0
  407fa4:	ccmp	w0, w1, #0x4, ne  // ne = any
  407fa8:	b.eq	407fc4 <ferror@plt+0x56b4>  // b.none
  407fac:	ucvtf	d0, w0
  407fb0:	mov	x0, #0x400000000000        	// #70368744177664
  407fb4:	movk	x0, #0x408f, lsl #48
  407fb8:	fmov	d1, x0
  407fbc:	fdiv	d0, d0, d1
  407fc0:	str	d0, [x29, #784]
  407fc4:	mov	x0, #0x400000000000        	// #70368744177664
  407fc8:	ldrb	w12, [x19, #4]
  407fcc:	movk	x0, #0x408f, lsl #48
  407fd0:	fmov	d0, x0
  407fd4:	ldp	w2, w11, [x19, #12]
  407fd8:	add	x13, x29, #0x38c
  407fdc:	ldp	w3, w1, [x19, #68]
  407fe0:	ucvtf	d3, w2
  407fe4:	ldr	w0, [x19, #92]
  407fe8:	mov	w4, #0xfffe                	// #65534
  407fec:	ucvtf	d8, w3
  407ff0:	ucvtf	d2, w1
  407ff4:	ldp	w10, w5, [x19, #20]
  407ff8:	ucvtf	d1, w0
  407ffc:	fdiv	d3, d3, d0
  408000:	ldr	w8, [x19, #44]
  408004:	fdiv	d4, d8, d0
  408008:	ldr	w9, [x19, #84]
  40800c:	ldp	w0, w2, [x19, #96]
  408010:	fdiv	d2, d2, d0
  408014:	fdiv	d0, d1, d0
  408018:	ldp	w7, w6, [x19, #52]
  40801c:	ldp	w1, w3, [x19, #32]
  408020:	str	w12, [x29, #824]
  408024:	add	x12, x29, #0x3b0
  408028:	str	w11, [x29, #848]
  40802c:	add	x11, x29, #0x360
  408030:	str	w6, [x29, #876]
  408034:	str	w0, [x29, #1000]
  408038:	stp	w5, w3, [x12, #-8]
  40803c:	stp	w10, w9, [x11, #-12]
  408040:	stp	w2, w1, [x12]
  408044:	stp	w8, w7, [x11, #4]
  408048:	str	d3, [x29, #792]
  40804c:	str	d4, [x29, #800]
  408050:	str	d2, [x29, #808]
  408054:	str	d0, [x29, #984]
  408058:	ldr	w3, [x19, #28]
  40805c:	ldp	w6, w0, [x19, #60]
  408060:	ldr	w2, [x19, #40]
  408064:	ldr	w5, [x19, #80]
  408068:	ldr	w1, [x19, #88]
  40806c:	stp	w6, w5, [x13, #-48]
  408070:	stp	w3, w2, [x13, #44]
  408074:	str	w1, [x29, #960]
  408078:	str	w0, [x29, #1004]
  40807c:	ldr	w0, [x19, #76]
  408080:	cmp	w0, w4
  408084:	b.hi	40808c <ferror@plt+0x577c>  // b.pmore
  408088:	str	w0, [x29, #820]
  40808c:	ldr	x0, [x20, #24]
  408090:	cbz	x0, 4080b4 <ferror@plt+0x57a4>
  408094:	ldr	w1, [x0, #4]
  408098:	add	x0, x0, #0x4
  40809c:	cbz	w1, 4080b4 <ferror@plt+0x57a4>
  4080a0:	ldr	w0, [x0, #8]
  4080a4:	mov	w1, #0x7fffffff            	// #2147483647
  4080a8:	cmp	w0, #0x0
  4080ac:	ccmp	w0, w1, #0x4, ne  // ne = any
  4080b0:	b.ne	40841c <ferror@plt+0x5b0c>  // b.any
  4080b4:	ldr	x21, [x20, #72]
  4080b8:	cbz	x21, 4080ec <ferror@plt+0x57dc>
  4080bc:	mov	x0, #0x14                  	// #20
  4080c0:	bl	402410 <malloc@plt>
  4080c4:	ldrh	w2, [x21, #4]
  4080c8:	ldrh	w5, [x21, #6]
  4080cc:	ldp	w4, w3, [x21, #8]
  4080d0:	cmp	w2, #0x0
  4080d4:	ldr	w1, [x21, #16]
  4080d8:	cset	w2, ne  // ne = any
  4080dc:	stp	w5, w4, [x0]
  4080e0:	stp	w3, w1, [x0, #8]
  4080e4:	strb	w2, [x0, #16]
  4080e8:	str	x0, [x29, #1056]
  4080ec:	ldr	x1, [x20, #128]
  4080f0:	cbz	x1, 408128 <ferror@plt+0x5818>
  4080f4:	mov	x21, x1
  4080f8:	mov	x1, #0x14                  	// #20
  4080fc:	mov	x0, #0x1                   	// #1
  408100:	ldrh	w22, [x21], #4
  408104:	sub	x22, x22, #0x4
  408108:	cmp	x22, x1
  40810c:	csel	x22, x22, x1, ls  // ls = plast
  408110:	bl	4024c0 <calloc@plt>
  408114:	str	x0, [x29, #1064]
  408118:	cbz	x0, 408128 <ferror@plt+0x5818>
  40811c:	mov	x2, x22
  408120:	mov	x1, x21
  408124:	bl	402230 <memcpy@plt>
  408128:	fcmpe	d8, #0.0
  40812c:	b.le	408168 <ferror@plt+0x5858>
  408130:	ldr	w1, [x19, #16]
  408134:	cbz	w1, 408168 <ferror@plt+0x5858>
  408138:	ldr	w0, [x19, #80]
  40813c:	cbz	w0, 408168 <ferror@plt+0x5858>
  408140:	ucvtf	d0, w0
  408144:	ucvtf	d1, w1
  408148:	mov	x0, #0x848000000000        	// #145685290680320
  40814c:	movk	x0, #0x415e, lsl #48
  408150:	fmov	d2, x0
  408154:	fmul	d0, d0, d1
  408158:	fmul	d0, d0, d2
  40815c:	fdiv	d8, d0, d8
  408160:	str	d8, [x29, #832]
  408164:	nop
  408168:	ldr	x0, [x19, #104]
  40816c:	sub	x1, x0, #0x1
  408170:	cmn	x1, #0x3
  408174:	b.hi	4081a4 <ferror@plt+0x5894>  // b.pmore
  408178:	ucvtf	d0, x0
  40817c:	fmov	d1, #8.000000000000000000e+00
  408180:	ldr	x0, [x19, #112]
  408184:	fmul	d0, d0, d1
  408188:	sub	x1, x0, #0x1
  40818c:	cmn	x1, #0x3
  408190:	str	d0, [x29, #880]
  408194:	b.hi	4081a4 <ferror@plt+0x5894>  // b.pmore
  408198:	ucvtf	d0, x0
  40819c:	fmul	d0, d0, d1
  4081a0:	str	d0, [x29, #888]
  4081a4:	ldr	x0, [x19, #120]
  4081a8:	ldp	w6, w4, [x19, #136]
  4081ac:	ldr	w1, [x19, #144]
  4081b0:	ldp	w2, w3, [x19, #152]
  4081b4:	str	x0, [x29, #904]
  4081b8:	ldr	x0, [x19, #128]
  4081bc:	str	x0, [x29, #912]
  4081c0:	ldr	w0, [x19, #148]
  4081c4:	str	w1, [x29, #964]
  4081c8:	sub	w5, w0, #0x1
  4081cc:	cmn	w5, #0x3
  4081d0:	add	x5, x29, #0x3a0
  4081d4:	stp	w6, w4, [x5, #-8]
  4081d8:	stp	w3, w2, [x5]
  4081dc:	b.ls	40839c <ferror@plt+0x5a8c>  // b.plast
  4081e0:	ldr	d0, [x19, #160]
  4081e4:	fmov	d1, #8.000000000000000000e+00
  4081e8:	ldrb	w1, [x19, #7]
  4081ec:	add	x0, x29, #0x88
  4081f0:	ldp	x6, x5, [x19, #168]
  4081f4:	ucvtf	d0, d0
  4081f8:	ldp	x3, x2, [x19, #200]
  4081fc:	ubfx	x1, x1, #0, #1
  408200:	ldp	w7, w9, [x19, #192]
  408204:	fmul	d0, d0, d1
  408208:	ldr	w8, [x19, #216]
  40820c:	ldr	x4, [x19, #184]
  408210:	str	w7, [x29, #968]
  408214:	ldr	w7, [x19, #220]
  408218:	strb	w1, [x29, #1054]
  40821c:	add	x1, x29, #0x3f0
  408220:	str	d0, [x29, #896]
  408224:	str	w9, [x29, #972]
  408228:	stp	x6, x5, [x1]
  40822c:	stp	x4, x3, [x1, #16]
  408230:	str	w8, [x29, #976]
  408234:	str	w7, [x29, #980]
  408238:	str	x2, [x29, #1040]
  40823c:	bl	4068f8 <ferror@plt+0x3fe8>
  408240:	ldr	x0, [x29, #1056]
  408244:	bl	402660 <free@plt>
  408248:	ldr	x0, [x29, #1064]
  40824c:	bl	402660 <free@plt>
  408250:	ldr	x22, [x20, #144]
  408254:	cbz	x22, 4082b4 <ferror@plt+0x59a4>
  408258:	mov	x19, x22
  40825c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408260:	add	x0, x0, #0xd30
  408264:	ldrh	w21, [x19], #104
  408268:	bl	404e28 <ferror@plt+0x2518>
  40826c:	add	x0, x22, #0x4
  408270:	bl	405230 <ferror@plt+0x2920>
  408274:	sub	w0, w21, #0x68
  408278:	cmp	w0, #0x0
  40827c:	b.le	4082b4 <ferror@plt+0x59a4>
  408280:	adrp	x22, 416000 <ferror@plt+0x136f0>
  408284:	add	w21, w21, w19
  408288:	add	x22, x22, #0xfe0
  40828c:	mov	w23, #0xffffff98            	// #-104
  408290:	mov	x0, x22
  408294:	bl	404e28 <ferror@plt+0x2518>
  408298:	mov	x0, x19
  40829c:	add	x19, x19, #0x64
  4082a0:	bl	405230 <ferror@plt+0x2920>
  4082a4:	sub	w0, w23, w19
  4082a8:	add	w0, w21, w0
  4082ac:	cmp	w0, #0x0
  4082b0:	b.gt	408290 <ferror@plt+0x5980>
  4082b4:	ldr	x2, [x20, #152]
  4082b8:	cbz	x2, 40837c <ferror@plt+0x5a6c>
  4082bc:	ldrh	w3, [x2], #4
  4082c0:	mov	w1, #0x2                   	// #2
  4082c4:	add	x0, x29, #0x48
  4082c8:	stp	xzr, xzr, [x29, #72]
  4082cc:	sub	w3, w3, #0x4
  4082d0:	str	xzr, [x29, #88]
  4082d4:	bl	415450 <ferror@plt+0x12b40>
  4082d8:	ldr	x1, [x29, #80]
  4082dc:	cbz	x1, 4082f0 <ferror@plt+0x59e0>
  4082e0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4082e4:	add	x1, x1, #0x4
  4082e8:	add	x0, x0, #0xd40
  4082ec:	bl	404e28 <ferror@plt+0x2518>
  4082f0:	ldr	x2, [x29, #88]
  4082f4:	cbz	x2, 40837c <ferror@plt+0x5a6c>
  4082f8:	ldrh	w3, [x2], #4
  4082fc:	add	x0, x29, #0x60
  408300:	mov	w1, #0x4                   	// #4
  408304:	stp	xzr, xzr, [x29, #96]
  408308:	sub	w3, w3, #0x4
  40830c:	stp	xzr, xzr, [x29, #112]
  408310:	str	xzr, [x29, #128]
  408314:	bl	415450 <ferror@plt+0x12b40>
  408318:	ldr	x0, [x29, #104]
  40831c:	cbz	x0, 408340 <ferror@plt+0x5a30>
  408320:	ldrh	w1, [x0, #4]
  408324:	cmp	w1, #0x303
  408328:	b.eq	408434 <ferror@plt+0x5b24>  // b.none
  40832c:	cmp	w1, #0x304
  408330:	b.eq	40840c <ferror@plt+0x5afc>  // b.none
  408334:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408338:	add	x0, x0, #0xd70
  40833c:	bl	404e28 <ferror@plt+0x2518>
  408340:	ldr	x0, [x29, #112]
  408344:	cbz	x0, 40835c <ferror@plt+0x5a4c>
  408348:	ldrh	w0, [x0, #4]
  40834c:	cmp	w0, #0x33
  408350:	b.eq	408424 <ferror@plt+0x5b14>  // b.none
  408354:	cmp	w0, #0x34
  408358:	b.eq	4083fc <ferror@plt+0x5aec>  // b.none
  40835c:	ldr	x1, [x29, #128]
  408360:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408364:	add	x0, x0, #0xdb8
  408368:	bl	405140 <ferror@plt+0x2830>
  40836c:	ldr	x1, [x29, #120]
  408370:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408374:	add	x0, x0, #0xdc0
  408378:	bl	405140 <ferror@plt+0x2830>
  40837c:	mov	sp, x29
  408380:	ldp	x29, x30, [sp]
  408384:	ldp	x19, x20, [sp, #16]
  408388:	ldp	x21, x22, [sp, #32]
  40838c:	ldr	x23, [sp, #48]
  408390:	ldr	d8, [sp, #56]
  408394:	add	sp, sp, #0x430
  408398:	ret
  40839c:	ucvtf	d0, w0
  4083a0:	mov	x0, #0x400000000000        	// #70368744177664
  4083a4:	movk	x0, #0x408f, lsl #48
  4083a8:	fmov	d1, x0
  4083ac:	fdiv	d0, d0, d1
  4083b0:	str	d0, [x29, #992]
  4083b4:	b	4081e0 <ferror@plt+0x58d0>
  4083b8:	sub	sp, sp, #0xf0
  4083bc:	mov	w21, w2
  4083c0:	mov	x3, sp
  4083c4:	mov	x1, x19
  4083c8:	mov	x0, x3
  4083cc:	mov	x19, x3
  4083d0:	mov	x2, x21
  4083d4:	bl	402230 <memcpy@plt>
  4083d8:	add	x0, x0, x21
  4083dc:	mov	x2, #0xe8                  	// #232
  4083e0:	mov	w1, #0x0                   	// #0
  4083e4:	sub	x2, x2, x21
  4083e8:	bl	402490 <memset@plt>
  4083ec:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x230>
  4083f0:	ldr	w0, [x0, #1784]
  4083f4:	cbz	w0, 407f54 <ferror@plt+0x5644>
  4083f8:	b	407f28 <ferror@plt+0x5618>
  4083fc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408400:	add	x0, x0, #0xda0
  408404:	bl	404e28 <ferror@plt+0x2518>
  408408:	b	40835c <ferror@plt+0x5a4c>
  40840c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408410:	add	x0, x0, #0xd60
  408414:	bl	404e28 <ferror@plt+0x2518>
  408418:	b	408340 <ferror@plt+0x5a30>
  40841c:	ucvtf	d8, w0
  408420:	b	4080b4 <ferror@plt+0x57a4>
  408424:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408428:	add	x0, x0, #0xd88
  40842c:	bl	404e28 <ferror@plt+0x2518>
  408430:	b	40835c <ferror@plt+0x5a4c>
  408434:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408438:	add	x0, x0, #0xd50
  40843c:	bl	404e28 <ferror@plt+0x2518>
  408440:	b	408340 <ferror@plt+0x5a30>
  408444:	nop
  408448:	sub	sp, sp, #0x480
  40844c:	mov	x2, x0
  408450:	stp	x29, x30, [sp]
  408454:	mov	x29, sp
  408458:	ldr	w3, [x2], #88
  40845c:	stp	x19, x20, [sp, #16]
  408460:	mov	x19, x1
  408464:	sub	w3, w3, #0x58
  408468:	mov	w1, #0x13                  	// #19
  40846c:	stp	x21, x22, [sp, #32]
  408470:	mov	x21, x0
  408474:	add	x0, sp, #0x38
  408478:	bl	415450 <ferror@plt+0x12b40>
  40847c:	ldr	x0, [sp, #136]
  408480:	cbz	x0, 40848c <ferror@plt+0x5b7c>
  408484:	ldrb	w0, [x0, #4]
  408488:	str	w0, [x19, #8]
  40848c:	ldrh	w0, [x19, #22]
  408490:	mov	w1, #0x0                   	// #0
  408494:	mov	w22, #0x0                   	// #0
  408498:	cmp	w0, #0xa
  40849c:	b.eq	408608 <ferror@plt+0x5cf8>  // b.none
  4084a0:	adrp	x20, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4084a4:	add	x20, x20, #0xde0
  4084a8:	mov	x0, x19
  4084ac:	bl	4072b0 <ferror@plt+0x49a0>
  4084b0:	ldr	w0, [x20, #2328]
  4084b4:	cbz	w0, 408508 <ferror@plt+0x5bf8>
  4084b8:	mov	x2, #0x3a8                 	// #936
  4084bc:	mov	w1, #0x0                   	// #0
  4084c0:	add	x0, sp, #0xd8
  4084c4:	bl	402490 <memset@plt>
  4084c8:	ldrb	w2, [x21, #19]
  4084cc:	ldrb	w1, [x21, #18]
  4084d0:	ldr	w0, [x21, #68]
  4084d4:	str	w1, [sp, #832]
  4084d8:	str	w0, [sp, #836]
  4084dc:	str	w2, [sp, #1020]
  4084e0:	ldr	w2, [x19, #8]
  4084e4:	cmp	w2, #0x84
  4084e8:	b.eq	40866c <ferror@plt+0x5d5c>  // b.none
  4084ec:	cbz	w1, 408508 <ferror@plt+0x5bf8>
  4084f0:	cmp	w1, #0x4
  4084f4:	b.ls	408500 <ferror@plt+0x5bf0>  // b.plast
  4084f8:	mov	w0, #0x5                   	// #5
  4084fc:	str	w0, [sp, #832]
  408500:	add	x0, sp, #0xd8
  408504:	bl	4076d0 <ferror@plt+0x4dc0>
  408508:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40850c:	ldr	w0, [x0, #1624]
  408510:	cbnz	w0, 408620 <ferror@plt+0x5d10>
  408514:	ldr	w0, [x20, #2336]
  408518:	cbz	w0, 408564 <ferror@plt+0x5c54>
  40851c:	ldr	x0, [sp, #96]
  408520:	cbz	x0, 408534 <ferror@plt+0x5c24>
  408524:	ldrb	w1, [x0, #4]
  408528:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40852c:	add	x0, x0, #0xdf8
  408530:	bl	404e28 <ferror@plt+0x2518>
  408534:	ldr	x0, [sp, #104]
  408538:	cbz	x0, 40854c <ferror@plt+0x5c3c>
  40853c:	ldrb	w1, [x0, #4]
  408540:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408544:	add	x0, x0, #0xe08
  408548:	bl	404e28 <ferror@plt+0x2518>
  40854c:	ldr	x0, [sp, #192]
  408550:	cbz	x0, 408564 <ferror@plt+0x5c54>
  408554:	ldr	w1, [x0, #4]
  408558:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40855c:	add	x0, x0, #0xe18
  408560:	bl	404e28 <ferror@plt+0x2518>
  408564:	ldr	w0, [x20, #2340]
  408568:	cbnz	w0, 408580 <ferror@plt+0x5c70>
  40856c:	ldr	w0, [x20, #2332]
  408570:	cbz	w0, 4085a4 <ferror@plt+0x5c94>
  408574:	ldr	w0, [x19, #8]
  408578:	cmp	w0, #0x11
  40857c:	b.eq	4085a4 <ferror@plt+0x5c94>  // b.none
  408580:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408584:	ldr	w0, [x0, #1628]
  408588:	cbz	w0, 4085ec <ferror@plt+0x5cdc>
  40858c:	ldr	w0, [x19, #8]
  408590:	cmp	w0, #0x84
  408594:	b.eq	4085c4 <ferror@plt+0x5cb4>  // b.none
  408598:	ldrb	w0, [x21, #17]
  40859c:	add	x1, sp, #0x38
  4085a0:	bl	407ec0 <ferror@plt+0x55b0>
  4085a4:	ldr	w1, [x19, #564]
  4085a8:	mov	w0, #0x0                   	// #0
  4085ac:	str	w1, [x20, #2168]
  4085b0:	ldp	x29, x30, [sp]
  4085b4:	ldp	x19, x20, [sp, #16]
  4085b8:	ldp	x21, x22, [sp, #32]
  4085bc:	add	sp, sp, #0x480
  4085c0:	ret
  4085c4:	add	x0, sp, #0x38
  4085c8:	bl	407a58 <ferror@plt+0x5148>
  4085cc:	ldr	w1, [x19, #564]
  4085d0:	mov	w0, #0x0                   	// #0
  4085d4:	str	w1, [x20, #2168]
  4085d8:	ldp	x29, x30, [sp]
  4085dc:	ldp	x19, x20, [sp, #16]
  4085e0:	ldp	x21, x22, [sp, #32]
  4085e4:	add	sp, sp, #0x480
  4085e8:	ret
  4085ec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4085f0:	add	x0, x0, #0xe28
  4085f4:	bl	404e28 <ferror@plt+0x2518>
  4085f8:	ldr	w0, [x19, #8]
  4085fc:	cmp	w0, #0x84
  408600:	b.ne	408598 <ferror@plt+0x5c88>  // b.any
  408604:	b	4085c4 <ferror@plt+0x5cb4>
  408608:	ldr	x0, [sp, #144]
  40860c:	cbz	x0, 4084a0 <ferror@plt+0x5b90>
  408610:	ldrb	w22, [x0, #4]
  408614:	cmp	w22, #0x0
  408618:	cset	w1, ne  // ne = any
  40861c:	b	4084a0 <ferror@plt+0x5b90>
  408620:	mov	x0, x19
  408624:	bl	404fd0 <ferror@plt+0x26c0>
  408628:	ldrh	w0, [x19, #22]
  40862c:	cmp	w0, #0xa
  408630:	b.eq	40868c <ferror@plt+0x5d7c>  // b.none
  408634:	ldr	x0, [sp, #120]
  408638:	cbz	x0, 408514 <ferror@plt+0x5c04>
  40863c:	ldrb	w3, [x0, #4]
  408640:	mov	w2, #0x2d                  	// #45
  408644:	mov	w1, #0x3c                  	// #60
  408648:	mov	w4, #0x3e                  	// #62
  40864c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408650:	add	x0, x0, #0xdf0
  408654:	tst	x3, #0x1
  408658:	csel	w1, w2, w1, ne  // ne = any
  40865c:	tst	x3, #0x2
  408660:	csel	w2, w2, w4, ne  // ne = any
  408664:	bl	404e28 <ferror@plt+0x2518>
  408668:	b	408514 <ferror@plt+0x5c04>
  40866c:	cbz	w1, 408508 <ferror@plt+0x5bf8>
  408670:	bl	404ce0 <ferror@plt+0x23d0>
  408674:	mov	x1, x0
  408678:	ldr	w2, [sp, #1020]
  40867c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408680:	add	x0, x0, #0xdc8
  408684:	bl	404e28 <ferror@plt+0x2518>
  408688:	b	408508 <ferror@plt+0x5bf8>
  40868c:	ldr	x0, [sp, #144]
  408690:	cbz	x0, 408634 <ferror@plt+0x5d24>
  408694:	mov	w1, w22
  408698:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40869c:	add	x0, x0, #0xde0
  4086a0:	bl	404e28 <ferror@plt+0x2518>
  4086a4:	b	408634 <ferror@plt+0x5d24>
  4086a8:	sub	sp, sp, #0x2d0
  4086ac:	mov	x2, #0x268                 	// #616
  4086b0:	stp	x29, x30, [sp]
  4086b4:	mov	x29, sp
  4086b8:	stp	x19, x20, [sp, #16]
  4086bc:	mov	x19, x1
  4086c0:	mov	x20, x0
  4086c4:	mov	w1, #0x0                   	// #0
  4086c8:	add	x0, sp, #0x68
  4086cc:	bl	402490 <memset@plt>
  4086d0:	ldr	x0, [x19]
  4086d4:	ldrb	w1, [x20, #16]
  4086d8:	ldr	x0, [x0, #8]
  4086dc:	lsr	x0, x0, x1
  4086e0:	tbnz	w0, #0, 4086f8 <ferror@plt+0x5de8>
  4086e4:	mov	w0, #0x0                   	// #0
  4086e8:	ldp	x29, x30, [sp]
  4086ec:	ldp	x19, x20, [sp, #16]
  4086f0:	add	sp, sp, #0x2d0
  4086f4:	ret
  4086f8:	add	x1, sp, #0x68
  4086fc:	mov	x0, x20
  408700:	bl	404bd0 <ferror@plt+0x22c0>
  408704:	ldr	x1, [x19]
  408708:	ldr	w0, [x19, #8]
  40870c:	str	w0, [sp, #112]
  408710:	ldr	x0, [x1, #16]
  408714:	cbz	x0, 408728 <ferror@plt+0x5e18>
  408718:	add	x1, sp, #0x68
  40871c:	bl	4064e8 <ferror@plt+0x3bd8>
  408720:	cbz	w0, 4086e4 <ferror@plt+0x5dd4>
  408724:	ldr	x1, [x19]
  408728:	ldrb	w0, [x1, #24]
  40872c:	cbz	w0, 4087cc <ferror@plt+0x5ebc>
  408730:	ldr	x0, [x19, #16]
  408734:	add	x1, x20, #0x14
  408738:	mov	x4, #0x48                  	// #72
  40873c:	ldr	w3, [x19, #8]
  408740:	movk	x4, #0x15, lsl #32
  408744:	stp	xzr, xzr, [sp, #40]
  408748:	ldr	w2, [x0, #28]
  40874c:	ldp	x8, x9, [x1]
  408750:	add	w2, w2, #0x1
  408754:	ldp	x6, x7, [x1, #16]
  408758:	str	w2, [x0, #28]
  40875c:	movk	x4, #0x5, lsl #48
  408760:	str	x4, [sp, #32]
  408764:	ldrb	w10, [x20, #16]
  408768:	cmp	w3, #0xff
  40876c:	ldp	x4, x5, [x1, #32]
  408770:	str	w2, [sp, #40]
  408774:	strb	w10, [sp, #48]
  408778:	strb	w3, [sp, #49]
  40877c:	stp	x8, x9, [sp, #56]
  408780:	stp	x6, x7, [sp, #72]
  408784:	stp	x4, x5, [sp, #88]
  408788:	b.ne	408794 <ferror@plt+0x5e84>  // b.any
  40878c:	ldrh	w1, [sp, #118]
  408790:	strb	w1, [sp, #51]
  408794:	add	x1, sp, #0x20
  408798:	mov	x2, #0x0                   	// #0
  40879c:	bl	414890 <ferror@plt+0x11f80>
  4087a0:	cbz	w0, 4087cc <ferror@plt+0x5ebc>
  4087a4:	bl	402870 <__errno_location@plt>
  4087a8:	ldr	w0, [x0]
  4087ac:	cmp	w0, #0x5f
  4087b0:	ccmp	w0, #0x2, #0x4, ne  // ne = any
  4087b4:	b.eq	4086e4 <ferror@plt+0x5dd4>  // b.none
  4087b8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4087bc:	add	x0, x0, #0xe30
  4087c0:	bl	402290 <perror@plt>
  4087c4:	mov	w0, #0xffffffff            	// #-1
  4087c8:	b	4086e8 <ferror@plt+0x5dd8>
  4087cc:	add	x1, sp, #0x68
  4087d0:	mov	x0, x20
  4087d4:	bl	408448 <ferror@plt+0x5b38>
  4087d8:	cmp	w0, #0x0
  4087dc:	csel	w0, w0, wzr, le
  4087e0:	ldp	x29, x30, [sp]
  4087e4:	ldp	x19, x20, [sp, #16]
  4087e8:	add	sp, sp, #0x2d0
  4087ec:	ret
  4087f0:	stp	x29, x30, [sp, #-80]!
  4087f4:	mov	x29, sp
  4087f8:	stp	x19, x20, [sp, #16]
  4087fc:	mov	x19, x0
  408800:	stp	x21, x22, [sp, #32]
  408804:	adrp	x22, 416000 <ferror@plt+0x136f0>
  408808:	add	x22, x22, #0xe48
  40880c:	stp	xzr, xzr, [sp, #48]
  408810:	adrp	x21, 416000 <ferror@plt+0x136f0>
  408814:	add	x21, x21, #0xb08
  408818:	str	xzr, [sp, #64]
  40881c:	str	wzr, [sp, #72]
  408820:	strh	wzr, [sp, #76]
  408824:	bl	405a08 <ferror@plt+0x30f8>
  408828:	ldr	x20, [x19, #592]
  40882c:	add	x1, sp, #0x30
  408830:	ldr	w0, [x19, #544]
  408834:	cmp	x20, #0x0
  408838:	csel	x20, x22, x20, eq  // eq = none
  40883c:	bl	40ea18 <ferror@plt+0xc108>
  408840:	mov	x2, x0
  408844:	mov	x1, x21
  408848:	mov	x0, x20
  40884c:	mov	x3, #0x0                   	// #0
  408850:	bl	405df0 <ferror@plt+0x34e0>
  408854:	ldr	x20, [x19, #600]
  408858:	add	x1, sp, #0x30
  40885c:	ldr	w0, [x19, #548]
  408860:	cmp	x20, #0x0
  408864:	csel	x20, x22, x20, eq  // eq = none
  408868:	bl	40ea18 <ferror@plt+0xc108>
  40886c:	mov	x2, x0
  408870:	mov	x1, x21
  408874:	mov	x3, #0x0                   	// #0
  408878:	mov	x0, x20
  40887c:	bl	405df0 <ferror@plt+0x34e0>
  408880:	add	x0, x19, #0x234
  408884:	bl	407230 <ferror@plt+0x4920>
  408888:	ldp	x19, x20, [sp, #16]
  40888c:	ldp	x21, x22, [sp, #32]
  408890:	ldp	x29, x30, [sp], #80
  408894:	ret
  408898:	sub	sp, sp, #0x360
  40889c:	mov	x2, #0x268                 	// #616
  4088a0:	stp	x29, x30, [sp]
  4088a4:	mov	x29, sp
  4088a8:	stp	x19, x20, [sp, #16]
  4088ac:	mov	x19, x0
  4088b0:	mov	x20, x1
  4088b4:	add	x0, sp, #0xf8
  4088b8:	mov	w1, #0x0                   	// #0
  4088bc:	bl	402490 <memset@plt>
  4088c0:	mov	x2, x19
  4088c4:	adrp	x4, 416000 <ferror@plt+0x136f0>
  4088c8:	add	x4, x4, #0xe48
  4088cc:	mov	w1, #0x7                   	// #7
  4088d0:	add	x0, sp, #0x38
  4088d4:	str	x4, [sp, #840]
  4088d8:	ldr	w3, [x2], #32
  4088dc:	str	x4, [sp, #848]
  4088e0:	sub	w3, w3, #0x20
  4088e4:	bl	415450 <ferror@plt+0x12b40>
  4088e8:	ldr	w2, [x19, #20]
  4088ec:	mov	w3, #0x1                   	// #1
  4088f0:	ldrb	w0, [x19, #17]
  4088f4:	mov	x1, x20
  4088f8:	ldrb	w4, [x19, #18]
  4088fc:	str	w0, [sp, #256]
  408900:	strh	w3, [sp, #270]
  408904:	strh	w3, [sp, #534]
  408908:	str	w2, [sp, #792]
  40890c:	str	w4, [sp, #800]
  408910:	str	w2, [sp, #812]
  408914:	bl	405290 <ferror@plt+0x2980>
  408918:	tst	w0, #0xff
  40891c:	b.ne	408aa8 <ferror@plt+0x6198>  // b.any
  408920:	ldr	x0, [sp, #88]
  408924:	cbz	x0, 408934 <ferror@plt+0x6024>
  408928:	ldp	w1, w0, [x0, #4]
  40892c:	str	w1, [sp, #804]
  408930:	str	w0, [sp, #808]
  408934:	ldr	x1, [sp, #56]
  408938:	cbz	x1, 4089a8 <ferror@plt+0x6098>
  40893c:	str	x21, [sp, #32]
  408940:	add	x3, sp, #0x78
  408944:	ldrh	w21, [x1], #4
  408948:	mov	x0, x3
  40894c:	sub	w19, w21, #0x4
  408950:	sxtw	x2, w19
  408954:	bl	402230 <memcpy@plt>
  408958:	strb	wzr, [x0, w19, sxtw]
  40895c:	mov	x3, x0
  408960:	ldrb	w1, [sp, #120]
  408964:	cbnz	w1, 40899c <ferror@plt+0x608c>
  408968:	cmp	w19, #0x0
  40896c:	b.le	40899c <ferror@plt+0x608c>
  408970:	sub	w21, w21, #0x5
  408974:	add	x2, x0, #0x1
  408978:	add	x2, x2, x21
  40897c:	mov	w4, #0x40                  	// #64
  408980:	cbnz	w1, 408988 <ferror@plt+0x6078>
  408984:	strb	w4, [x0]
  408988:	add	x0, x0, #0x1
  40898c:	cmp	x0, x2
  408990:	b.eq	40899c <ferror@plt+0x608c>  // b.none
  408994:	ldrb	w1, [x0]
  408998:	b	408980 <ferror@plt+0x6070>
  40899c:	ldr	x21, [sp, #32]
  4089a0:	str	x3, [sp, #272]
  4089a4:	str	x3, [sp, #840]
  4089a8:	ldr	x0, [sp, #72]
  4089ac:	cbz	x0, 4089b8 <ferror@plt+0x60a8>
  4089b0:	ldr	w0, [x0, #4]
  4089b4:	str	w0, [sp, #796]
  4089b8:	ldr	x0, [x20, #16]
  4089bc:	cbz	x0, 4089cc <ferror@plt+0x60bc>
  4089c0:	add	x1, sp, #0xf8
  4089c4:	bl	4064e8 <ferror@plt+0x3bd8>
  4089c8:	cbz	w0, 408aa8 <ferror@plt+0x6198>
  4089cc:	add	x0, sp, #0xf8
  4089d0:	bl	4087f0 <ferror@plt+0x5ee0>
  4089d4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x230>
  4089d8:	ldr	w0, [x0, #1796]
  4089dc:	cbnz	w0, 408abc <ferror@plt+0x61ac>
  4089e0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  4089e4:	ldr	w0, [x0, #1624]
  4089e8:	cbz	w0, 408aa8 <ferror@plt+0x6198>
  4089ec:	ldr	x0, [sp, #104]
  4089f0:	cbz	x0, 408a20 <ferror@plt+0x6110>
  4089f4:	ldrb	w3, [x0, #4]
  4089f8:	mov	w2, #0x2d                  	// #45
  4089fc:	mov	w1, #0x3c                  	// #60
  408a00:	mov	w4, #0x3e                  	// #62
  408a04:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408a08:	add	x0, x0, #0xdf0
  408a0c:	tst	x3, #0x1
  408a10:	csel	w1, w2, w1, ne  // ne = any
  408a14:	tst	x3, #0x2
  408a18:	csel	w2, w2, w4, ne  // ne = any
  408a1c:	bl	404e28 <ferror@plt+0x2518>
  408a20:	ldr	x1, [sp, #64]
  408a24:	cbz	x1, 408a50 <ferror@plt+0x6140>
  408a28:	ldr	w2, [x1, #8]
  408a2c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408a30:	ldr	w1, [x1, #4]
  408a34:	add	x0, x0, #0xe50
  408a38:	and	w3, w2, #0xff
  408a3c:	lsr	w4, w2, #12
  408a40:	ubfx	x2, x2, #8, #12
  408a44:	and	w4, w4, #0xffffff00
  408a48:	orr	w3, w4, w3
  408a4c:	bl	404e28 <ferror@plt+0x2518>
  408a50:	ldr	x19, [sp, #80]
  408a54:	cbz	x19, 408aa8 <ferror@plt+0x6198>
  408a58:	ldrh	w20, [x19]
  408a5c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408a60:	add	x0, x0, #0xe68
  408a64:	bl	404e28 <ferror@plt+0x2518>
  408a68:	sub	w20, w20, #0x4
  408a6c:	sxtw	x20, w20
  408a70:	cmp	xzr, x20, lsr #2
  408a74:	lsr	x20, x20, #2
  408a78:	b.eq	408aa8 <ferror@plt+0x6198>  // b.none
  408a7c:	add	x20, x19, x20, lsl #2
  408a80:	str	x21, [sp, #32]
  408a84:	adrp	x21, 416000 <ferror@plt+0x136f0>
  408a88:	add	x21, x21, #0xe70
  408a8c:	nop
  408a90:	ldr	w1, [x19, #4]!
  408a94:	mov	x0, x21
  408a98:	bl	404e28 <ferror@plt+0x2518>
  408a9c:	cmp	x20, x19
  408aa0:	b.ne	408a90 <ferror@plt+0x6180>  // b.any
  408aa4:	ldr	x21, [sp, #32]
  408aa8:	mov	w0, #0x0                   	// #0
  408aac:	ldp	x29, x30, [sp]
  408ab0:	ldp	x19, x20, [sp, #16]
  408ab4:	add	sp, sp, #0x360
  408ab8:	ret
  408abc:	add	x0, sp, #0x38
  408ac0:	mov	w1, #0x5                   	// #5
  408ac4:	bl	405040 <ferror@plt+0x2730>
  408ac8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408acc:	ldr	w0, [x0, #1624]
  408ad0:	cbz	w0, 408aa8 <ferror@plt+0x6198>
  408ad4:	b	4089ec <ferror@plt+0x60dc>
  408ad8:	stp	x29, x30, [sp, #-64]!
  408adc:	mov	w2, #0x11                  	// #17
  408ae0:	mov	x29, sp
  408ae4:	stp	x19, x20, [sp, #16]
  408ae8:	mov	x19, x0
  408aec:	strh	w2, [x0, #22]
  408af0:	strh	w2, [x0, #286]
  408af4:	cbz	x1, 408b18 <ferror@plt+0x6208>
  408af8:	mov	x0, x1
  408afc:	ldrh	w1, [x19, #12]
  408b00:	str	w1, [x19, #24]
  408b04:	mov	x1, x19
  408b08:	bl	4064e8 <ferror@plt+0x3bd8>
  408b0c:	mov	w1, w0
  408b10:	mov	w0, #0x1                   	// #1
  408b14:	cbz	w1, 408ba4 <ferror@plt+0x6294>
  408b18:	mov	x0, x19
  408b1c:	stp	x21, x22, [sp, #32]
  408b20:	bl	405a08 <ferror@plt+0x30f8>
  408b24:	ldrh	w0, [x19, #12]
  408b28:	cmp	w0, #0x3
  408b2c:	b.ne	408bb0 <ferror@plt+0x62a0>  // b.any
  408b30:	adrp	x20, 416000 <ferror@plt+0x136f0>
  408b34:	add	x20, x20, #0xe48
  408b38:	mov	x21, x20
  408b3c:	ldr	w22, [x19, #576]
  408b40:	mov	x2, x20
  408b44:	cbz	w22, 408b60 <ferror@plt+0x6250>
  408b48:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  408b4c:	ldr	w0, [x0, #3552]
  408b50:	cbz	w0, 408bec <ferror@plt+0x62dc>
  408b54:	mov	w0, w22
  408b58:	bl	410cd0 <ferror@plt+0xe3c0>
  408b5c:	mov	x2, x0
  408b60:	mov	x0, x21
  408b64:	mov	x3, #0x0                   	// #0
  408b68:	adrp	x1, 416000 <ferror@plt+0x136f0>
  408b6c:	add	x1, x1, #0xd38
  408b70:	bl	405df0 <ferror@plt+0x34e0>
  408b74:	mov	x1, x20
  408b78:	adrp	x2, 419000 <ferror@plt+0x166f0>
  408b7c:	add	x2, x2, #0x318
  408b80:	mov	x3, #0x0                   	// #0
  408b84:	mov	x0, x2
  408b88:	bl	405df0 <ferror@plt+0x34e0>
  408b8c:	add	x0, x19, #0x234
  408b90:	bl	407230 <ferror@plt+0x4920>
  408b94:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408b98:	ldr	w0, [x0, #1624]
  408b9c:	cbnz	w0, 408bd0 <ferror@plt+0x62c0>
  408ba0:	ldp	x21, x22, [sp, #32]
  408ba4:	ldp	x19, x20, [sp, #16]
  408ba8:	ldp	x29, x30, [sp], #64
  408bac:	ret
  408bb0:	rev16	w0, w0
  408bb4:	add	x1, sp, #0x30
  408bb8:	mov	w2, #0x10                  	// #16
  408bbc:	adrp	x20, 416000 <ferror@plt+0x136f0>
  408bc0:	bl	411000 <ferror@plt+0xe6f0>
  408bc4:	add	x20, x20, #0xe48
  408bc8:	mov	x21, x0
  408bcc:	b	408b3c <ferror@plt+0x622c>
  408bd0:	mov	x0, x19
  408bd4:	bl	404fd0 <ferror@plt+0x26c0>
  408bd8:	mov	w0, #0x0                   	// #0
  408bdc:	ldp	x19, x20, [sp, #16]
  408be0:	ldp	x21, x22, [sp, #32]
  408be4:	ldp	x29, x30, [sp], #64
  408be8:	ret
  408bec:	bl	403c88 <ferror@plt+0x1378>
  408bf0:	b	408b54 <ferror@plt+0x6244>
  408bf4:	nop
  408bf8:	sub	sp, sp, #0x2f0
  408bfc:	mov	x2, #0x268                 	// #616
  408c00:	stp	x29, x30, [sp]
  408c04:	mov	x29, sp
  408c08:	stp	x19, x20, [sp, #16]
  408c0c:	mov	x19, x0
  408c10:	mov	x20, x1
  408c14:	add	x0, sp, #0x88
  408c18:	mov	w1, #0x0                   	// #0
  408c1c:	bl	402490 <memset@plt>
  408c20:	mov	x2, x19
  408c24:	mov	w1, #0x7                   	// #7
  408c28:	add	x0, sp, #0x48
  408c2c:	ldr	w3, [x2], #32
  408c30:	sub	w3, w3, #0x20
  408c34:	bl	415450 <ferror@plt+0x12b40>
  408c38:	ldr	x1, [sp, #120]
  408c3c:	cbz	x1, 409054 <ferror@plt+0x6744>
  408c40:	stp	x21, x22, [sp, #32]
  408c44:	mov	w2, #0x7                   	// #7
  408c48:	ldr	w0, [x19, #20]
  408c4c:	stp	x23, x24, [sp, #48]
  408c50:	mov	x22, #0x0                   	// #0
  408c54:	ldrb	w3, [x19, #17]
  408c58:	str	w3, [sp, #144]
  408c5c:	str	w2, [sp, #688]
  408c60:	str	w0, [sp, #700]
  408c64:	ldr	x0, [sp, #72]
  408c68:	ldr	w2, [x1, #4]
  408c6c:	ldrh	w3, [x19, #18]
  408c70:	ldr	x1, [x19, #24]
  408c74:	strh	w3, [sp, #148]
  408c78:	str	w2, [sp, #692]
  408c7c:	str	x1, [sp, #720]
  408c80:	cbz	x0, 408c94 <ferror@plt+0x6384>
  408c84:	add	x22, x0, #0x4
  408c88:	ldr	w0, [x0, #4]
  408c8c:	str	w0, [sp, #680]
  408c90:	str	w0, [sp, #712]
  408c94:	ldr	x0, [sp, #112]
  408c98:	cbz	x0, 408ca4 <ferror@plt+0x6394>
  408c9c:	ldr	w0, [x0, #4]
  408ca0:	str	w0, [sp, #704]
  408ca4:	ldp	x21, x19, [sp, #88]
  408ca8:	ldr	x0, [sp, #104]
  408cac:	cmp	x21, #0x0
  408cb0:	add	x1, x21, #0x4
  408cb4:	csel	x21, x1, x21, ne  // ne = any
  408cb8:	add	x1, x19, #0x4
  408cbc:	cmp	x19, #0x0
  408cc0:	csel	x19, x1, x19, ne  // ne = any
  408cc4:	cbz	x0, 408f20 <ferror@plt+0x6610>
  408cc8:	ldr	w24, [x0, #4]
  408ccc:	mov	w23, #0x1                   	// #1
  408cd0:	ldr	x1, [x20, #16]
  408cd4:	add	x0, sp, #0x88
  408cd8:	bl	408ad8 <ferror@plt+0x61c8>
  408cdc:	mov	w20, w0
  408ce0:	cbnz	w0, 408ed8 <ferror@plt+0x65c8>
  408ce4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408ce8:	ldr	w0, [x0, #1624]
  408cec:	cbz	w0, 408e4c <ferror@plt+0x653c>
  408cf0:	cbz	x22, 408d54 <ferror@plt+0x6444>
  408cf4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408cf8:	ldr	w1, [x22, #4]
  408cfc:	ldr	w0, [x0, #1628]
  408d00:	cbnz	w0, 408f4c <ferror@plt+0x663c>
  408d04:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408d08:	add	x0, x0, #0xe80
  408d0c:	bl	404e28 <ferror@plt+0x2518>
  408d10:	ldr	w1, [x22, #12]
  408d14:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408d18:	add	x0, x0, #0xe90
  408d1c:	bl	404e28 <ferror@plt+0x2518>
  408d20:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408d24:	add	x0, x0, #0xea0
  408d28:	bl	404e28 <ferror@plt+0x2518>
  408d2c:	ldr	w0, [x22, #20]
  408d30:	tbnz	w0, #0, 408fcc <ferror@plt+0x66bc>
  408d34:	tbnz	w0, #1, 408fb4 <ferror@plt+0x66a4>
  408d38:	tbnz	w0, #2, 408f88 <ferror@plt+0x6678>
  408d3c:	tbnz	w0, #3, 408f70 <ferror@plt+0x6660>
  408d40:	tbnz	w0, #4, 408fa0 <ferror@plt+0x6690>
  408d44:	cbz	w0, 408ff4 <ferror@plt+0x66e4>
  408d48:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408d4c:	add	x0, x0, #0xef8
  408d50:	bl	404e28 <ferror@plt+0x2518>
  408d54:	cbz	x21, 408d84 <ferror@plt+0x6474>
  408d58:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408d5c:	ldr	w0, [x0, #1628]
  408d60:	cbnz	w0, 408f3c <ferror@plt+0x662c>
  408d64:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408d68:	add	x0, x0, #0xf10
  408d6c:	bl	404e28 <ferror@plt+0x2518>
  408d70:	mov	x0, x21
  408d74:	bl	4051b8 <ferror@plt+0x28a8>
  408d78:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408d7c:	add	x0, x0, #0xb38
  408d80:	bl	404e28 <ferror@plt+0x2518>
  408d84:	cbz	x19, 408db4 <ferror@plt+0x64a4>
  408d88:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408d8c:	ldr	w0, [x0, #1628]
  408d90:	cbnz	w0, 408f2c <ferror@plt+0x661c>
  408d94:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408d98:	add	x0, x0, #0xf30
  408d9c:	bl	404e28 <ferror@plt+0x2518>
  408da0:	mov	x0, x19
  408da4:	bl	4051b8 <ferror@plt+0x28a8>
  408da8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408dac:	add	x0, x0, #0xb38
  408db0:	bl	404e28 <ferror@plt+0x2518>
  408db4:	cbz	w23, 408e4c <ferror@plt+0x653c>
  408db8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408dbc:	lsr	w19, w24, #16
  408dc0:	ldr	w0, [x0, #1628]
  408dc4:	cbz	w0, 408fe4 <ferror@plt+0x66d4>
  408dc8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408dcc:	add	x0, x0, #0xf40
  408dd0:	bl	404e28 <ferror@plt+0x2518>
  408dd4:	and	w1, w24, #0xffff
  408dd8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408ddc:	add	x0, x0, #0xf60
  408de0:	bl	404e28 <ferror@plt+0x2518>
  408de4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408de8:	add	x0, x0, #0xf68
  408dec:	bl	404e28 <ferror@plt+0x2518>
  408df0:	cbz	w19, 408e34 <ferror@plt+0x6524>
  408df4:	cmp	w19, #0x1
  408df8:	and	w0, w19, #0xffff
  408dfc:	b.eq	409014 <ferror@plt+0x6704>  // b.none
  408e00:	cmp	w0, #0x2
  408e04:	b.eq	409024 <ferror@plt+0x6714>  // b.none
  408e08:	cmp	w0, #0x3
  408e0c:	b.eq	409044 <ferror@plt+0x6734>  // b.none
  408e10:	cmp	w0, #0x4
  408e14:	b.eq	409004 <ferror@plt+0x66f4>  // b.none
  408e18:	cmp	w0, #0x5
  408e1c:	b.eq	409034 <ferror@plt+0x6724>  // b.none
  408e20:	mov	w1, w19
  408e24:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408e28:	add	x0, x0, #0x368
  408e2c:	bl	404e28 <ferror@plt+0x2518>
  408e30:	b	408e40 <ferror@plt+0x6530>
  408e34:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408e38:	add	x0, x0, #0xf70
  408e3c:	bl	404e28 <ferror@plt+0x2518>
  408e40:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408e44:	add	x0, x0, #0xb38
  408e48:	bl	404e28 <ferror@plt+0x2518>
  408e4c:	adrp	x21, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  408e50:	add	x21, x21, #0xde0
  408e54:	ldr	w0, [x21, #2344]
  408e58:	cbz	w0, 408ed0 <ferror@plt+0x65c0>
  408e5c:	ldr	x22, [sp, #128]
  408e60:	cbz	x22, 408ed0 <ferror@plt+0x65c0>
  408e64:	mov	x19, x22
  408e68:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  408e6c:	ldr	w0, [x0, #1628]
  408e70:	ldrh	w23, [x19], #4
  408e74:	sub	x23, x23, #0x4
  408e78:	lsr	x23, x23, #3
  408e7c:	cbz	w0, 408f5c <ferror@plt+0x664c>
  408e80:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408e84:	mov	w1, w23
  408e88:	add	x0, x0, #0xfa0
  408e8c:	bl	404e28 <ferror@plt+0x2518>
  408e90:	cbz	w23, 408ed0 <ferror@plt+0x65c0>
  408e94:	sub	w23, w23, #0x1
  408e98:	mov	x0, #0xc                   	// #12
  408e9c:	adrp	x24, 416000 <ferror@plt+0x136f0>
  408ea0:	add	x24, x24, #0xfd0
  408ea4:	add	x23, x0, w23, uxtw #3
  408ea8:	add	x22, x22, x23
  408eac:	nop
  408eb0:	ldrb	w3, [x19, #3]
  408eb4:	mov	x0, x24
  408eb8:	ldrb	w2, [x19, #2]
  408ebc:	ldr	w4, [x19, #4]
  408ec0:	ldrh	w1, [x19], #8
  408ec4:	bl	404e28 <ferror@plt+0x2518>
  408ec8:	cmp	x22, x19
  408ecc:	b.ne	408eb0 <ferror@plt+0x65a0>  // b.any
  408ed0:	ldr	w0, [x21, #2340]
  408ed4:	cbnz	w0, 408ef8 <ferror@plt+0x65e8>
  408ed8:	ldp	x21, x22, [sp, #32]
  408edc:	mov	w20, #0x0                   	// #0
  408ee0:	ldp	x23, x24, [sp, #48]
  408ee4:	mov	w0, w20
  408ee8:	ldp	x29, x30, [sp]
  408eec:	ldp	x19, x20, [sp, #16]
  408ef0:	add	sp, sp, #0x2f0
  408ef4:	ret
  408ef8:	add	x0, sp, #0x48
  408efc:	mov	w1, #0x6                   	// #6
  408f00:	bl	405040 <ferror@plt+0x2730>
  408f04:	mov	w0, w20
  408f08:	ldp	x29, x30, [sp]
  408f0c:	ldp	x19, x20, [sp, #16]
  408f10:	ldp	x21, x22, [sp, #32]
  408f14:	ldp	x23, x24, [sp, #48]
  408f18:	add	sp, sp, #0x2f0
  408f1c:	ret
  408f20:	mov	w23, #0x0                   	// #0
  408f24:	mov	w24, #0x0                   	// #0
  408f28:	b	408cd0 <ferror@plt+0x63c0>
  408f2c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408f30:	add	x0, x0, #0xf20
  408f34:	bl	404e28 <ferror@plt+0x2518>
  408f38:	b	408da0 <ferror@plt+0x6490>
  408f3c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408f40:	add	x0, x0, #0xf00
  408f44:	bl	404e28 <ferror@plt+0x2518>
  408f48:	b	408d70 <ferror@plt+0x6460>
  408f4c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408f50:	add	x0, x0, #0xe78
  408f54:	bl	404e28 <ferror@plt+0x2518>
  408f58:	b	408d10 <ferror@plt+0x6400>
  408f5c:	mov	w1, w23
  408f60:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408f64:	add	x0, x0, #0xfb8
  408f68:	bl	404e28 <ferror@plt+0x2518>
  408f6c:	b	408e90 <ferror@plt+0x6580>
  408f70:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408f74:	add	x0, x0, #0xed8
  408f78:	bl	404e28 <ferror@plt+0x2518>
  408f7c:	ldr	w0, [x22, #20]
  408f80:	tbz	w0, #4, 408d44 <ferror@plt+0x6434>
  408f84:	b	408fa0 <ferror@plt+0x6690>
  408f88:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408f8c:	add	x0, x0, #0xec8
  408f90:	bl	404e28 <ferror@plt+0x2518>
  408f94:	ldr	w0, [x22, #20]
  408f98:	tbz	w0, #3, 408d40 <ferror@plt+0x6430>
  408f9c:	b	408f70 <ferror@plt+0x6660>
  408fa0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408fa4:	add	x0, x0, #0xee8
  408fa8:	bl	404e28 <ferror@plt+0x2518>
  408fac:	ldr	w0, [x22, #20]
  408fb0:	b	408d44 <ferror@plt+0x6434>
  408fb4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408fb8:	add	x0, x0, #0xeb8
  408fbc:	bl	404e28 <ferror@plt+0x2518>
  408fc0:	ldr	w0, [x22, #20]
  408fc4:	tbz	w0, #2, 408d3c <ferror@plt+0x642c>
  408fc8:	b	408f88 <ferror@plt+0x6678>
  408fcc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408fd0:	add	x0, x0, #0xeb0
  408fd4:	bl	404e28 <ferror@plt+0x2518>
  408fd8:	ldr	w0, [x22, #20]
  408fdc:	tbz	w0, #1, 408d38 <ferror@plt+0x6428>
  408fe0:	b	408fb4 <ferror@plt+0x66a4>
  408fe4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408fe8:	add	x0, x0, #0xf50
  408fec:	bl	404e28 <ferror@plt+0x2518>
  408ff0:	b	408dd4 <ferror@plt+0x64c4>
  408ff4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408ff8:	add	x0, x0, #0xef0
  408ffc:	bl	404e28 <ferror@plt+0x2518>
  409000:	b	408d48 <ferror@plt+0x6438>
  409004:	adrp	x0, 416000 <ferror@plt+0x136f0>
  409008:	add	x0, x0, #0xf90
  40900c:	bl	404e28 <ferror@plt+0x2518>
  409010:	b	408e40 <ferror@plt+0x6530>
  409014:	adrp	x0, 416000 <ferror@plt+0x136f0>
  409018:	add	x0, x0, #0xf78
  40901c:	bl	404e28 <ferror@plt+0x2518>
  409020:	b	408e40 <ferror@plt+0x6530>
  409024:	adrp	x0, 416000 <ferror@plt+0x136f0>
  409028:	add	x0, x0, #0xf80
  40902c:	bl	404e28 <ferror@plt+0x2518>
  409030:	b	408e40 <ferror@plt+0x6530>
  409034:	adrp	x0, 416000 <ferror@plt+0x136f0>
  409038:	add	x0, x0, #0xf98
  40903c:	bl	404e28 <ferror@plt+0x2518>
  409040:	b	408e40 <ferror@plt+0x6530>
  409044:	adrp	x0, 416000 <ferror@plt+0x136f0>
  409048:	add	x0, x0, #0xf88
  40904c:	bl	404e28 <ferror@plt+0x2518>
  409050:	b	408e40 <ferror@plt+0x6530>
  409054:	mov	w20, #0xffffffff            	// #-1
  409058:	b	408ee4 <ferror@plt+0x65d4>
  40905c:	nop
  409060:	sub	sp, sp, #0x2c0
  409064:	mov	x2, #0x268                 	// #616
  409068:	stp	x29, x30, [sp, #16]
  40906c:	add	x29, sp, #0x10
  409070:	stp	x19, x20, [sp, #32]
  409074:	mov	x20, x0
  409078:	mov	x19, x1
  40907c:	add	x0, sp, #0x58
  409080:	mov	w1, #0x0                   	// #0
  409084:	bl	402490 <memset@plt>
  409088:	add	x0, sp, #0x4c
  40908c:	add	x1, sp, #0x48
  409090:	stp	x1, x0, [sp]
  409094:	add	x7, sp, #0x44
  409098:	add	x6, sp, #0x40
  40909c:	add	x5, sp, #0x3c
  4090a0:	add	x4, sp, #0x38
  4090a4:	add	x3, sp, #0x34
  4090a8:	add	x2, sp, #0x50
  4090ac:	mov	x0, x20
  4090b0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4090b4:	add	x1, x1, #0xfe8
  4090b8:	bl	4027f0 <__isoc99_sscanf@plt>
  4090bc:	ldr	w0, [sp, #96]
  4090c0:	cmp	w0, #0x3
  4090c4:	b.eq	409128 <ferror@plt+0x6818>  // b.none
  4090c8:	cmp	w0, #0x2
  4090cc:	b.ne	4090d8 <ferror@plt+0x67c8>  // b.any
  4090d0:	ldr	w0, [x19]
  4090d4:	tbz	w0, #7, 409114 <ferror@plt+0x6804>
  4090d8:	ldp	w8, w7, [sp, #52]
  4090dc:	strh	w7, [sp, #100]
  4090e0:	ldr	w2, [sp, #60]
  4090e4:	add	x7, sp, #0x288
  4090e8:	ldp	w5, w3, [sp, #68]
  4090ec:	mov	w6, #0x7                   	// #7
  4090f0:	ldr	w4, [sp, #76]
  4090f4:	add	x0, sp, #0x58
  4090f8:	ldr	x1, [x19, #16]
  4090fc:	stp	w6, w5, [x7, #-8]
  409100:	stp	w4, w3, [x7, #4]
  409104:	str	w8, [sp, #96]
  409108:	str	w2, [sp, #632]
  40910c:	str	w2, [sp, #664]
  409110:	bl	408ad8 <ferror@plt+0x61c8>
  409114:	mov	w0, #0x0                   	// #0
  409118:	ldp	x29, x30, [sp, #16]
  40911c:	ldp	x19, x20, [sp, #32]
  409120:	add	sp, sp, #0x2c0
  409124:	ret
  409128:	ldr	w0, [x19]
  40912c:	tbnz	w0, #8, 4090d8 <ferror@plt+0x67c8>
  409130:	mov	w0, #0x0                   	// #0
  409134:	ldp	x29, x30, [sp, #16]
  409138:	ldp	x19, x20, [sp, #32]
  40913c:	add	sp, sp, #0x2c0
  409140:	ret
  409144:	nop
  409148:	sub	sp, sp, #0x380
  40914c:	stp	x29, x30, [sp]
  409150:	mov	x29, sp
  409154:	stp	x19, x20, [sp, #16]
  409158:	mov	x20, x0
  40915c:	mov	w19, w2
  409160:	add	x0, sp, #0x118
  409164:	mov	x2, #0x268                 	// #616
  409168:	stp	x21, x22, [sp, #32]
  40916c:	mov	w22, w7
  409170:	mov	w21, w1
  409174:	mov	w1, #0x0                   	// #0
  409178:	stp	x23, x24, [sp, #48]
  40917c:	mov	w23, w4
  409180:	mov	w24, w5
  409184:	stp	x25, x26, [sp, #64]
  409188:	mov	w26, w3
  40918c:	mov	w25, w6
  409190:	bl	402490 <memset@plt>
  409194:	add	x2, sp, #0x200
  409198:	mov	w0, #0x10                  	// #16
  40919c:	strh	w0, [sp, #302]
  4091a0:	mov	w1, #0x7                   	// #7
  4091a4:	strh	w0, [sp, #566]
  4091a8:	ldr	w0, [sp, #896]
  4091ac:	stp	xzr, xzr, [x2, #-248]
  4091b0:	stp	xzr, xzr, [sp, #152]
  4091b4:	stp	xzr, xzr, [sp, #168]
  4091b8:	stp	xzr, xzr, [sp, #184]
  4091bc:	stp	xzr, xzr, [sp, #200]
  4091c0:	stp	xzr, xzr, [sp, #216]
  4091c4:	stp	xzr, xzr, [sp, #232]
  4091c8:	stp	xzr, xzr, [sp, #248]
  4091cc:	str	w1, [sp, #832]
  4091d0:	str	w22, [sp, #836]
  4091d4:	str	w0, [sp, #840]
  4091d8:	cbz	x20, 409204 <ferror@plt+0x68f4>
  4091dc:	mov	w2, #0xffffffff            	// #-1
  4091e0:	add	x1, sp, #0x118
  4091e4:	mov	x0, x20
  4091e8:	str	w21, [sp, #304]
  4091ec:	str	w19, [sp, #824]
  4091f0:	str	w2, [sp, #828]
  4091f4:	bl	4064e8 <ferror@plt+0x3bd8>
  4091f8:	mov	w1, w0
  4091fc:	mov	w0, #0x1                   	// #1
  409200:	cbz	w1, 40932c <ferror@plt+0x6a1c>
  409204:	add	x0, sp, #0x118
  409208:	bl	405a08 <ferror@plt+0x30f8>
  40920c:	mov	w0, w21
  409210:	add	x1, sp, #0x98
  409214:	mov	w2, #0x40                  	// #64
  409218:	bl	410478 <ferror@plt+0xdb68>
  40921c:	cmn	w19, #0x1
  409220:	mov	x20, x0
  409224:	b.eq	409348 <ferror@plt+0x6a38>  // b.none
  409228:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40922c:	ldr	w0, [x0, #1672]
  409230:	cbnz	w0, 4092b4 <ferror@plt+0x69a4>
  409234:	cmp	w19, #0x0
  409238:	cbz	w19, 40938c <ferror@plt+0x6a7c>
  40923c:	b.le	4092b4 <ferror@plt+0x69a4>
  409240:	adrp	x0, 416000 <ferror@plt+0x136f0>
  409244:	add	x0, x0, #0x1c8
  409248:	bl	402880 <getenv@plt>
  40924c:	cmp	x0, #0x0
  409250:	adrp	x3, 416000 <ferror@plt+0x136f0>
  409254:	add	x3, x3, #0x1c0
  409258:	csel	x3, x3, x0, eq  // eq = none
  40925c:	mov	w4, w19
  409260:	adrp	x2, 416000 <ferror@plt+0x136f0>
  409264:	add	x2, x2, #0x288
  409268:	add	x21, sp, #0xd8
  40926c:	mov	x1, #0x40                  	// #64
  409270:	mov	x0, x21
  409274:	bl	4023b0 <snprintf@plt>
  409278:	mov	x0, x21
  40927c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409280:	add	x1, x1, #0xa60
  409284:	bl	402730 <fopen64@plt>
  409288:	mov	x22, x0
  40928c:	cbz	x0, 4092b8 <ferror@plt+0x69a8>
  409290:	mov	x2, x21
  409294:	adrp	x1, 416000 <ferror@plt+0x136f0>
  409298:	add	x1, x1, #0x298
  40929c:	bl	402440 <__isoc99_fscanf@plt>
  4092a0:	cmp	w0, #0x1
  4092a4:	b.eq	4093ac <ferror@plt+0x6a9c>  // b.none
  4092a8:	mov	x0, x22
  4092ac:	bl	4023f0 <fclose@plt>
  4092b0:	b	4092b8 <ferror@plt+0x69a8>
  4092b4:	add	x21, sp, #0xd8
  4092b8:	mov	w0, w19
  4092bc:	mov	x1, x21
  4092c0:	bl	40ea18 <ferror@plt+0xc108>
  4092c4:	adrp	x19, 416000 <ferror@plt+0x136f0>
  4092c8:	add	x19, x19, #0xd38
  4092cc:	mov	x2, x21
  4092d0:	mov	x0, x20
  4092d4:	mov	x1, x19
  4092d8:	mov	x3, #0x0                   	// #0
  4092dc:	bl	405df0 <ferror@plt+0x34e0>
  4092e0:	cmp	w23, #0x1
  4092e4:	b.eq	409358 <ferror@plt+0x6a48>  // b.none
  4092e8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4092ec:	add	x2, x2, #0x318
  4092f0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4092f4:	mov	x0, x2
  4092f8:	add	x1, x1, #0xe48
  4092fc:	mov	x3, #0x0                   	// #0
  409300:	bl	405df0 <ferror@plt+0x34e0>
  409304:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  409308:	ldr	w0, [x0, #1624]
  40930c:	cbz	w0, 40932c <ferror@plt+0x6a1c>
  409310:	ldr	x1, [sp, #904]
  409314:	mov	w3, w26
  409318:	ldr	x2, [sp, #912]
  40931c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409320:	add	x0, x0, #0x18
  409324:	bl	404e28 <ferror@plt+0x2518>
  409328:	mov	w0, #0x0                   	// #0
  40932c:	ldp	x29, x30, [sp]
  409330:	ldp	x19, x20, [sp, #16]
  409334:	ldp	x21, x22, [sp, #32]
  409338:	ldp	x23, x24, [sp, #48]
  40933c:	ldp	x25, x26, [sp, #64]
  409340:	add	sp, sp, #0x380
  409344:	ret
  409348:	mov	w0, #0x2a                  	// #42
  40934c:	add	x21, sp, #0xd8
  409350:	strb	w0, [sp, #216]
  409354:	b	4092c4 <ferror@plt+0x69b4>
  409358:	add	x1, sp, #0x58
  40935c:	mov	w0, w25
  409360:	bl	40ea18 <ferror@plt+0xc108>
  409364:	mov	x20, x0
  409368:	add	x1, sp, #0x78
  40936c:	mov	w0, w24
  409370:	bl	40ea18 <ferror@plt+0xc108>
  409374:	mov	x2, x0
  409378:	mov	x1, x19
  40937c:	mov	x0, x20
  409380:	mov	x3, #0x0                   	// #0
  409384:	bl	405df0 <ferror@plt+0x34e0>
  409388:	b	409304 <ferror@plt+0x69f4>
  40938c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409390:	add	x0, x0, #0x8
  409394:	add	x21, sp, #0xd8
  409398:	ldr	w1, [x0]
  40939c:	ldur	w0, [x0, #3]
  4093a0:	str	w1, [sp, #216]
  4093a4:	stur	w0, [sp, #219]
  4093a8:	b	4092c4 <ferror@plt+0x69b4>
  4093ac:	mov	x0, x21
  4093b0:	bl	402260 <strlen@plt>
  4093b4:	mov	w3, w19
  4093b8:	mov	x1, #0x40                  	// #64
  4093bc:	adrp	x2, 417000 <ferror@plt+0x146f0>
  4093c0:	sub	x1, x1, x0
  4093c4:	add	x2, x2, #0x10
  4093c8:	add	x0, x21, x0
  4093cc:	bl	4023b0 <snprintf@plt>
  4093d0:	mov	x0, x22
  4093d4:	bl	4023f0 <fclose@plt>
  4093d8:	b	4092c4 <ferror@plt+0x69b4>
  4093dc:	nop
  4093e0:	sub	sp, sp, #0x70
  4093e4:	mov	x2, x0
  4093e8:	stp	x29, x30, [sp, #32]
  4093ec:	add	x29, sp, #0x20
  4093f0:	ldr	w3, [x2], #44
  4093f4:	stp	x19, x20, [sp, #48]
  4093f8:	mov	x19, x0
  4093fc:	sub	w3, w3, #0x2c
  409400:	mov	x20, x1
  409404:	add	x0, sp, #0x48
  409408:	mov	w1, #0x4                   	// #4
  40940c:	bl	415450 <ferror@plt+0x12b40>
  409410:	ldr	x0, [sp, #80]
  409414:	mov	w3, #0x0                   	// #0
  409418:	cbz	x0, 40942c <ferror@plt+0x6b1c>
  40941c:	ldrh	w1, [x0]
  409420:	cmp	w1, #0x4
  409424:	b.eq	40942c <ferror@plt+0x6b1c>  // b.none
  409428:	ldr	w3, [x0, #4]
  40942c:	ldr	x0, [sp, #72]
  409430:	cbz	x0, 4094ac <ferror@plt+0x6b9c>
  409434:	ldr	w7, [x0, #4]
  409438:	ldr	w2, [x0, #12]
  40943c:	ldrb	w4, [x19, #19]
  409440:	ldrb	w1, [x19, #18]
  409444:	ldr	x0, [x20, #16]
  409448:	str	w2, [sp]
  40944c:	ldp	w2, w5, [x19, #20]
  409450:	ldr	w6, [x19, #28]
  409454:	stp	xzr, xzr, [sp, #8]
  409458:	bl	409148 <ferror@plt+0x6838>
  40945c:	cbnz	w0, 40946c <ferror@plt+0x6b5c>
  409460:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x230>
  409464:	ldr	w0, [x0, #1796]
  409468:	cbnz	w0, 409480 <ferror@plt+0x6b70>
  40946c:	mov	w0, #0x0                   	// #0
  409470:	ldp	x29, x30, [sp, #32]
  409474:	ldp	x19, x20, [sp, #48]
  409478:	add	sp, sp, #0x70
  40947c:	ret
  409480:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409484:	add	x0, x0, #0x38
  409488:	bl	404e28 <ferror@plt+0x2518>
  40948c:	add	x0, sp, #0x48
  409490:	mov	w1, #0x0                   	// #0
  409494:	bl	405040 <ferror@plt+0x2730>
  409498:	mov	w0, #0x0                   	// #0
  40949c:	ldp	x29, x30, [sp, #32]
  4094a0:	ldp	x19, x20, [sp, #48]
  4094a4:	add	sp, sp, #0x70
  4094a8:	ret
  4094ac:	mov	w2, #0x0                   	// #0
  4094b0:	mov	w7, #0x0                   	// #0
  4094b4:	b	40943c <ferror@plt+0x6b2c>
  4094b8:	sub	sp, sp, #0x2b0
  4094bc:	mov	x2, #0x268                 	// #616
  4094c0:	stp	x29, x30, [sp]
  4094c4:	mov	x29, sp
  4094c8:	stp	x19, x20, [sp, #16]
  4094cc:	add	x19, x0, #0x10
  4094d0:	mov	x20, x0
  4094d4:	add	x0, sp, #0x48
  4094d8:	stp	x21, x22, [sp, #32]
  4094dc:	mov	x21, x1
  4094e0:	mov	w1, #0x0                   	// #0
  4094e4:	stp	x23, x24, [sp, #48]
  4094e8:	bl	402490 <memset@plt>
  4094ec:	ldp	w24, w6, [x19, #4]
  4094f0:	mov	x2, #0x108                 	// #264
  4094f4:	ldp	w5, w3, [x19, #16]
  4094f8:	mov	w1, #0x0                   	// #0
  4094fc:	ldrb	w4, [x19, #2]
  409500:	add	x0, sp, #0x58
  409504:	ldrb	w20, [x20, #17]
  409508:	mov	w23, #0x4                   	// #4
  40950c:	str	w20, [sp, #80]
  409510:	mov	w22, #0x28                  	// #40
  409514:	str	w6, [sp, #616]
  409518:	str	w5, [sp, #620]
  40951c:	str	w4, [sp, #624]
  409520:	str	w3, [sp, #636]
  409524:	bl	402490 <memset@plt>
  409528:	ldr	w19, [x19, #12]
  40952c:	add	x0, sp, #0x160
  409530:	mov	x2, #0x108                 	// #264
  409534:	mov	w1, #0x0                   	// #0
  409538:	strh	w23, [sp, #90]
  40953c:	strh	w22, [sp, #94]
  409540:	str	w24, [sp, #96]
  409544:	bl	402490 <memset@plt>
  409548:	strh	w23, [sp, #354]
  40954c:	cmp	w20, #0x1
  409550:	strh	w22, [sp, #358]
  409554:	str	w19, [sp, #360]
  409558:	b.eq	4095e0 <ferror@plt+0x6cd0>  // b.none
  40955c:	cmp	w20, #0x2
  409560:	b.eq	4095bc <ferror@plt+0x6cac>  // b.none
  409564:	ldr	x0, [x21, #16]
  409568:	cbz	x0, 409578 <ferror@plt+0x6c68>
  40956c:	add	x1, sp, #0x48
  409570:	bl	4064e8 <ferror@plt+0x3bd8>
  409574:	cbz	w0, 4095a0 <ferror@plt+0x6c90>
  409578:	add	x0, sp, #0x48
  40957c:	bl	405a08 <ferror@plt+0x30f8>
  409580:	ldr	w1, [sp, #616]
  409584:	add	x0, sp, #0x58
  409588:	bl	406150 <ferror@plt+0x3840>
  40958c:	ldr	w1, [sp, #620]
  409590:	add	x0, sp, #0x160
  409594:	bl	406150 <ferror@plt+0x3840>
  409598:	add	x0, sp, #0x27c
  40959c:	bl	407230 <ferror@plt+0x4920>
  4095a0:	mov	w0, #0x0                   	// #0
  4095a4:	ldp	x29, x30, [sp]
  4095a8:	ldp	x19, x20, [sp, #16]
  4095ac:	ldp	x21, x22, [sp, #32]
  4095b0:	ldp	x23, x24, [sp, #48]
  4095b4:	add	sp, sp, #0x2b0
  4095b8:	ret
  4095bc:	ldr	w0, [x21]
  4095c0:	tbnz	w0, #12, 409564 <ferror@plt+0x6c54>
  4095c4:	mov	w0, #0x0                   	// #0
  4095c8:	ldp	x29, x30, [sp]
  4095cc:	ldp	x19, x20, [sp, #16]
  4095d0:	ldp	x21, x22, [sp, #32]
  4095d4:	ldp	x23, x24, [sp, #48]
  4095d8:	add	sp, sp, #0x2b0
  4095dc:	ret
  4095e0:	ldr	w0, [x21]
  4095e4:	tbnz	w0, #11, 409564 <ferror@plt+0x6c54>
  4095e8:	mov	w0, #0x0                   	// #0
  4095ec:	ldp	x29, x30, [sp]
  4095f0:	ldp	x19, x20, [sp, #16]
  4095f4:	ldp	x21, x22, [sp, #32]
  4095f8:	ldp	x23, x24, [sp, #48]
  4095fc:	add	sp, sp, #0x2b0
  409600:	ret
  409604:	nop
  409608:	sub	sp, sp, #0x310
  40960c:	mov	x2, #0x268                 	// #616
  409610:	stp	x29, x30, [sp]
  409614:	mov	x29, sp
  409618:	stp	x19, x20, [sp, #16]
  40961c:	mov	x19, x0
  409620:	add	x0, sp, #0xa8
  409624:	stp	x21, x22, [sp, #32]
  409628:	stp	x23, x24, [sp, #48]
  40962c:	mov	x24, x1
  409630:	mov	w1, #0x0                   	// #0
  409634:	bl	402490 <memset@plt>
  409638:	mov	x2, x19
  40963c:	mov	w1, #0x8                   	// #8
  409640:	add	x0, sp, #0x60
  409644:	ldr	w3, [x2], #32
  409648:	sub	w3, w3, #0x20
  40964c:	bl	415450 <ferror@plt+0x12b40>
  409650:	ldr	x0, [sp, #104]
  409654:	mov	w3, #0x7                   	// #7
  409658:	ldrb	w4, [x19, #17]
  40965c:	ldr	w2, [x19, #20]
  409660:	ldr	x1, [x19, #24]
  409664:	str	w4, [sp, #176]
  409668:	str	w3, [sp, #720]
  40966c:	str	w2, [sp, #732]
  409670:	str	x1, [sp, #752]
  409674:	cbz	x0, 409684 <ferror@plt+0x6d74>
  409678:	ldp	w1, w0, [x0, #4]
  40967c:	str	w0, [sp, #712]
  409680:	str	w1, [sp, #744]
  409684:	ldr	x0, [sp, #112]
  409688:	cbz	x0, 409694 <ferror@plt+0x6d84>
  40968c:	ldr	w0, [x0, #4]
  409690:	str	w0, [sp, #736]
  409694:	ldp	x21, x20, [sp, #120]
  409698:	ldp	x19, x23, [sp, #136]
  40969c:	ldr	x22, [sp, #152]
  4096a0:	cmp	x21, #0x0
  4096a4:	add	x0, x21, #0x4
  4096a8:	csel	x21, x0, x21, ne  // ne = any
  4096ac:	add	x0, x20, #0x4
  4096b0:	cmp	x20, #0x0
  4096b4:	add	x2, x19, #0x4
  4096b8:	csel	x20, x0, x20, ne  // ne = any
  4096bc:	cmp	x19, #0x0
  4096c0:	ldr	x0, [sp, #160]
  4096c4:	add	x1, x23, #0x4
  4096c8:	csel	x19, x2, x19, ne  // ne = any
  4096cc:	cmp	x23, #0x0
  4096d0:	csel	x23, x1, x23, ne  // ne = any
  4096d4:	add	x1, x22, #0x4
  4096d8:	cmp	x22, #0x0
  4096dc:	csel	x22, x1, x22, ne  // ne = any
  4096e0:	cbz	x0, 4096ec <ferror@plt+0x6ddc>
  4096e4:	ldr	w0, [x0, #4]
  4096e8:	str	w0, [sp, #724]
  4096ec:	ldr	x0, [x24, #16]
  4096f0:	mov	w1, #0x2c                  	// #44
  4096f4:	strh	w1, [sp, #190]
  4096f8:	strh	w1, [sp, #454]
  4096fc:	cbz	x0, 40970c <ferror@plt+0x6dfc>
  409700:	add	x1, sp, #0xa8
  409704:	bl	4064e8 <ferror@plt+0x3bd8>
  409708:	cbz	w0, 4097b0 <ferror@plt+0x6ea0>
  40970c:	add	x0, sp, #0xa8
  409710:	stp	x25, x26, [sp, #64]
  409714:	bl	405a08 <ferror@plt+0x30f8>
  409718:	ldr	w24, [sp, #744]
  40971c:	adrp	x26, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  409720:	cbz	w24, 409918 <ferror@plt+0x7008>
  409724:	ldr	w0, [x26, #3552]
  409728:	cbz	w0, 409940 <ferror@plt+0x7030>
  40972c:	mov	w0, w24
  409730:	bl	410cd0 <ferror@plt+0xe3c0>
  409734:	ldr	w3, [sp, #712]
  409738:	mov	x24, x0
  40973c:	mov	x1, #0x10                  	// #16
  409740:	add	x0, sp, #0x50
  409744:	adrp	x2, 417000 <ferror@plt+0x146f0>
  409748:	add	x2, x2, #0x40
  40974c:	adrp	x25, 416000 <ferror@plt+0x136f0>
  409750:	add	x25, x25, #0xe48
  409754:	bl	4023b0 <snprintf@plt>
  409758:	mov	x0, x24
  40975c:	adrp	x24, 419000 <ferror@plt+0x166f0>
  409760:	add	x24, x24, #0x318
  409764:	add	x2, sp, #0x50
  409768:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40976c:	mov	x3, #0x0                   	// #0
  409770:	add	x1, x1, #0xd38
  409774:	bl	405df0 <ferror@plt+0x34e0>
  409778:	mov	x2, x24
  40977c:	mov	x1, x25
  409780:	mov	x3, #0x0                   	// #0
  409784:	mov	x0, x2
  409788:	adrp	x24, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40978c:	bl	405df0 <ferror@plt+0x34e0>
  409790:	add	x0, sp, #0x2dc
  409794:	bl	407230 <ferror@plt+0x4920>
  409798:	ldr	w0, [x24, #1624]
  40979c:	cbnz	w0, 4097f8 <ferror@plt+0x6ee8>
  4097a0:	add	x26, x26, #0xde0
  4097a4:	ldr	w0, [x26, #2340]
  4097a8:	cbnz	w0, 4097cc <ferror@plt+0x6ebc>
  4097ac:	ldp	x25, x26, [sp, #64]
  4097b0:	mov	w0, #0x0                   	// #0
  4097b4:	ldp	x29, x30, [sp]
  4097b8:	ldp	x19, x20, [sp, #16]
  4097bc:	ldp	x21, x22, [sp, #32]
  4097c0:	ldp	x23, x24, [sp, #48]
  4097c4:	add	sp, sp, #0x310
  4097c8:	ret
  4097cc:	add	x0, sp, #0x60
  4097d0:	mov	w1, #0x8                   	// #8
  4097d4:	bl	405040 <ferror@plt+0x2730>
  4097d8:	mov	w0, #0x0                   	// #0
  4097dc:	ldp	x29, x30, [sp]
  4097e0:	ldp	x19, x20, [sp, #16]
  4097e4:	ldp	x21, x22, [sp, #32]
  4097e8:	ldp	x23, x24, [sp, #48]
  4097ec:	ldp	x25, x26, [sp, #64]
  4097f0:	add	sp, sp, #0x310
  4097f4:	ret
  4097f8:	add	x0, sp, #0xa8
  4097fc:	bl	404fd0 <ferror@plt+0x26c0>
  409800:	ldr	w0, [x24, #1624]
  409804:	cbz	w0, 4097a0 <ferror@plt+0x6e90>
  409808:	cbz	x21, 40981c <ferror@plt+0x6f0c>
  40980c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409810:	mov	x1, x21
  409814:	add	x0, x0, #0x48
  409818:	bl	4079f8 <ferror@plt+0x50e8>
  40981c:	cbz	x20, 409830 <ferror@plt+0x6f20>
  409820:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409824:	mov	x1, x20
  409828:	add	x0, x0, #0x50
  40982c:	bl	4079f8 <ferror@plt+0x50e8>
  409830:	cbz	x19, 4097a0 <ferror@plt+0x6e90>
  409834:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  409838:	ldr	w0, [x0, #1628]
  40983c:	cbz	w0, 409948 <ferror@plt+0x7038>
  409840:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409844:	add	x0, x0, #0x58
  409848:	bl	404e28 <ferror@plt+0x2518>
  40984c:	ldr	w1, [x19, #8]
  409850:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409854:	add	x0, x0, #0x68
  409858:	bl	404e28 <ferror@plt+0x2518>
  40985c:	ldr	x1, [x19]
  409860:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409864:	add	x0, x0, #0x70
  409868:	bl	404e28 <ferror@plt+0x2518>
  40986c:	ldr	w1, [x19, #12]
  409870:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409874:	add	x0, x0, #0x80
  409878:	bl	404e28 <ferror@plt+0x2518>
  40987c:	ldr	w1, [x19, #16]
  409880:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409884:	add	x0, x0, #0x90
  409888:	bl	404e28 <ferror@plt+0x2518>
  40988c:	ldr	w1, [x19, #20]
  409890:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409894:	add	x0, x0, #0xa0
  409898:	bl	404e28 <ferror@plt+0x2518>
  40989c:	ldr	w1, [x19, #24]
  4098a0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4098a4:	add	x0, x0, #0xb0
  4098a8:	bl	404e28 <ferror@plt+0x2518>
  4098ac:	ldr	w1, [x19, #28]
  4098b0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4098b4:	add	x0, x0, #0xc0
  4098b8:	bl	404e28 <ferror@plt+0x2518>
  4098bc:	ldr	w1, [x19, #32]
  4098c0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4098c4:	add	x0, x0, #0xc8
  4098c8:	and	w1, w1, #0x1
  4098cc:	bl	404e28 <ferror@plt+0x2518>
  4098d0:	ldr	w1, [x19, #36]
  4098d4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4098d8:	add	x0, x0, #0xd0
  4098dc:	bl	404e28 <ferror@plt+0x2518>
  4098e0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4098e4:	add	x0, x0, #0xb38
  4098e8:	bl	404e28 <ferror@plt+0x2518>
  4098ec:	cbz	x23, 409900 <ferror@plt+0x6ff0>
  4098f0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4098f4:	mov	x1, x23
  4098f8:	add	x0, x0, #0xe0
  4098fc:	bl	4079f8 <ferror@plt+0x50e8>
  409900:	cbz	x22, 4097a0 <ferror@plt+0x6e90>
  409904:	mov	x1, x22
  409908:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40990c:	add	x0, x0, #0xe8
  409910:	bl	4079f8 <ferror@plt+0x50e8>
  409914:	b	4097a0 <ferror@plt+0x6e90>
  409918:	adrp	x24, 419000 <ferror@plt+0x166f0>
  40991c:	adrp	x25, 416000 <ferror@plt+0x136f0>
  409920:	add	x24, x24, #0x318
  409924:	add	x25, x25, #0xe48
  409928:	mov	x2, x24
  40992c:	mov	x0, x24
  409930:	mov	x1, x25
  409934:	mov	x3, #0x0                   	// #0
  409938:	bl	405df0 <ferror@plt+0x34e0>
  40993c:	b	409778 <ferror@plt+0x6e68>
  409940:	bl	403c88 <ferror@plt+0x1378>
  409944:	b	40972c <ferror@plt+0x6e1c>
  409948:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40994c:	add	x0, x0, #0x60
  409950:	bl	404e28 <ferror@plt+0x2518>
  409954:	b	40984c <ferror@plt+0x6f3c>
  409958:	stp	x29, x30, [sp, #-64]!
  40995c:	mov	w4, #0x100                 	// #256
  409960:	mov	x29, sp
  409964:	str	x19, [sp, #16]
  409968:	stp	xzr, xzr, [sp, #48]
  40996c:	ldrb	w2, [x0, #16]
  409970:	str	x1, [sp, #40]
  409974:	str	w4, [sp, #48]
  409978:	cmp	w2, #0x10
  40997c:	b.eq	409a64 <ferror@plt+0x7154>  // b.none
  409980:	b.ls	4099d4 <ferror@plt+0x70c4>  // b.plast
  409984:	cmp	w2, #0x28
  409988:	b.eq	409a1c <ferror@plt+0x710c>  // b.none
  40998c:	cmp	w2, #0x2c
  409990:	b.ne	4099b0 <ferror@plt+0x70a0>  // b.any
  409994:	bl	409608 <ferror@plt+0x6cf8>
  409998:	mov	w19, w0
  40999c:	bl	4054c8 <ferror@plt+0x2bb8>
  4099a0:	mov	w0, w19
  4099a4:	ldr	x19, [sp, #16]
  4099a8:	ldp	x29, x30, [sp], #64
  4099ac:	ret
  4099b0:	cmp	w2, #0x11
  4099b4:	b.ne	409a04 <ferror@plt+0x70f4>  // b.any
  4099b8:	bl	408bf8 <ferror@plt+0x62e8>
  4099bc:	mov	w19, w0
  4099c0:	bl	4054c8 <ferror@plt+0x2bb8>
  4099c4:	mov	w0, w19
  4099c8:	ldr	x19, [sp, #16]
  4099cc:	ldp	x29, x30, [sp], #64
  4099d0:	ret
  4099d4:	and	w4, w2, #0xfffffff7
  4099d8:	cmp	w4, #0x2
  4099dc:	b.eq	409a38 <ferror@plt+0x7128>  // b.none
  4099e0:	cmp	w2, #0x1
  4099e4:	b.ne	409a04 <ferror@plt+0x70f4>  // b.any
  4099e8:	bl	408898 <ferror@plt+0x5f88>
  4099ec:	mov	w19, w0
  4099f0:	bl	4054c8 <ferror@plt+0x2bb8>
  4099f4:	mov	w0, w19
  4099f8:	ldr	x19, [sp, #16]
  4099fc:	ldp	x29, x30, [sp], #64
  409a00:	ret
  409a04:	bl	4054c8 <ferror@plt+0x2bb8>
  409a08:	mov	w19, #0xffffffff            	// #-1
  409a0c:	mov	w0, w19
  409a10:	ldr	x19, [sp, #16]
  409a14:	ldp	x29, x30, [sp], #64
  409a18:	ret
  409a1c:	bl	4094b8 <ferror@plt+0x6ba8>
  409a20:	mov	w19, w0
  409a24:	bl	4054c8 <ferror@plt+0x2bb8>
  409a28:	mov	w0, w19
  409a2c:	ldr	x19, [sp, #16]
  409a30:	ldp	x29, x30, [sp], #64
  409a34:	ret
  409a38:	mov	x3, x1
  409a3c:	add	x1, sp, #0x28
  409a40:	ldr	x2, [x3, #32]
  409a44:	str	x2, [sp, #56]
  409a48:	bl	4086a8 <ferror@plt+0x5d98>
  409a4c:	mov	w19, w0
  409a50:	bl	4054c8 <ferror@plt+0x2bb8>
  409a54:	mov	w0, w19
  409a58:	ldr	x19, [sp, #16]
  409a5c:	ldp	x29, x30, [sp], #64
  409a60:	ret
  409a64:	bl	4093e0 <ferror@plt+0x6ad0>
  409a68:	mov	w19, w0
  409a6c:	bl	4054c8 <ferror@plt+0x2bb8>
  409a70:	mov	w0, w19
  409a74:	ldr	x19, [sp, #16]
  409a78:	ldp	x29, x30, [sp], #64
  409a7c:	ret
  409a80:	sub	sp, sp, #0x440
  409a84:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409a88:	add	x1, x1, #0xf0
  409a8c:	stp	x29, x30, [sp]
  409a90:	mov	x29, sp
  409a94:	str	x23, [sp, #48]
  409a98:	mov	x23, x0
  409a9c:	stp	x19, x20, [sp, #16]
  409aa0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409aa4:	add	x0, x0, #0x100
  409aa8:	str	wzr, [x23]
  409aac:	bl	403ff0 <ferror@plt+0x16e0>
  409ab0:	cbz	x0, 409bd4 <ferror@plt+0x72c4>
  409ab4:	mov	x20, #0x7543                	// #30019
  409ab8:	stp	x21, x22, [sp, #32]
  409abc:	movk	x20, #0x7272, lsl #16
  409ac0:	mov	w22, #0x6354                	// #25428
  409ac4:	movk	x20, #0x7345, lsl #32
  409ac8:	mov	x21, x0
  409acc:	movk	w22, #0x3a70, lsl #16
  409ad0:	movk	x20, #0x6174, lsl #48
  409ad4:	mov	x2, x21
  409ad8:	add	x0, sp, #0x40
  409adc:	mov	w1, #0x400                 	// #1024
  409ae0:	bl	4028e0 <fgets@plt>
  409ae4:	cbz	x0, 409bb4 <ferror@plt+0x72a4>
  409ae8:	ldr	w0, [sp, #64]
  409aec:	cmp	w0, w22
  409af0:	b.ne	409ad4 <ferror@plt+0x71c4>  // b.any
  409af4:	add	x0, sp, #0x40
  409af8:	mov	w19, #0x0                   	// #0
  409afc:	nop
  409b00:	mov	w1, #0x20                  	// #32
  409b04:	bl	4026b0 <strchr@plt>
  409b08:	mov	x1, x0
  409b0c:	cbz	x0, 409b40 <ferror@plt+0x7230>
  409b10:	ldur	x2, [x1, #1]
  409b14:	add	w19, w19, #0x1
  409b18:	add	x0, x1, #0x1
  409b1c:	cmp	x2, x20
  409b20:	b.ne	409b00 <ferror@plt+0x71f0>  // b.any
  409b24:	ldrb	w2, [x0, #8]
  409b28:	cmp	w2, #0x62
  409b2c:	b.ne	409b00 <ferror@plt+0x71f0>  // b.any
  409b30:	ldrb	w1, [x1, #10]
  409b34:	cmp	w1, #0x20
  409b38:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  409b3c:	b.ne	409b00 <ferror@plt+0x71f0>  // b.any
  409b40:	mov	x2, x21
  409b44:	add	x0, sp, #0x40
  409b48:	mov	w1, #0x400                 	// #1024
  409b4c:	bl	4028e0 <fgets@plt>
  409b50:	cbz	x0, 409bb4 <ferror@plt+0x72a4>
  409b54:	ldr	w0, [sp, #64]
  409b58:	cmp	w0, w22
  409b5c:	b.ne	409bb4 <ferror@plt+0x72a4>  // b.any
  409b60:	add	x0, sp, #0x40
  409b64:	nop
  409b68:	mov	w1, #0x20                  	// #32
  409b6c:	bl	4026b0 <strchr@plt>
  409b70:	cbz	x0, 409ad4 <ferror@plt+0x71c4>
  409b74:	add	x0, x0, #0x1
  409b78:	subs	w19, w19, #0x1
  409b7c:	b.ne	409b68 <ferror@plt+0x7258>  // b.any
  409b80:	mov	x2, x23
  409b84:	adrp	x1, 419000 <ferror@plt+0x166f0>
  409b88:	add	x1, x1, #0xc80
  409b8c:	bl	4027f0 <__isoc99_sscanf@plt>
  409b90:	mov	x0, x21
  409b94:	bl	4023f0 <fclose@plt>
  409b98:	ldp	x21, x22, [sp, #32]
  409b9c:	mov	w0, w19
  409ba0:	ldp	x29, x30, [sp]
  409ba4:	ldp	x19, x20, [sp, #16]
  409ba8:	ldr	x23, [sp, #48]
  409bac:	add	sp, sp, #0x440
  409bb0:	ret
  409bb4:	mov	x0, x21
  409bb8:	bl	4023f0 <fclose@plt>
  409bbc:	bl	402870 <__errno_location@plt>
  409bc0:	mov	w19, #0xffffffff            	// #-1
  409bc4:	mov	w1, #0x3                   	// #3
  409bc8:	ldp	x21, x22, [sp, #32]
  409bcc:	str	w1, [x0]
  409bd0:	b	409b9c <ferror@plt+0x728c>
  409bd4:	mov	w19, #0xffffffff            	// #-1
  409bd8:	b	409b9c <ferror@plt+0x728c>
  409bdc:	nop
  409be0:	stp	x29, x30, [sp, #-352]!
  409be4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409be8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409bec:	mov	x29, sp
  409bf0:	add	x1, x1, #0x120
  409bf4:	add	x0, x0, #0x130
  409bf8:	stp	x19, x20, [sp, #16]
  409bfc:	stp	xzr, xzr, [sp, #32]
  409c00:	stp	xzr, xzr, [sp, #48]
  409c04:	stp	xzr, xzr, [sp, #64]
  409c08:	str	xzr, [sp, #80]
  409c0c:	str	wzr, [sp, #88]
  409c10:	bl	403ff0 <ferror@plt+0x16e0>
  409c14:	cbz	x0, 409da4 <ferror@plt+0x7494>
  409c18:	mov	x20, x0
  409c1c:	add	x19, sp, #0x60
  409c20:	b	409c30 <ferror@plt+0x7320>
  409c24:	add	x1, sp, #0x20
  409c28:	mov	x0, x19
  409c2c:	bl	403d50 <ferror@plt+0x1440>
  409c30:	mov	x2, x20
  409c34:	mov	x0, x19
  409c38:	mov	w1, #0x100                 	// #256
  409c3c:	bl	4028e0 <fgets@plt>
  409c40:	cbnz	x0, 409c24 <ferror@plt+0x7314>
  409c44:	mov	x0, x20
  409c48:	bl	4023f0 <fclose@plt>
  409c4c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409c50:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409c54:	add	x1, x1, #0x160
  409c58:	add	x0, x0, #0x170
  409c5c:	bl	403ff0 <ferror@plt+0x16e0>
  409c60:	mov	x20, x0
  409c64:	cbnz	x0, 409c78 <ferror@plt+0x7368>
  409c68:	b	409c94 <ferror@plt+0x7384>
  409c6c:	add	x1, sp, #0x20
  409c70:	mov	x0, x19
  409c74:	bl	403d50 <ferror@plt+0x1440>
  409c78:	mov	x2, x20
  409c7c:	mov	x0, x19
  409c80:	mov	w1, #0x100                 	// #256
  409c84:	bl	4028e0 <fgets@plt>
  409c88:	cbnz	x0, 409c6c <ferror@plt+0x735c>
  409c8c:	mov	x0, x20
  409c90:	bl	4023f0 <fclose@plt>
  409c94:	mov	x0, x19
  409c98:	bl	409a80 <ferror@plt+0x7170>
  409c9c:	tbnz	w0, #31, 409db8 <ferror@plt+0x74a8>
  409ca0:	ldr	w1, [sp, #32]
  409ca4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409ca8:	add	x0, x0, #0x1a0
  409cac:	bl	402850 <printf@plt>
  409cb0:	ldp	w4, w5, [sp, #44]
  409cb4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409cb8:	ldr	w1, [sp, #72]
  409cbc:	add	x0, x0, #0x1b0
  409cc0:	ldr	w3, [sp, #52]
  409cc4:	ldr	w2, [sp, #96]
  409cc8:	add	w3, w3, w1
  409ccc:	ldr	w1, [sp, #40]
  409cd0:	sub	w3, w3, w5
  409cd4:	sub	w3, w1, w3
  409cd8:	add	w1, w1, w5
  409cdc:	bl	402850 <printf@plt>
  409ce0:	mov	w0, #0xa                   	// #10
  409ce4:	bl	402890 <putchar@plt>
  409ce8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409cec:	add	x0, x0, #0x1f0
  409cf0:	bl	4025b0 <puts@plt>
  409cf4:	ldr	w2, [sp, #60]
  409cf8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409cfc:	ldr	w3, [sp, #80]
  409d00:	add	x0, x0, #0x218
  409d04:	add	w1, w2, w3
  409d08:	bl	402850 <printf@plt>
  409d0c:	ldr	w2, [sp, #56]
  409d10:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409d14:	ldr	w3, [sp, #76]
  409d18:	add	x0, x0, #0x230
  409d1c:	add	w1, w2, w3
  409d20:	bl	402850 <printf@plt>
  409d24:	ldr	w2, [sp, #52]
  409d28:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409d2c:	ldr	w3, [sp, #72]
  409d30:	add	x0, x0, #0x248
  409d34:	add	w1, w2, w3
  409d38:	bl	402850 <printf@plt>
  409d3c:	ldp	w3, w2, [sp, #52]
  409d40:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409d44:	ldr	w1, [sp, #60]
  409d48:	add	x0, x0, #0x260
  409d4c:	ldp	w5, w4, [sp, #76]
  409d50:	add	w2, w1, w2
  409d54:	add	w2, w2, w3
  409d58:	ldr	w3, [sp, #72]
  409d5c:	add	w1, w2, w4
  409d60:	add	w4, w4, w5
  409d64:	add	w1, w1, w5
  409d68:	add	w1, w1, w3
  409d6c:	add	w3, w4, w3
  409d70:	bl	402850 <printf@plt>
  409d74:	ldr	w2, [sp, #64]
  409d78:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409d7c:	ldr	w3, [sp, #84]
  409d80:	add	x0, x0, #0x278
  409d84:	add	w1, w2, w3
  409d88:	bl	402850 <printf@plt>
  409d8c:	mov	w0, #0xa                   	// #10
  409d90:	bl	402890 <putchar@plt>
  409d94:	mov	w0, #0x0                   	// #0
  409d98:	ldp	x19, x20, [sp, #16]
  409d9c:	ldp	x29, x30, [sp], #352
  409da0:	ret
  409da4:	add	x19, sp, #0x60
  409da8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409dac:	add	x0, x0, #0x148
  409db0:	bl	402290 <perror@plt>
  409db4:	b	409c94 <ferror@plt+0x7384>
  409db8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409dbc:	add	x0, x0, #0x188
  409dc0:	bl	402290 <perror@plt>
  409dc4:	b	409ca0 <ferror@plt+0x7390>
  409dc8:	stp	x29, x30, [sp, #-112]!
  409dcc:	mov	x29, sp
  409dd0:	stp	x19, x20, [sp, #16]
  409dd4:	mov	x19, x0
  409dd8:	mov	x20, x1
  409ddc:	add	x0, sp, #0x38
  409de0:	mov	w1, #0x0                   	// #0
  409de4:	str	x21, [sp, #32]
  409de8:	mov	x21, x2
  409dec:	mov	w2, #0x4                   	// #4
  409df0:	bl	413978 <ferror@plt+0x11068>
  409df4:	cbnz	w0, 409e5c <ferror@plt+0x754c>
  409df8:	mov	w3, #0xe240                	// #57920
  409dfc:	mov	x1, x19
  409e00:	movk	w3, #0x1, lsl #16
  409e04:	mov	w2, w20
  409e08:	add	x0, sp, #0x38
  409e0c:	mov	w19, #0xffffffff            	// #-1
  409e10:	str	w3, [sp, #88]
  409e14:	bl	414250 <ferror@plt+0x11940>
  409e18:	tbnz	w0, #31, 409e40 <ferror@plt+0x7530>
  409e1c:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  409e20:	add	x2, x2, #0xde0
  409e24:	mov	x1, x21
  409e28:	add	x2, x2, #0x930
  409e2c:	add	x0, sp, #0x38
  409e30:	mov	w3, #0x0                   	// #0
  409e34:	bl	4144b0 <ferror@plt+0x11ba0>
  409e38:	cmp	w0, #0x0
  409e3c:	csetm	w19, ne  // ne = any
  409e40:	add	x0, sp, #0x38
  409e44:	bl	413948 <ferror@plt+0x11038>
  409e48:	mov	w0, w19
  409e4c:	ldp	x19, x20, [sp, #16]
  409e50:	ldr	x21, [sp, #32]
  409e54:	ldp	x29, x30, [sp], #112
  409e58:	ret
  409e5c:	mov	w19, #0xffffffff            	// #-1
  409e60:	b	409e48 <ferror@plt+0x7538>
  409e64:	nop
  409e68:	sub	sp, sp, #0x170
  409e6c:	stp	x29, x30, [sp, #32]
  409e70:	add	x29, sp, #0x20
  409e74:	stp	x19, x20, [sp, #48]
  409e78:	adrp	x19, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  409e7c:	add	x19, x19, #0xde0
  409e80:	add	x0, x19, #0x930
  409e84:	ldr	x1, [x0, #8]
  409e88:	tst	w1, #0x10000
  409e8c:	b.eq	409e98 <ferror@plt+0x7588>  // b.none
  409e90:	ldr	w0, [x0, #4]
  409e94:	tbnz	w0, #7, 409eac <ferror@plt+0x759c>
  409e98:	mov	w0, #0x0                   	// #0
  409e9c:	ldp	x29, x30, [sp, #32]
  409ea0:	ldp	x19, x20, [sp, #48]
  409ea4:	add	sp, sp, #0x170
  409ea8:	ret
  409eac:	adrp	x20, 417000 <ferror@plt+0x146f0>
  409eb0:	add	x20, x20, #0x290
  409eb4:	mov	x0, x20
  409eb8:	bl	402880 <getenv@plt>
  409ebc:	cbz	x0, 409f80 <ferror@plt+0x7670>
  409ec0:	mov	x0, x20
  409ec4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409ec8:	add	x1, x1, #0x2a8
  409ecc:	bl	403ff0 <ferror@plt+0x16e0>
  409ed0:	mov	x20, x0
  409ed4:	cbz	x0, 409fe4 <ferror@plt+0x76d4>
  409ed8:	mov	x2, x0
  409edc:	mov	w1, #0x100                 	// #256
  409ee0:	add	x0, sp, #0x70
  409ee4:	bl	4028e0 <fgets@plt>
  409ee8:	cbnz	x0, 409f38 <ferror@plt+0x7628>
  409eec:	b	409fec <ferror@plt+0x76dc>
  409ef0:	add	x8, sp, #0x68
  409ef4:	str	x8, [sp]
  409ef8:	add	x8, sp, #0x5c
  409efc:	str	x8, [sp, #8]
  409f00:	bl	4027f0 <__isoc99_sscanf@plt>
  409f04:	ldr	w8, [sp, #88]
  409f08:	mov	w6, #0x0                   	// #0
  409f0c:	str	w8, [sp]
  409f10:	mov	w5, #0x0                   	// #0
  409f14:	ldr	x8, [sp, #96]
  409f18:	str	x8, [sp, #8]
  409f1c:	ldp	w1, w2, [sp, #72]
  409f20:	mov	w4, #0x0                   	// #0
  409f24:	ldp	w3, w7, [sp, #80]
  409f28:	ldr	x8, [sp, #104]
  409f2c:	str	x8, [sp, #16]
  409f30:	ldr	x0, [x19, #2368]
  409f34:	bl	409148 <ferror@plt+0x6838>
  409f38:	mov	x2, x20
  409f3c:	mov	w1, #0x100                 	// #256
  409f40:	add	x0, sp, #0x70
  409f44:	bl	4028e0 <fgets@plt>
  409f48:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409f4c:	mov	x8, x0
  409f50:	add	x7, sp, #0x58
  409f54:	add	x6, sp, #0x54
  409f58:	add	x5, sp, #0x50
  409f5c:	add	x4, sp, #0x4c
  409f60:	add	x3, sp, #0x48
  409f64:	add	x2, sp, #0x60
  409f68:	add	x0, sp, #0x70
  409f6c:	add	x1, x1, #0x2b8
  409f70:	cbnz	x8, 409ef0 <ferror@plt+0x75e0>
  409f74:	mov	x0, x20
  409f78:	bl	4023f0 <fclose@plt>
  409f7c:	b	409e98 <ferror@plt+0x7588>
  409f80:	adrp	x0, 416000 <ferror@plt+0x136f0>
  409f84:	add	x0, x0, #0x1c8
  409f88:	bl	402880 <getenv@plt>
  409f8c:	cbnz	x0, 409ec0 <ferror@plt+0x75b0>
  409f90:	mov	x6, #0x24                  	// #36
  409f94:	mov	w5, #0xe240                	// #57920
  409f98:	movk	x6, #0x14, lsl #32
  409f9c:	movk	w5, #0x1, lsl #16
  409fa0:	movk	x6, #0x301, lsl #48
  409fa4:	mov	w4, #0xffffff10            	// #-240
  409fa8:	mov	w3, #0x3                   	// #3
  409fac:	stp	xzr, xzr, [sp, #120]
  409fb0:	adrp	x2, 409000 <ferror@plt+0x66f0>
  409fb4:	str	xzr, [sp, #136]
  409fb8:	add	x2, x2, #0x3e0
  409fbc:	add	x0, sp, #0x70
  409fc0:	mov	x1, #0x24                  	// #36
  409fc4:	str	x6, [sp, #112]
  409fc8:	str	w5, [sp, #120]
  409fcc:	strh	w4, [sp, #128]
  409fd0:	str	w3, [sp, #136]
  409fd4:	str	wzr, [sp, #144]
  409fd8:	bl	409dc8 <ferror@plt+0x74b8>
  409fdc:	cbnz	w0, 409ec0 <ferror@plt+0x75b0>
  409fe0:	b	409e98 <ferror@plt+0x7588>
  409fe4:	mov	w0, #0xffffffff            	// #-1
  409fe8:	b	409e9c <ferror@plt+0x758c>
  409fec:	mov	x0, x20
  409ff0:	bl	4023f0 <fclose@plt>
  409ff4:	mov	w0, #0xffffffff            	// #-1
  409ff8:	b	409e9c <ferror@plt+0x758c>
  409ffc:	nop
  40a000:	mov	x12, #0x42a0                	// #17056
  40a004:	sub	sp, sp, x12
  40a008:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a00c:	add	x0, x0, #0x330
  40a010:	stp	x29, x30, [sp]
  40a014:	mov	x29, sp
  40a018:	stp	x19, x20, [sp, #16]
  40a01c:	bl	402880 <getenv@plt>
  40a020:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a024:	add	x1, x1, #0xa60
  40a028:	bl	402730 <fopen64@plt>
  40a02c:	cbz	x0, 40a1e4 <ferror@plt+0x78d4>
  40a030:	stp	x21, x22, [sp, #32]
  40a034:	adrp	x22, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a038:	mov	x21, x0
  40a03c:	add	x22, x22, #0xde0
  40a040:	mov	x2, #0x268                 	// #616
  40a044:	mov	w1, #0x0                   	// #0
  40a048:	add	x0, sp, #0x38
  40a04c:	bl	402490 <memset@plt>
  40a050:	mov	x3, x21
  40a054:	mov	x1, #0x1                   	// #1
  40a058:	add	x0, sp, #0x2a0
  40a05c:	mov	x2, #0x10                  	// #16
  40a060:	bl	402630 <fread@plt>
  40a064:	mov	x20, x0
  40a068:	mov	x3, x21
  40a06c:	add	x0, sp, #0x2b0
  40a070:	cmp	x20, #0x10
  40a074:	mov	x1, #0x1                   	// #1
  40a078:	b.ne	40a114 <ferror@plt+0x7804>  // b.any
  40a07c:	ldr	w19, [sp, #672]
  40a080:	sub	x19, x19, #0xd
  40a084:	and	x19, x19, #0xfffffffc
  40a088:	mov	x2, x19
  40a08c:	bl	402630 <fread@plt>
  40a090:	mov	x2, x0
  40a094:	add	x1, sp, #0x38
  40a098:	add	x0, sp, #0x2a0
  40a09c:	cmp	x19, x2
  40a0a0:	b.ne	40a134 <ferror@plt+0x7824>  // b.any
  40a0a4:	ldrh	w2, [sp, #676]
  40a0a8:	cmp	w2, #0x3
  40a0ac:	b.eq	40a150 <ferror@plt+0x7840>  // b.none
  40a0b0:	cmp	w2, #0x2
  40a0b4:	b.eq	40a158 <ferror@plt+0x7848>  // b.none
  40a0b8:	bl	404bd0 <ferror@plt+0x22c0>
  40a0bc:	ldr	x0, [x22, #2368]
  40a0c0:	mov	w1, #0x6                   	// #6
  40a0c4:	str	w1, [sp, #64]
  40a0c8:	add	x1, sp, #0x38
  40a0cc:	cbz	x0, 40a0d8 <ferror@plt+0x77c8>
  40a0d0:	bl	4064e8 <ferror@plt+0x3bd8>
  40a0d4:	cbz	w0, 40a040 <ferror@plt+0x7730>
  40a0d8:	add	x1, sp, #0x38
  40a0dc:	add	x0, sp, #0x2a0
  40a0e0:	bl	408448 <ferror@plt+0x5b38>
  40a0e4:	mov	w19, w0
  40a0e8:	tbz	w0, #31, 40a040 <ferror@plt+0x7730>
  40a0ec:	nop
  40a0f0:	mov	x0, x21
  40a0f4:	bl	4023f0 <fclose@plt>
  40a0f8:	ldp	x21, x22, [sp, #32]
  40a0fc:	mov	w0, w19
  40a100:	mov	x12, #0x42a0                	// #17056
  40a104:	ldp	x29, x30, [sp]
  40a108:	ldp	x19, x20, [sp, #16]
  40a10c:	add	sp, sp, x12
  40a110:	ret
  40a114:	mov	x0, x21
  40a118:	bl	402910 <ferror@plt>
  40a11c:	cbnz	w0, 40a1b0 <ferror@plt+0x78a0>
  40a120:	mov	x0, x21
  40a124:	bl	4025a0 <feof@plt>
  40a128:	cbnz	w0, 40a1c0 <ferror@plt+0x78b0>
  40a12c:	mov	w19, #0xffffffff            	// #-1
  40a130:	b	40a0f0 <ferror@plt+0x77e0>
  40a134:	mov	x0, x21
  40a138:	bl	402910 <ferror@plt>
  40a13c:	cbz	w0, 40a120 <ferror@plt+0x7810>
  40a140:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a144:	add	x0, x0, #0x340
  40a148:	bl	402290 <perror@plt>
  40a14c:	b	40a120 <ferror@plt+0x7810>
  40a150:	mov	w19, #0x0                   	// #0
  40a154:	b	40a0f0 <ferror@plt+0x77e0>
  40a158:	ldr	w0, [sp, #672]
  40a15c:	cmp	w0, #0x23
  40a160:	b.hi	40a188 <ferror@plt+0x7878>  // b.pmore
  40a164:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a168:	mov	x2, x20
  40a16c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a170:	mov	x1, #0x1                   	// #1
  40a174:	ldr	x3, [x3, #3504]
  40a178:	mov	w19, #0xffffffff            	// #-1
  40a17c:	add	x0, x0, #0x358
  40a180:	bl	4026d0 <fwrite@plt>
  40a184:	b	40a0f0 <ferror@plt+0x77e0>
  40a188:	bl	402870 <__errno_location@plt>
  40a18c:	mov	x2, x0
  40a190:	ldr	w1, [sp, #688]
  40a194:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a198:	mov	w19, #0xffffffff            	// #-1
  40a19c:	add	x0, x0, #0x370
  40a1a0:	neg	w1, w1
  40a1a4:	str	w1, [x2]
  40a1a8:	bl	402290 <perror@plt>
  40a1ac:	b	40a0f0 <ferror@plt+0x77e0>
  40a1b0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a1b4:	add	x0, x0, #0x2f0
  40a1b8:	bl	402290 <perror@plt>
  40a1bc:	b	40a120 <ferror@plt+0x7810>
  40a1c0:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a1c4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a1c8:	mov	x2, #0x24                  	// #36
  40a1cc:	mov	w19, #0xffffffff            	// #-1
  40a1d0:	ldr	x3, [x1, #3504]
  40a1d4:	add	x0, x0, #0x318
  40a1d8:	mov	x1, #0x1                   	// #1
  40a1dc:	bl	4026d0 <fwrite@plt>
  40a1e0:	b	40a0f0 <ferror@plt+0x77e0>
  40a1e4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a1e8:	mov	w19, #0xffffffff            	// #-1
  40a1ec:	add	x0, x0, #0x2d8
  40a1f0:	bl	402290 <perror@plt>
  40a1f4:	b	40a0fc <ferror@plt+0x77ec>
  40a1f8:	sub	sp, sp, #0x220
  40a1fc:	adrp	x4, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a200:	mov	w2, #0x4                   	// #4
  40a204:	stp	x29, x30, [sp]
  40a208:	mov	x29, sp
  40a20c:	stp	x27, x28, [sp, #80]
  40a210:	add	x27, x4, #0xde0
  40a214:	stp	xzr, xzr, [sp, #160]
  40a218:	stp	x19, x20, [sp, #16]
  40a21c:	add	x19, x27, #0x930
  40a220:	stp	x21, x22, [sp, #32]
  40a224:	mov	x21, x0
  40a228:	add	x0, sp, #0xe0
  40a22c:	stp	x23, x24, [sp, #48]
  40a230:	mov	w24, w1
  40a234:	mov	w1, #0x0                   	// #0
  40a238:	str	x19, [sp, #152]
  40a23c:	str	w24, [sp, #160]
  40a240:	bl	413978 <ferror@plt+0x11068>
  40a244:	cbnz	w0, 40a644 <ferror@plt+0x7d34>
  40a248:	ldrb	w0, [x27, #2376]
  40a24c:	cbnz	w0, 40a5f8 <ferror@plt+0x7ce8>
  40a250:	stp	x25, x26, [sp, #64]
  40a254:	ldr	w20, [x27, #2392]
  40a258:	mov	w1, #0x2                   	// #2
  40a25c:	str	x21, [sp, #264]
  40a260:	cmp	w20, #0xa
  40a264:	ldr	w21, [sp, #224]
  40a268:	csel	w20, w20, w1, eq  // eq = none
  40a26c:	mov	x1, #0x48                  	// #72
  40a270:	mov	w0, #0xe240                	// #57920
  40a274:	movk	x1, #0x14, lsl #32
  40a278:	and	w26, w24, #0xff
  40a27c:	add	x23, sp, #0x1d0
  40a280:	add	x22, sp, #0x150
  40a284:	add	x19, sp, #0x188
  40a288:	add	x25, sp, #0x78
  40a28c:	str	xzr, [sp, #120]
  40a290:	movk	w0, #0x1, lsl #16
  40a294:	mov	w2, #0x10                  	// #16
  40a298:	movk	x1, #0x301, lsl #48
  40a29c:	str	xzr, [sp, #104]
  40a2a0:	strh	w2, [sp, #120]
  40a2a4:	str	wzr, [sp, #128]
  40a2a8:	str	w0, [sp, #256]
  40a2ac:	str	x1, [sp, #392]
  40a2b0:	str	w0, [sp, #400]
  40a2b4:	str	wzr, [sp, #404]
  40a2b8:	ldr	w1, [x27, #2340]
  40a2bc:	ldr	w2, [x27, #2356]
  40a2c0:	stp	xzr, xzr, [x19, #16]
  40a2c4:	stp	xzr, xzr, [x19, #32]
  40a2c8:	stp	xzr, xzr, [x19, #48]
  40a2cc:	str	xzr, [x19, #64]
  40a2d0:	strb	w20, [sp, #408]
  40a2d4:	strb	w26, [sp, #409]
  40a2d8:	str	w2, [sp, #412]
  40a2dc:	cbz	w1, 40a2e8 <ferror@plt+0x79d8>
  40a2e0:	mov	w0, #0x41                  	// #65
  40a2e4:	strb	w0, [sp, #410]
  40a2e8:	ldr	w0, [x27, #2332]
  40a2ec:	cbz	w0, 40a2fc <ferror@plt+0x79ec>
  40a2f0:	ldrb	w0, [sp, #410]
  40a2f4:	orr	w0, w0, #0xe
  40a2f8:	strb	w0, [sp, #410]
  40a2fc:	ldr	w0, [x27, #2336]
  40a300:	cbz	w0, 40a310 <ferror@plt+0x7a00>
  40a304:	ldrb	w0, [sp, #410]
  40a308:	orr	w0, w0, #0x30
  40a30c:	strb	w0, [sp, #410]
  40a310:	ldr	x0, [x27, #2368]
  40a314:	mov	x1, #0x48                  	// #72
  40a318:	stp	x19, x1, [sp, #336]
  40a31c:	cbz	x0, 40a58c <ferror@plt+0x7c7c>
  40a320:	add	x1, sp, #0x68
  40a324:	bl	404518 <ferror@plt+0x1c08>
  40a328:	cbz	w0, 40a58c <ferror@plt+0x7c7c>
  40a32c:	ldr	w1, [sp, #392]
  40a330:	add	w7, w0, #0x4
  40a334:	ldr	x2, [sp, #104]
  40a338:	add	w1, w1, #0x4
  40a33c:	add	w1, w1, w0
  40a340:	add	x4, sp, #0xb0
  40a344:	sxtw	x0, w0
  40a348:	mov	w6, #0x1                   	// #1
  40a34c:	mov	x3, #0x4                   	// #4
  40a350:	mov	x5, #0x3                   	// #3
  40a354:	strh	w7, [sp, #176]
  40a358:	strh	w6, [sp, #178]
  40a35c:	stp	x4, x3, [sp, #352]
  40a360:	stp	x2, x0, [sp, #368]
  40a364:	str	w1, [sp, #392]
  40a368:	add	x0, sp, #0x200
  40a36c:	mov	w3, #0xc                   	// #12
  40a370:	mov	x1, x23
  40a374:	mov	w2, #0x0                   	// #0
  40a378:	stp	xzr, xzr, [x0, #-40]
  40a37c:	stp	xzr, xzr, [x0, #-24]
  40a380:	mov	w0, w21
  40a384:	str	w3, [sp, #472]
  40a388:	add	x3, sp, #0x200
  40a38c:	str	x25, [sp, #464]
  40a390:	stp	x22, x5, [sp, #480]
  40a394:	stp	xzr, xzr, [x3, #-8]
  40a398:	bl	4024b0 <sendmsg@plt>
  40a39c:	tbnz	x0, #63, 40a61c <ferror@plt+0x7d0c>
  40a3a0:	adrp	x5, 408000 <ferror@plt+0x56f0>
  40a3a4:	add	x28, x5, #0x6a8
  40a3a8:	mov	x1, x28
  40a3ac:	add	x2, sp, #0x98
  40a3b0:	add	x0, sp, #0xe0
  40a3b4:	mov	w3, #0x0                   	// #0
  40a3b8:	bl	4144b0 <ferror@plt+0x11ba0>
  40a3bc:	mov	w21, w0
  40a3c0:	cbz	w0, 40a594 <ferror@plt+0x7c84>
  40a3c4:	mov	w0, #0xe240                	// #57920
  40a3c8:	stp	xzr, xzr, [sp, #400]
  40a3cc:	movk	w0, #0x1, lsl #16
  40a3d0:	stp	xzr, xzr, [sp, #464]
  40a3d4:	mov	x8, #0x48                  	// #72
  40a3d8:	ldr	w2, [x27, #2356]
  40a3dc:	str	w0, [sp, #400]
  40a3e0:	movk	x8, #0x14, lsl #32
  40a3e4:	str	w0, [sp, #472]
  40a3e8:	add	x0, sp, #0x200
  40a3ec:	str	xzr, [sp, #120]
  40a3f0:	mov	w1, #0x10                  	// #16
  40a3f4:	str	xzr, [sp, #136]
  40a3f8:	movk	x8, #0x301, lsl #48
  40a3fc:	stp	xzr, xzr, [sp, #480]
  40a400:	mov	w7, #0x4c                  	// #76
  40a404:	mov	w6, #0x301                 	// #769
  40a408:	str	xzr, [sp, #528]
  40a40c:	mov	w3, #0x2                   	// #2
  40a410:	stp	xzr, xzr, [x0]
  40a414:	cmp	w24, #0x11
  40a418:	ldr	w19, [sp, #224]
  40a41c:	stp	xzr, xzr, [sp, #104]
  40a420:	strh	w1, [sp, #120]
  40a424:	str	wzr, [sp, #128]
  40a428:	strh	w1, [sp, #136]
  40a42c:	str	wzr, [sp, #144]
  40a430:	str	x8, [sp, #392]
  40a434:	stp	xzr, xzr, [sp, #416]
  40a438:	stp	xzr, xzr, [sp, #432]
  40a43c:	stp	xzr, xzr, [sp, #448]
  40a440:	str	w7, [sp, #464]
  40a444:	strh	w6, [sp, #470]
  40a448:	strb	w3, [sp, #480]
  40a44c:	stp	xzr, xzr, [sp, #496]
  40a450:	str	w2, [sp, #532]
  40a454:	str	wzr, [sp, #536]
  40a458:	b.eq	40a62c <ferror@plt+0x7d1c>  // b.none
  40a45c:	cmp	w24, #0x6
  40a460:	ldr	w1, [x27, #2340]
  40a464:	cset	w0, ne  // ne = any
  40a468:	add	w0, w0, #0x12
  40a46c:	strh	w0, [sp, #468]
  40a470:	cbz	w1, 40a47c <ferror@plt+0x7b6c>
  40a474:	mov	w0, #0x41                  	// #65
  40a478:	strb	w0, [sp, #483]
  40a47c:	ldr	w0, [x27, #2332]
  40a480:	cbz	w0, 40a490 <ferror@plt+0x7b80>
  40a484:	ldrb	w0, [sp, #483]
  40a488:	orr	w0, w0, #0xe
  40a48c:	strb	w0, [sp, #483]
  40a490:	ldr	w0, [x27, #2336]
  40a494:	cbz	w0, 40a4a4 <ferror@plt+0x7b94>
  40a498:	ldrb	w0, [sp, #483]
  40a49c:	orr	w0, w0, #0x30
  40a4a0:	strb	w0, [sp, #483]
  40a4a4:	ldr	x0, [x27, #2368]
  40a4a8:	mov	x1, #0x4c                  	// #76
  40a4ac:	stp	x23, x1, [sp, #176]
  40a4b0:	cbz	x0, 40a5e8 <ferror@plt+0x7cd8>
  40a4b4:	add	x1, sp, #0x70
  40a4b8:	bl	404518 <ferror@plt+0x1c08>
  40a4bc:	cbz	w0, 40a5e8 <ferror@plt+0x7cd8>
  40a4c0:	ldr	w1, [sp, #464]
  40a4c4:	add	w8, w0, #0x4
  40a4c8:	ldr	x2, [sp, #112]
  40a4cc:	add	w1, w1, #0x4
  40a4d0:	add	w1, w1, w0
  40a4d4:	add	x4, sp, #0x60
  40a4d8:	sxtw	x0, w0
  40a4dc:	mov	w6, #0x1                   	// #1
  40a4e0:	mov	x3, #0x4                   	// #4
  40a4e4:	mov	x7, #0x3                   	// #3
  40a4e8:	strh	w8, [sp, #96]
  40a4ec:	strh	w6, [sp, #98]
  40a4f0:	stp	x4, x3, [sp, #192]
  40a4f4:	stp	x2, x0, [sp, #208]
  40a4f8:	str	w1, [sp, #464]
  40a4fc:	add	x0, sp, #0x200
  40a500:	add	x3, sp, #0xb0
  40a504:	add	x6, sp, #0x88
  40a508:	mov	w4, #0xc                   	// #12
  40a50c:	mov	x1, x22
  40a510:	mov	w2, #0x0                   	// #0
  40a514:	stp	xzr, xzr, [x0, #-168]
  40a518:	stp	xzr, xzr, [x0, #-152]
  40a51c:	mov	w0, w19
  40a520:	stp	x3, x7, [sp, #352]
  40a524:	add	x3, sp, #0x200
  40a528:	str	x6, [sp, #336]
  40a52c:	str	w4, [sp, #344]
  40a530:	stp	xzr, xzr, [x3, #-136]
  40a534:	bl	4024b0 <sendmsg@plt>
  40a538:	tbnz	x0, #63, 40a634 <ferror@plt+0x7d24>
  40a53c:	add	x2, sp, #0x98
  40a540:	mov	x1, x28
  40a544:	add	x0, sp, #0xe0
  40a548:	mov	w3, #0x0                   	// #0
  40a54c:	bl	4144b0 <ferror@plt+0x11ba0>
  40a550:	mov	w21, w0
  40a554:	add	x0, sp, #0xe0
  40a558:	bl	413948 <ferror@plt+0x11038>
  40a55c:	ldr	x0, [sp, #168]
  40a560:	cbz	x0, 40a5f0 <ferror@plt+0x7ce0>
  40a564:	bl	413948 <ferror@plt+0x11038>
  40a568:	ldp	x25, x26, [sp, #64]
  40a56c:	mov	w0, w21
  40a570:	ldp	x29, x30, [sp]
  40a574:	ldp	x19, x20, [sp, #16]
  40a578:	ldp	x21, x22, [sp, #32]
  40a57c:	ldp	x23, x24, [sp, #48]
  40a580:	ldp	x27, x28, [sp, #80]
  40a584:	add	sp, sp, #0x220
  40a588:	ret
  40a58c:	mov	x5, #0x1                   	// #1
  40a590:	b	40a368 <ferror@plt+0x7a58>
  40a594:	cmp	w20, #0x2
  40a598:	b.ne	40a554 <ferror@plt+0x7c44>  // b.any
  40a59c:	ldr	w0, [x27, #2392]
  40a5a0:	cmp	w0, #0x2
  40a5a4:	b.eq	40a554 <ferror@plt+0x7c44>  // b.none
  40a5a8:	mov	w0, #0x10                  	// #16
  40a5ac:	str	xzr, [sp, #120]
  40a5b0:	strh	w0, [sp, #120]
  40a5b4:	mov	x0, #0x48                  	// #72
  40a5b8:	movk	x0, #0x14, lsl #32
  40a5bc:	ldr	w21, [sp, #224]
  40a5c0:	movk	x0, #0x301, lsl #48
  40a5c4:	str	x0, [sp, #392]
  40a5c8:	mov	w0, #0xe240                	// #57920
  40a5cc:	mov	w20, #0xa                   	// #10
  40a5d0:	movk	w0, #0x1, lsl #16
  40a5d4:	str	xzr, [sp, #104]
  40a5d8:	str	wzr, [sp, #128]
  40a5dc:	str	w0, [sp, #400]
  40a5e0:	str	wzr, [sp, #404]
  40a5e4:	b	40a2b8 <ferror@plt+0x79a8>
  40a5e8:	mov	x7, #0x1                   	// #1
  40a5ec:	b	40a4fc <ferror@plt+0x7bec>
  40a5f0:	ldp	x25, x26, [sp, #64]
  40a5f4:	b	40a56c <ferror@plt+0x7c5c>
  40a5f8:	add	x19, sp, #0x118
  40a5fc:	mov	w2, #0x4                   	// #4
  40a600:	mov	x0, x19
  40a604:	mov	w1, #0x0                   	// #0
  40a608:	bl	413978 <ferror@plt+0x11068>
  40a60c:	cbnz	w0, 40a64c <ferror@plt+0x7d3c>
  40a610:	stp	x25, x26, [sp, #64]
  40a614:	str	x19, [sp, #168]
  40a618:	b	40a254 <ferror@plt+0x7944>
  40a61c:	mov	w0, w21
  40a620:	mov	w21, #0xffffffff            	// #-1
  40a624:	bl	402540 <close@plt>
  40a628:	b	40a554 <ferror@plt+0x7c44>
  40a62c:	mov	w21, #0xffffffff            	// #-1
  40a630:	b	40a554 <ferror@plt+0x7c44>
  40a634:	mov	w0, w19
  40a638:	mov	w21, #0xffffffff            	// #-1
  40a63c:	bl	402540 <close@plt>
  40a640:	b	40a554 <ferror@plt+0x7c44>
  40a644:	mov	w21, #0xffffffff            	// #-1
  40a648:	b	40a56c <ferror@plt+0x7c5c>
  40a64c:	add	x0, sp, #0xe0
  40a650:	mov	w21, #0xffffffff            	// #-1
  40a654:	bl	413948 <ferror@plt+0x11038>
  40a658:	b	40a56c <ferror@plt+0x7c5c>
  40a65c:	nop
  40a660:	stp	x29, x30, [sp, #-320]!
  40a664:	mov	x29, sp
  40a668:	stp	x19, x20, [sp, #16]
  40a66c:	add	x19, sp, #0x40
  40a670:	mov	x20, x0
  40a674:	stp	x21, x22, [sp, #32]
  40a678:	mov	w22, w2
  40a67c:	mov	x2, x0
  40a680:	mov	x0, x19
  40a684:	str	x23, [sp, #48]
  40a688:	mov	x23, x1
  40a68c:	mov	w1, #0x100                 	// #256
  40a690:	bl	4028e0 <fgets@plt>
  40a694:	cbz	x0, 40a6f4 <ferror@plt+0x7de4>
  40a698:	adrp	x21, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a69c:	add	x21, x21, #0xde0
  40a6a0:	add	x21, x21, #0x930
  40a6a4:	b	40a6d8 <ferror@plt+0x7dc8>
  40a6a8:	bl	402260 <strlen@plt>
  40a6ac:	cbz	x0, 40a718 <ferror@plt+0x7e08>
  40a6b0:	sub	w3, w0, #0x1
  40a6b4:	mov	w2, w22
  40a6b8:	mov	x1, x21
  40a6bc:	mov	x0, x19
  40a6c0:	ldrb	w4, [x19, w3, sxtw]
  40a6c4:	cmp	w4, #0xa
  40a6c8:	b.ne	40a718 <ferror@plt+0x7e08>  // b.any
  40a6cc:	strb	wzr, [x19, w3, sxtw]
  40a6d0:	blr	x23
  40a6d4:	tbnz	w0, #31, 40a730 <ferror@plt+0x7e20>
  40a6d8:	mov	x2, x20
  40a6dc:	mov	x0, x19
  40a6e0:	mov	w1, #0x100                 	// #256
  40a6e4:	bl	4028e0 <fgets@plt>
  40a6e8:	mov	x3, x0
  40a6ec:	mov	x0, x19
  40a6f0:	cbnz	x3, 40a6a8 <ferror@plt+0x7d98>
  40a6f4:	mov	x0, x20
  40a6f8:	bl	402910 <ferror@plt>
  40a6fc:	cmp	w0, #0x0
  40a700:	csetm	w0, ne  // ne = any
  40a704:	ldp	x19, x20, [sp, #16]
  40a708:	ldp	x21, x22, [sp, #32]
  40a70c:	ldr	x23, [sp, #48]
  40a710:	ldp	x29, x30, [sp], #320
  40a714:	ret
  40a718:	bl	402870 <__errno_location@plt>
  40a71c:	mov	x1, x0
  40a720:	mov	w2, #0xffffffea            	// #-22
  40a724:	mov	w0, #0xffffffff            	// #-1
  40a728:	str	w2, [x1]
  40a72c:	b	40a704 <ferror@plt+0x7df4>
  40a730:	mov	w0, #0x0                   	// #0
  40a734:	b	40a704 <ferror@plt+0x7df4>
  40a738:	sub	sp, sp, #0x780
  40a73c:	mov	x2, #0x750                 	// #1872
  40a740:	mov	w1, #0x0                   	// #0
  40a744:	stp	x29, x30, [sp]
  40a748:	mov	x29, sp
  40a74c:	stp	x19, x20, [sp, #16]
  40a750:	mov	x19, #0x5                   	// #5
  40a754:	movk	x19, #0xf, lsl #32
  40a758:	stp	x21, x22, [sp, #32]
  40a75c:	mov	x21, x0
  40a760:	add	x0, sp, #0x30
  40a764:	bl	402490 <memset@plt>
  40a768:	mov	x20, #0x5                   	// #5
  40a76c:	mov	x12, #0x2                   	// #2
  40a770:	adrp	x11, 416000 <ferror@plt+0x136f0>
  40a774:	movk	x12, #0x1, lsl #32
  40a778:	add	x11, x11, #0x568
  40a77c:	adrp	x5, 417000 <ferror@plt+0x146f0>
  40a780:	add	x5, x5, #0x388
  40a784:	stp	x11, x12, [sp, #48]
  40a788:	add	x11, sp, #0x44
  40a78c:	mov	x13, #0x3                   	// #3
  40a790:	stp	x5, x12, [sp, #120]
  40a794:	add	x12, sp, #0x228
  40a798:	mov	x14, #0x9                   	// #9
  40a79c:	movk	x13, #0x5, lsl #32
  40a7a0:	movk	x14, #0xa, lsl #32
  40a7a4:	mov	x18, #0x4                   	// #4
  40a7a8:	mov	x17, #0x8                   	// #8
  40a7ac:	movk	x18, #0x6, lsl #32
  40a7b0:	movk	x17, #0x7, lsl #32
  40a7b4:	movk	x20, #0x4, lsl #32
  40a7b8:	adrp	x6, 417000 <ferror@plt+0x146f0>
  40a7bc:	adrp	x4, 417000 <ferror@plt+0x146f0>
  40a7c0:	add	x6, x6, #0x390
  40a7c4:	add	x4, x4, #0x398
  40a7c8:	stp	x13, x18, [x11]
  40a7cc:	mov	w13, #0xa                   	// #10
  40a7d0:	stp	x6, x20, [x12]
  40a7d4:	add	x22, sp, #0x588
  40a7d8:	mov	x16, #0xb                   	// #11
  40a7dc:	stp	x17, x14, [x11, #16]
  40a7e0:	mov	x14, #0x1                   	// #1
  40a7e4:	movk	x14, #0xf, lsl #32
  40a7e8:	stp	x4, x19, [x12, #72]
  40a7ec:	mov	x12, #0xa                   	// #10
  40a7f0:	movk	x12, #0xf, lsl #32
  40a7f4:	str	x19, [sp, #704]
  40a7f8:	add	x19, sp, #0x390
  40a7fc:	mov	x15, #0xe                   	// #14
  40a800:	mov	x11, #0x3                   	// #3
  40a804:	mov	x18, #0x2                   	// #2
  40a808:	str	w13, [sp, #140]
  40a80c:	mov	x13, #0x6                   	// #6
  40a810:	movk	x11, #0xf, lsl #32
  40a814:	movk	x13, #0xf, lsl #32
  40a818:	mov	w5, #0xf                   	// #15
  40a81c:	movk	x16, #0xc, lsl #32
  40a820:	movk	x15, #0xf, lsl #32
  40a824:	movk	x18, #0xf, lsl #32
  40a828:	adrp	x10, 416000 <ferror@plt+0x136f0>
  40a82c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40a830:	add	x10, x10, #0x308
  40a834:	add	x0, x0, #0x4d0
  40a838:	adrp	x9, 416000 <ferror@plt+0x136f0>
  40a83c:	adrp	x8, 416000 <ferror@plt+0x136f0>
  40a840:	add	x9, x9, #0x300
  40a844:	add	x8, x8, #0x310
  40a848:	adrp	x7, 416000 <ferror@plt+0x136f0>
  40a84c:	adrp	x3, 416000 <ferror@plt+0x136f0>
  40a850:	add	x7, x7, #0x500
  40a854:	add	x3, x3, #0x4e8
  40a858:	adrp	x2, 417000 <ferror@plt+0x146f0>
  40a85c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40a860:	add	x2, x2, #0x3a8
  40a864:	add	x1, x1, #0x4a8
  40a868:	stur	x16, [sp, #100]
  40a86c:	stur	x15, [sp, #108]
  40a870:	mov	x20, #0x9                   	// #9
  40a874:	str	x11, [sp, #144]
  40a878:	adrp	x6, 417000 <ferror@plt+0x146f0>
  40a87c:	str	x10, [sp, #192]
  40a880:	adrp	x10, 416000 <ferror@plt+0x136f0>
  40a884:	str	x18, [sp, #200]
  40a888:	add	x18, x18, #0x2
  40a88c:	str	x0, [sp, #264]
  40a890:	add	x10, x10, #0x4e0
  40a894:	str	x14, [sp, #272]
  40a898:	adrp	x14, 416000 <ferror@plt+0x136f0>
  40a89c:	add	x14, x14, #0x4d8
  40a8a0:	str	x9, [sp, #336]
  40a8a4:	str	w5, [sp, #348]
  40a8a8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a8ac:	str	x8, [sp, #408]
  40a8b0:	add	x0, x0, #0x3b8
  40a8b4:	str	x12, [sp, #416]
  40a8b8:	adrp	x12, 417000 <ferror@plt+0x146f0>
  40a8bc:	add	x12, x12, #0x3c0
  40a8c0:	str	x7, [sp, #480]
  40a8c4:	str	x11, [sp, #488]
  40a8c8:	add	x6, x6, #0x3f0
  40a8cc:	str	x13, [sp, #568]
  40a8d0:	adrp	x9, 417000 <ferror@plt+0x146f0>
  40a8d4:	str	x3, [sp, #696]
  40a8d8:	add	x9, x9, #0x3d8
  40a8dc:	str	x2, [sp, #768]
  40a8e0:	adrp	x8, 416000 <ferror@plt+0x136f0>
  40a8e4:	str	x18, [sp, #776]
  40a8e8:	add	x8, x8, #0x4a0
  40a8ec:	str	x1, [sp, #840]
  40a8f0:	adrp	x7, 417000 <ferror@plt+0x146f0>
  40a8f4:	str	x18, [sp, #848]
  40a8f8:	add	x7, x7, #0x3e8
  40a8fc:	stp	x14, x13, [x19, #72]
  40a900:	mov	x14, #0x7                   	// #7
  40a904:	add	x18, x18, #0x4
  40a908:	str	x12, [sp, #1056]
  40a90c:	mov	x12, #0xc                   	// #12
  40a910:	movk	x14, #0xf, lsl #32
  40a914:	movk	x12, #0xf, lsl #32
  40a918:	adrp	x4, 417000 <ferror@plt+0x146f0>
  40a91c:	adrp	x3, 416000 <ferror@plt+0x136f0>
  40a920:	add	x4, x4, #0x3f8
  40a924:	add	x3, x3, #0x4b0
  40a928:	adrp	x2, 417000 <ferror@plt+0x146f0>
  40a92c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40a930:	add	x2, x2, #0x408
  40a934:	add	x1, x1, #0x498
  40a938:	movk	x20, #0xf, lsl #32
  40a93c:	adrp	x11, 417000 <ferror@plt+0x146f0>
  40a940:	add	x11, x11, #0x3c8
  40a944:	stp	x0, x13, [x19]
  40a948:	add	x13, x13, #0x5
  40a94c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40a950:	add	x0, x0, #0x4b8
  40a954:	stp	x7, x20, [x22]
  40a958:	mov	w19, #0x1                   	// #1
  40a95c:	stp	x6, x16, [x22, #72]
  40a960:	str	x17, [sp, #1064]
  40a964:	str	w5, [sp, #1072]
  40a968:	str	x11, [sp, #1128]
  40a96c:	str	x18, [sp, #1136]
  40a970:	str	x10, [sp, #1200]
  40a974:	ldrb	w10, [x21]
  40a978:	str	x18, [sp, #1208]
  40a97c:	str	x9, [sp, #1272]
  40a980:	cmp	w10, #0x21
  40a984:	str	x14, [sp, #1280]
  40a988:	str	x8, [sp, #1344]
  40a98c:	str	x14, [sp, #1352]
  40a990:	str	w5, [sp, #1504]
  40a994:	str	x4, [sp, #1560]
  40a998:	str	x13, [sp, #1568]
  40a99c:	str	x3, [sp, #1632]
  40a9a0:	str	x13, [sp, #1640]
  40a9a4:	str	x2, [sp, #1704]
  40a9a8:	str	x12, [sp, #1712]
  40a9ac:	str	x1, [sp, #1776]
  40a9b0:	str	x12, [sp, #1784]
  40a9b4:	str	x0, [sp, #1848]
  40a9b8:	str	x15, [sp, #1856]
  40a9bc:	b.ne	40a9c8 <ferror@plt+0x80b8>  // b.any
  40a9c0:	add	x21, x21, #0x1
  40a9c4:	mov	w19, #0x0                   	// #0
  40a9c8:	add	x22, sp, #0x30
  40a9cc:	mov	w20, #0x0                   	// #0
  40a9d0:	ldr	x1, [x22]
  40a9d4:	mov	x0, x21
  40a9d8:	bl	4025f0 <strcmp@plt>
  40a9dc:	cbnz	w0, 40aa90 <ferror@plt+0x8180>
  40a9e0:	mov	x1, #0x8                   	// #8
  40a9e4:	mov	w2, #0x48                  	// #72
  40a9e8:	umaddl	x20, w20, w2, x1
  40a9ec:	add	x1, sp, #0x30
  40a9f0:	add	x3, x1, x20
  40a9f4:	ldr	w1, [x1, x20]
  40a9f8:	cmp	w1, #0xf
  40a9fc:	b.eq	40aa7c <ferror@plt+0x816c>  // b.none
  40aa00:	adrp	x9, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40aa04:	add	x9, x9, #0xde0
  40aa08:	adrp	x8, 417000 <ferror@plt+0x146f0>
  40aa0c:	add	x8, x8, #0xd10
  40aa10:	add	x8, x8, #0x188
  40aa14:	mov	w10, #0x0                   	// #0
  40aa18:	ldr	w2, [x9, #2352]
  40aa1c:	mov	w7, #0x1                   	// #1
  40aa20:	ldr	w6, [x9, #2356]
  40aa24:	b	40aa48 <ferror@plt+0x8138>
  40aa28:	add	x1, x8, x1, lsl #3
  40aa2c:	orr	w2, w2, w4
  40aa30:	mov	w10, w19
  40aa34:	ldr	w1, [x1, #4]
  40aa38:	orr	w6, w6, w1
  40aa3c:	ldr	w1, [x3, #4]!
  40aa40:	cmp	w1, #0xf
  40aa44:	b.eq	40aa68 <ferror@plt+0x8158>  // b.none
  40aa48:	sbfiz	x5, x1, #2, #32
  40aa4c:	lsl	w4, w7, w1
  40aa50:	add	x1, x5, w1, sxtw
  40aa54:	cbnz	w19, 40aa28 <ferror@plt+0x8118>
  40aa58:	ldr	w1, [x3, #4]!
  40aa5c:	bic	w2, w2, w4
  40aa60:	cmp	w1, #0xf
  40aa64:	b.ne	40aa48 <ferror@plt+0x8138>  // b.any
  40aa68:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40aa6c:	str	wzr, [x1, #1312]
  40aa70:	cbz	w10, 40aa78 <ferror@plt+0x8168>
  40aa74:	str	w6, [x9, #2356]
  40aa78:	str	w2, [x9, #2352]
  40aa7c:	ldp	x29, x30, [sp]
  40aa80:	ldp	x19, x20, [sp, #16]
  40aa84:	ldp	x21, x22, [sp, #32]
  40aa88:	add	sp, sp, #0x780
  40aa8c:	ret
  40aa90:	add	w20, w20, #0x1
  40aa94:	add	x22, x22, #0x48
  40aa98:	cmp	w20, #0x1a
  40aa9c:	b.ne	40a9d0 <ferror@plt+0x80c0>  // b.any
  40aaa0:	mov	w0, #0xffffffff            	// #-1
  40aaa4:	b	40aa7c <ferror@plt+0x816c>
  40aaa8:	sub	sp, sp, #0x480
  40aaac:	mov	x0, #0x7                   	// #7
  40aab0:	movk	x0, #0x2, lsl #32
  40aab4:	mov	x1, #0x1                   	// #1
  40aab8:	movk	x1, #0xb, lsl #32
  40aabc:	stp	x29, x30, [sp, #16]
  40aac0:	add	x29, sp, #0x10
  40aac4:	stp	x19, x20, [sp, #32]
  40aac8:	adrp	x20, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40aacc:	add	x20, x20, #0xde0
  40aad0:	stp	x21, x22, [sp, #48]
  40aad4:	add	x21, x20, #0x930
  40aad8:	stp	xzr, x0, [sp, #128]
  40aadc:	ldr	x0, [x21, #8]
  40aae0:	str	x1, [sp, #144]
  40aae4:	tst	w0, #0x2
  40aae8:	b.ne	40ab04 <ferror@plt+0x81f4>  // b.any
  40aaec:	mov	w0, #0x0                   	// #0
  40aaf0:	ldp	x29, x30, [sp, #16]
  40aaf4:	ldp	x19, x20, [sp, #32]
  40aaf8:	ldp	x21, x22, [sp, #48]
  40aafc:	add	sp, sp, #0x480
  40ab00:	ret
  40ab04:	adrp	x19, 417000 <ferror@plt+0x146f0>
  40ab08:	add	x19, x19, #0x418
  40ab0c:	mov	x0, x19
  40ab10:	bl	402880 <getenv@plt>
  40ab14:	cbz	x0, 40ae90 <ferror@plt+0x8580>
  40ab18:	mov	x0, x19
  40ab1c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40ab20:	add	x1, x1, #0x428
  40ab24:	bl	403ff0 <ferror@plt+0x16e0>
  40ab28:	mov	x21, x0
  40ab2c:	cbz	x0, 40af24 <ferror@plt+0x8614>
  40ab30:	mov	x2, x0
  40ab34:	mov	w1, #0x100                 	// #256
  40ab38:	add	x0, sp, #0x118
  40ab3c:	bl	4028e0 <fgets@plt>
  40ab40:	cbz	x0, 40af2c <ferror@plt+0x861c>
  40ab44:	stp	x25, x26, [sp, #80]
  40ab48:	add	x22, sp, #0x98
  40ab4c:	ldr	w25, [sp, #280]
  40ab50:	add	x26, sp, #0x88
  40ab54:	stp	x23, x24, [sp, #64]
  40ab58:	adrp	x24, 417000 <ferror@plt+0x146f0>
  40ab5c:	add	x24, x24, #0x438
  40ab60:	mov	w23, #0x0                   	// #0
  40ab64:	stp	x27, x28, [sp, #96]
  40ab68:	mov	x2, x21
  40ab6c:	add	x0, sp, #0x118
  40ab70:	mov	w1, #0x100                 	// #256
  40ab74:	bl	4028e0 <fgets@plt>
  40ab78:	cbz	x0, 40ad38 <ferror@plt+0x8428>
  40ab7c:	mov	x1, #0x268                 	// #616
  40ab80:	mov	x0, #0x1                   	// #1
  40ab84:	bl	4024c0 <calloc@plt>
  40ab88:	mov	x19, x0
  40ab8c:	cbz	x0, 40ad38 <ferror@plt+0x8428>
  40ab90:	add	x0, x0, #0x234
  40ab94:	stp	x0, x22, [sp]
  40ab98:	add	x7, x19, #0x228
  40ab9c:	add	x6, x19, #0x8
  40aba0:	add	x5, sp, #0x7c
  40aba4:	add	x4, x19, #0x230
  40aba8:	add	x3, x19, #0x22c
  40abac:	add	x2, x19, #0x224
  40abb0:	mov	x1, x24
  40abb4:	add	x0, sp, #0x118
  40abb8:	bl	4027f0 <__isoc99_sscanf@plt>
  40abbc:	cmp	w0, #0x7
  40abc0:	b.gt	40abc8 <ferror@plt+0x82b8>
  40abc4:	strb	wzr, [sp, #152]
  40abc8:	ldr	w1, [sp, #124]
  40abcc:	mov	w0, #0x1                   	// #1
  40abd0:	ldr	w2, [x19, #564]
  40abd4:	strh	w0, [x19, #22]
  40abd8:	strh	w0, [x19, #286]
  40abdc:	str	w2, [x19, #544]
  40abe0:	ldr	w0, [x19, #8]
  40abe4:	tbz	w1, #16, 40ad94 <ferror@plt+0x8484>
  40abe8:	mov	w1, #0xa                   	// #10
  40abec:	str	w1, [x19, #552]
  40abf0:	add	x1, x20, #0x930
  40abf4:	bl	405290 <ferror@plt+0x2980>
  40abf8:	tst	w0, #0xff
  40abfc:	b.ne	40ad88 <ferror@plt+0x8478>  // b.any
  40ac00:	ldr	w0, [x1, #4]
  40ac04:	ldr	w1, [x19, #552]
  40ac08:	asr	w0, w0, w1
  40ac0c:	tbz	w0, #0, 40ad88 <ferror@plt+0x8478>
  40ac10:	mov	w1, #0x6550                	// #25936
  40ac14:	ldrb	w0, [sp, #152]
  40ac18:	movk	w1, #0x7265, lsl #16
  40ac1c:	cmp	w25, w1
  40ac20:	b.eq	40adcc <ferror@plt+0x84bc>  // b.none
  40ac24:	add	x1, x19, #0x200
  40ac28:	str	wzr, [x19, #548]
  40ac2c:	stur	xzr, [x1, #44]
  40ac30:	cbnz	w0, 40ae5c <ferror@plt+0x854c>
  40ac34:	ldr	x28, [x20, #2368]
  40ac38:	cbz	x28, 40ac94 <ferror@plt+0x8384>
  40ac3c:	add	x3, sp, #0x218
  40ac40:	mov	w1, #0x0                   	// #0
  40ac44:	mov	x0, x3
  40ac48:	mov	x2, #0x268                 	// #616
  40ac4c:	ldr	x27, [x19, #600]
  40ac50:	bl	402490 <memset@plt>
  40ac54:	ldr	x1, [x19, #592]
  40ac58:	mov	x3, x0
  40ac5c:	mov	w0, #0x1                   	// #1
  40ac60:	strh	w0, [sp, #558]
  40ac64:	str	x1, [sp, #560]
  40ac68:	strh	w0, [sp, #822]
  40ac6c:	cbz	x27, 40ac84 <ferror@plt+0x8374>
  40ac70:	ldrb	w0, [x27]
  40ac74:	cmp	w0, #0x2a
  40ac78:	b.ne	40ae54 <ferror@plt+0x8544>  // b.any
  40ac7c:	ldrb	w0, [x27, #1]
  40ac80:	cbnz	w0, 40ae54 <ferror@plt+0x8544>
  40ac84:	mov	x1, x3
  40ac88:	mov	x0, x28
  40ac8c:	bl	4064e8 <ferror@plt+0x3bd8>
  40ac90:	cbz	w0, 40ad80 <ferror@plt+0x8470>
  40ac94:	ldr	x1, [sp, #128]
  40ac98:	cbz	x1, 40ae88 <ferror@plt+0x8578>
  40ac9c:	ldr	w3, [x19, #8]
  40aca0:	add	x0, sp, #0x80
  40aca4:	b	40acb4 <ferror@plt+0x83a4>
  40aca8:	mov	x0, x1
  40acac:	ldr	x1, [x1]
  40acb0:	cbz	x1, 40acd8 <ferror@plt+0x83c8>
  40acb4:	ldr	w2, [x1, #8]
  40acb8:	cmp	w3, w2
  40acbc:	b.cc	40acd8 <ferror@plt+0x83c8>  // b.lo, b.ul, b.last
  40acc0:	b.ne	40aca8 <ferror@plt+0x8398>  // b.any
  40acc4:	ldr	w2, [x1, #564]
  40acc8:	ldr	w4, [x19, #564]
  40accc:	cmp	w4, w2
  40acd0:	b.cs	40aca8 <ferror@plt+0x8398>  // b.hs, b.nlast
  40acd4:	nop
  40acd8:	str	x1, [x19]
  40acdc:	add	w23, w23, #0x1
  40ace0:	str	x19, [x0]
  40ace4:	cmp	w23, #0x6a6
  40ace8:	b.le	40ab68 <ferror@plt+0x8258>
  40acec:	ldr	x19, [sp, #128]
  40acf0:	cbz	x19, 40ad20 <ferror@plt+0x8410>
  40acf4:	nop
  40acf8:	mov	x23, x19
  40acfc:	mov	x0, x19
  40ad00:	bl	4087f0 <ferror@plt+0x5ee0>
  40ad04:	ldr	x19, [x19]
  40ad08:	str	x19, [sp, #128]
  40ad0c:	ldr	x0, [x23, #592]
  40ad10:	bl	402660 <free@plt>
  40ad14:	mov	x0, x23
  40ad18:	bl	402660 <free@plt>
  40ad1c:	cbnz	x19, 40acf8 <ferror@plt+0x83e8>
  40ad20:	mov	x2, x21
  40ad24:	add	x0, sp, #0x118
  40ad28:	mov	w23, #0x0                   	// #0
  40ad2c:	mov	w1, #0x100                 	// #256
  40ad30:	bl	4028e0 <fgets@plt>
  40ad34:	cbnz	x0, 40ab7c <ferror@plt+0x826c>
  40ad38:	mov	x0, x21
  40ad3c:	bl	4023f0 <fclose@plt>
  40ad40:	ldr	x19, [sp, #128]
  40ad44:	cbz	x19, 40ad70 <ferror@plt+0x8460>
  40ad48:	mov	x20, x19
  40ad4c:	mov	x0, x19
  40ad50:	bl	4087f0 <ferror@plt+0x5ee0>
  40ad54:	ldr	x19, [x19]
  40ad58:	str	x19, [sp, #128]
  40ad5c:	ldr	x0, [x20, #592]
  40ad60:	bl	402660 <free@plt>
  40ad64:	mov	x0, x20
  40ad68:	bl	402660 <free@plt>
  40ad6c:	cbnz	x19, 40ad48 <ferror@plt+0x8438>
  40ad70:	ldp	x23, x24, [sp, #64]
  40ad74:	ldp	x25, x26, [sp, #80]
  40ad78:	ldp	x27, x28, [sp, #96]
  40ad7c:	b	40aaec <ferror@plt+0x81dc>
  40ad80:	ldr	x0, [x19, #592]
  40ad84:	bl	402660 <free@plt>
  40ad88:	mov	x0, x19
  40ad8c:	bl	402660 <free@plt>
  40ad90:	b	40ab68 <ferror@plt+0x8258>
  40ad94:	ldr	w1, [x19, #552]
  40ad98:	sub	w1, w1, #0x1
  40ad9c:	cmp	w1, #0x3
  40ada0:	b.hi	40abf0 <ferror@plt+0x82e0>  // b.pmore
  40ada4:	ldr	w1, [x26, w1, sxtw #2]
  40ada8:	str	w1, [x19, #552]
  40adac:	cmp	w1, #0x7
  40adb0:	ccmp	w0, #0x2, #0x0, eq  // eq = none
  40adb4:	b.ne	40abf0 <ferror@plt+0x82e0>  // b.any
  40adb8:	ldr	w1, [x19, #548]
  40adbc:	cbz	w1, 40abf0 <ferror@plt+0x82e0>
  40adc0:	mov	w1, #0x1                   	// #1
  40adc4:	str	w1, [x19, #552]
  40adc8:	b	40abf0 <ferror@plt+0x82e0>
  40adcc:	cbnz	w0, 40ae5c <ferror@plt+0x854c>
  40add0:	ldr	w3, [x19, #548]
  40add4:	cbz	w3, 40ac34 <ferror@plt+0x8324>
  40add8:	ldr	x1, [sp, #128]
  40addc:	cbz	x1, 40ae78 <ferror@plt+0x8568>
  40ade0:	mov	x0, x1
  40ade4:	b	40adf0 <ferror@plt+0x84e0>
  40ade8:	ldr	x0, [x0]
  40adec:	cbz	x0, 40ae78 <ferror@plt+0x8568>
  40adf0:	ldr	w2, [x0, #544]
  40adf4:	cmp	w3, w2
  40adf8:	b.ne	40ade8 <ferror@plt+0x84d8>  // b.any
  40adfc:	ldr	x27, [x0, #592]
  40ae00:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40ae04:	ldr	x28, [x20, #2368]
  40ae08:	cmp	x27, #0x0
  40ae0c:	add	x0, x0, #0xe48
  40ae10:	csel	x27, x0, x27, eq  // eq = none
  40ae14:	str	x27, [x19, #600]
  40ae18:	cbz	x28, 40ac9c <ferror@plt+0x838c>
  40ae1c:	add	x3, sp, #0x218
  40ae20:	mov	w1, #0x0                   	// #0
  40ae24:	mov	x0, x3
  40ae28:	mov	x2, #0x268                 	// #616
  40ae2c:	bl	402490 <memset@plt>
  40ae30:	mov	x3, x0
  40ae34:	ldr	x1, [x19, #592]
  40ae38:	mov	w0, #0x1                   	// #1
  40ae3c:	strh	w0, [sp, #558]
  40ae40:	str	x1, [sp, #560]
  40ae44:	strh	w0, [sp, #822]
  40ae48:	ldrb	w0, [x27]
  40ae4c:	cmp	w0, #0x2a
  40ae50:	b.eq	40ac7c <ferror@plt+0x836c>  // b.none
  40ae54:	str	x27, [sp, #824]
  40ae58:	b	40ac84 <ferror@plt+0x8374>
  40ae5c:	mov	x0, x22
  40ae60:	bl	402510 <strdup@plt>
  40ae64:	str	x0, [x19, #592]
  40ae68:	cbnz	x0, 40add0 <ferror@plt+0x84c0>
  40ae6c:	mov	x0, x19
  40ae70:	bl	402660 <free@plt>
  40ae74:	b	40ad38 <ferror@plt+0x8428>
  40ae78:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40ae7c:	add	x0, x0, #0x458
  40ae80:	str	x0, [x19, #600]
  40ae84:	b	40ac34 <ferror@plt+0x8324>
  40ae88:	add	x0, sp, #0x80
  40ae8c:	b	40acd8 <ferror@plt+0x83c8>
  40ae90:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40ae94:	add	x0, x0, #0x1c8
  40ae98:	bl	402880 <getenv@plt>
  40ae9c:	cbnz	x0, 40ab18 <ferror@plt+0x8208>
  40aea0:	ldr	w3, [x20, #2340]
  40aea4:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40aea8:	mov	w2, #0x15                  	// #21
  40aeac:	mov	w0, #0x35                  	// #53
  40aeb0:	cmp	w3, #0x0
  40aeb4:	ldr	w1, [x1, #1624]
  40aeb8:	csel	w0, w0, w2, ne  // ne = any
  40aebc:	add	x2, sp, #0x200
  40aec0:	cmp	w1, #0x0
  40aec4:	ldr	w4, [x21, #4]
  40aec8:	mov	x7, #0x28                  	// #40
  40aecc:	mov	w3, #0xa                   	// #10
  40aed0:	orr	w3, w0, w3
  40aed4:	movk	x7, #0x14, lsl #32
  40aed8:	csel	w3, w3, w0, ne  // ne = any
  40aedc:	mov	w6, #0xe240                	// #57920
  40aee0:	movk	x7, #0x301, lsl #48
  40aee4:	movk	w6, #0x1, lsl #16
  40aee8:	mov	w5, #0x1                   	// #1
  40aeec:	stp	xzr, xzr, [x2, #32]
  40aef0:	add	x0, sp, #0x218
  40aef4:	stp	xzr, xzr, [x2, #48]
  40aef8:	mov	x1, #0x28                  	// #40
  40aefc:	adrp	x2, 408000 <ferror@plt+0x56f0>
  40af00:	add	x2, x2, #0x898
  40af04:	str	x7, [sp, #536]
  40af08:	str	w6, [sp, #544]
  40af0c:	strb	w5, [sp, #552]
  40af10:	str	w4, [sp, #556]
  40af14:	str	w3, [sp, #564]
  40af18:	bl	409dc8 <ferror@plt+0x74b8>
  40af1c:	cbnz	w0, 40ab18 <ferror@plt+0x8208>
  40af20:	b	40aaec <ferror@plt+0x81dc>
  40af24:	mov	w0, #0xffffffff            	// #-1
  40af28:	b	40aaf0 <ferror@plt+0x81e0>
  40af2c:	mov	x0, x21
  40af30:	bl	4023f0 <fclose@plt>
  40af34:	mov	w0, #0xffffffff            	// #-1
  40af38:	b	40aaf0 <ferror@plt+0x81e0>
  40af3c:	nop
  40af40:	stp	x29, x30, [sp, #-336]!
  40af44:	mov	x2, #0x120                 	// #288
  40af48:	mov	w1, #0x0                   	// #0
  40af4c:	mov	x29, sp
  40af50:	stp	x19, x20, [sp, #16]
  40af54:	mov	x20, x0
  40af58:	add	x0, sp, #0x30
  40af5c:	bl	402490 <memset@plt>
  40af60:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40af64:	ldr	w0, [x0, #3552]
  40af68:	cbz	w0, 40aff4 <ferror@plt+0x86e4>
  40af6c:	mov	x0, x20
  40af70:	bl	410e58 <ferror@plt+0xe548>
  40af74:	mov	w19, w0
  40af78:	cbnz	w0, 40afb4 <ferror@plt+0x86a4>
  40af7c:	add	x1, sp, #0x28
  40af80:	mov	x0, x20
  40af84:	mov	w2, #0x0                   	// #0
  40af88:	bl	402250 <strtoul@plt>
  40af8c:	ldr	x1, [sp, #40]
  40af90:	cmp	x1, #0x0
  40af94:	ccmp	x1, x20, #0x4, ne  // ne = any
  40af98:	b.eq	40afe0 <ferror@plt+0x86d0>  // b.none
  40af9c:	ldrb	w2, [x1]
  40afa0:	mov	w19, w0
  40afa4:	mov	x1, #0xffffffff            	// #4294967295
  40afa8:	cmp	w2, #0x0
  40afac:	ccmp	x0, x1, #0x2, eq  // eq = none
  40afb0:	b.hi	40afe0 <ferror@plt+0x86d0>  // b.pmore
  40afb4:	mov	x0, #0x120                 	// #288
  40afb8:	bl	402410 <malloc@plt>
  40afbc:	add	x1, sp, #0x30
  40afc0:	mov	x20, x0
  40afc4:	mov	x2, #0x120                 	// #288
  40afc8:	str	w19, [sp, #316]
  40afcc:	bl	402230 <memcpy@plt>
  40afd0:	mov	x0, x20
  40afd4:	ldp	x19, x20, [sp, #16]
  40afd8:	ldp	x29, x30, [sp], #336
  40afdc:	ret
  40afe0:	mov	x20, #0x0                   	// #0
  40afe4:	mov	x0, x20
  40afe8:	ldp	x19, x20, [sp, #16]
  40afec:	ldp	x29, x30, [sp], #336
  40aff0:	ret
  40aff4:	bl	403c88 <ferror@plt+0x1378>
  40aff8:	b	40af6c <ferror@plt+0x865c>
  40affc:	nop
  40b000:	stp	x29, x30, [sp, #-400]!
  40b004:	mov	x2, #0x120                 	// #288
  40b008:	mov	x29, sp
  40b00c:	stp	x21, x22, [sp, #32]
  40b010:	adrp	x21, 417000 <ferror@plt+0x146f0>
  40b014:	add	x21, x21, #0x460
  40b018:	stp	x23, x24, [sp, #48]
  40b01c:	adrp	x23, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b020:	add	x22, x23, #0xde0
  40b024:	and	w24, w1, #0xff
  40b028:	mov	w1, #0x0                   	// #0
  40b02c:	stp	x19, x20, [sp, #16]
  40b030:	mov	x19, x0
  40b034:	add	x0, sp, #0x70
  40b038:	bl	402490 <memset@plt>
  40b03c:	ldr	w20, [x22, #2392]
  40b040:	mov	w0, #0xffffffff            	// #-1
  40b044:	str	w0, [sp, #376]
  40b048:	cmp	w20, #0x1
  40b04c:	b.eq	40b230 <ferror@plt+0x8920>  // b.none
  40b050:	mov	x1, x21
  40b054:	mov	x0, x19
  40b058:	mov	x2, #0x5                   	// #5
  40b05c:	bl	402450 <strncmp@plt>
  40b060:	cbz	w0, 40b230 <ferror@plt+0x8920>
  40b064:	adrp	x21, 417000 <ferror@plt+0x146f0>
  40b068:	cmp	w20, #0x11
  40b06c:	add	x21, x21, #0x468
  40b070:	b.eq	40b168 <ferror@plt+0x8858>  // b.none
  40b074:	mov	x1, x21
  40b078:	mov	x0, x19
  40b07c:	mov	x2, #0x5                   	// #5
  40b080:	bl	402450 <strncmp@plt>
  40b084:	cbz	w0, 40b168 <ferror@plt+0x8858>
  40b088:	adrp	x21, 417000 <ferror@plt+0x146f0>
  40b08c:	cmp	w20, #0x10
  40b090:	add	x21, x21, #0x470
  40b094:	b.eq	40b2e8 <ferror@plt+0x89d8>  // b.none
  40b098:	mov	x1, x21
  40b09c:	mov	x0, x19
  40b0a0:	mov	x2, #0x8                   	// #8
  40b0a4:	bl	402450 <strncmp@plt>
  40b0a8:	cbz	w0, 40b2e8 <ferror@plt+0x89d8>
  40b0ac:	adrp	x21, 417000 <ferror@plt+0x146f0>
  40b0b0:	cmp	w20, #0x28
  40b0b4:	add	x21, x21, #0x480
  40b0b8:	b.eq	40b3b0 <ferror@plt+0x8aa0>  // b.none
  40b0bc:	mov	x1, x21
  40b0c0:	mov	x0, x19
  40b0c4:	mov	x2, #0x6                   	// #6
  40b0c8:	bl	402450 <strncmp@plt>
  40b0cc:	cbz	w0, 40b3b0 <ferror@plt+0x8aa0>
  40b0d0:	mov	x0, x19
  40b0d4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b0d8:	mov	x2, #0x5                   	// #5
  40b0dc:	add	x1, x1, #0x488
  40b0e0:	bl	402450 <strncmp@plt>
  40b0e4:	cmp	w20, #0x2
  40b0e8:	b.eq	40b63c <ferror@plt+0x8d2c>  // b.none
  40b0ec:	cbnz	w0, 40b644 <ferror@plt+0x8d34>
  40b0f0:	add	x19, x19, #0x5
  40b0f4:	mov	w20, #0x2                   	// #2
  40b0f8:	ldrb	w0, [x19]
  40b0fc:	cmp	w0, #0x5b
  40b100:	b.eq	40b60c <ferror@plt+0x8cfc>  // b.none
  40b104:	cmp	w0, #0x2a
  40b108:	b.eq	40b668 <ferror@plt+0x8d58>  // b.none
  40b10c:	mov	w1, #0x2f                  	// #47
  40b110:	mov	x0, x19
  40b114:	bl	4026b0 <strchr@plt>
  40b118:	cmp	x0, #0x0
  40b11c:	csel	x0, x0, x19, ne  // ne = any
  40b120:	mov	w1, #0x3a                  	// #58
  40b124:	bl	402550 <strrchr@plt>
  40b128:	cbnz	w24, 40b52c <ferror@plt+0x8c1c>
  40b12c:	cbnz	x0, 40b628 <ferror@plt+0x8d18>
  40b130:	ldrb	w0, [x19]
  40b134:	cmp	w0, #0x2a
  40b138:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40b13c:	b.ne	40b488 <ferror@plt+0x8b78>  // b.any
  40b140:	cbz	w20, 40b29c <ferror@plt+0x898c>
  40b144:	sbfiz	x0, x20, #2, #32
  40b148:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b14c:	add	x0, x0, w20, sxtw
  40b150:	add	x1, x1, #0xd10
  40b154:	mov	x4, #0x1                   	// #1
  40b158:	add	x0, x1, x0, lsl #3
  40b15c:	lsl	x4, x4, x20
  40b160:	ldr	w1, [x0, #996]
  40b164:	b	40b278 <ferror@plt+0x8968>
  40b168:	mov	w3, #0x11                  	// #17
  40b16c:	mov	x1, x21
  40b170:	mov	x0, x19
  40b174:	mov	x2, #0x5                   	// #5
  40b178:	strh	w3, [sp, #118]
  40b17c:	bl	402450 <strncmp@plt>
  40b180:	add	x2, x19, #0x5
  40b184:	cmp	w0, #0x0
  40b188:	csel	x19, x2, x19, eq  // eq = none
  40b18c:	mov	w1, #0x3a                  	// #58
  40b190:	mov	x0, x19
  40b194:	bl	4026b0 <strchr@plt>
  40b198:	cbz	x0, 40b1e8 <ferror@plt+0x88d8>
  40b19c:	ldrb	w1, [x0, #1]
  40b1a0:	strb	wzr, [x0]
  40b1a4:	cbz	w1, 40b1e8 <ferror@plt+0x88d8>
  40b1a8:	add	x20, x0, #0x1
  40b1ac:	cmp	w1, #0x2a
  40b1b0:	b.eq	40b3a4 <ferror@plt+0x8a94>  // b.none
  40b1b4:	mov	x1, x20
  40b1b8:	add	x0, sp, #0x178
  40b1bc:	mov	w2, #0x0                   	// #0
  40b1c0:	bl	40c990 <ferror@plt+0xa080>
  40b1c4:	cbz	w0, 40b1e8 <ferror@plt+0x88d8>
  40b1c8:	ldr	w0, [x23, #3552]
  40b1cc:	cbz	w0, 40b604 <ferror@plt+0x8cf4>
  40b1d0:	mov	x0, x20
  40b1d4:	bl	410e58 <ferror@plt+0xe548>
  40b1d8:	str	w0, [sp, #376]
  40b1dc:	cmp	w0, #0x0
  40b1e0:	b.le	40b480 <ferror@plt+0x8b70>
  40b1e4:	nop
  40b1e8:	ldrb	w0, [x19]
  40b1ec:	cbz	w0, 40b2d8 <ferror@plt+0x89c8>
  40b1f0:	cmp	w0, #0x2a
  40b1f4:	b.eq	40b2d0 <ferror@plt+0x89c0>  // b.none
  40b1f8:	mov	w2, #0x20                  	// #32
  40b1fc:	mov	x1, x19
  40b200:	add	x0, sp, #0x6c
  40b204:	strh	w2, [sp, #116]
  40b208:	bl	4110a0 <ferror@plt+0xe790>
  40b20c:	cbnz	w0, 40b480 <ferror@plt+0x8b70>
  40b210:	ldrh	w0, [sp, #108]
  40b214:	mov	x4, #0x20000               	// #131072
  40b218:	mov	w1, #0x80                  	// #128
  40b21c:	mov	w20, #0x11                  	// #17
  40b220:	rev16	w0, w0
  40b224:	and	w0, w0, #0xffff
  40b228:	str	w0, [sp, #120]
  40b22c:	b	40b278 <ferror@plt+0x8968>
  40b230:	mov	w3, #0x1                   	// #1
  40b234:	mov	x2, #0x5                   	// #5
  40b238:	mov	x1, x21
  40b23c:	mov	x0, x19
  40b240:	strh	w3, [sp, #118]
  40b244:	bl	402450 <strncmp@plt>
  40b248:	add	x1, x19, #0x5
  40b24c:	cmp	w0, #0x0
  40b250:	csel	x0, x1, x19, eq  // eq = none
  40b254:	mov	w20, #0x1                   	// #1
  40b258:	bl	402510 <strdup@plt>
  40b25c:	mov	x19, x0
  40b260:	bl	402260 <strlen@plt>
  40b264:	ubfiz	w0, w0, #3, #13
  40b268:	mov	x4, #0x2                   	// #2
  40b26c:	mov	w1, #0xb37                 	// #2871
  40b270:	strh	w0, [sp, #116]
  40b274:	str	x19, [sp, #120]
  40b278:	ldr	w3, [x22, #2356]
  40b27c:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40b280:	str	x4, [x22, #2360]
  40b284:	cmp	w3, #0x0
  40b288:	str	wzr, [x0, #1312]
  40b28c:	orr	w0, w3, w1
  40b290:	str	w20, [x22, #2392]
  40b294:	csel	w0, w0, w3, eq  // eq = none
  40b298:	str	w0, [x22, #2356]
  40b29c:	mov	x0, #0x120                 	// #288
  40b2a0:	bl	402410 <malloc@plt>
  40b2a4:	mov	x19, x0
  40b2a8:	cbz	x0, 40b2b8 <ferror@plt+0x89a8>
  40b2ac:	add	x1, sp, #0x70
  40b2b0:	mov	x2, #0x120                 	// #288
  40b2b4:	bl	402230 <memcpy@plt>
  40b2b8:	mov	x0, x19
  40b2bc:	ldp	x19, x20, [sp, #16]
  40b2c0:	ldp	x21, x22, [sp, #32]
  40b2c4:	ldp	x23, x24, [sp, #48]
  40b2c8:	ldp	x29, x30, [sp], #400
  40b2cc:	ret
  40b2d0:	ldrb	w0, [x19, #1]
  40b2d4:	cbnz	w0, 40b1f8 <ferror@plt+0x88e8>
  40b2d8:	mov	x4, #0x20000               	// #131072
  40b2dc:	mov	w1, #0x80                  	// #128
  40b2e0:	mov	w20, #0x11                  	// #17
  40b2e4:	b	40b278 <ferror@plt+0x8968>
  40b2e8:	mov	w3, #0x10                  	// #16
  40b2ec:	mov	x1, x21
  40b2f0:	mov	x0, x19
  40b2f4:	mov	x2, #0x8                   	// #8
  40b2f8:	strh	w3, [sp, #118]
  40b2fc:	bl	402450 <strncmp@plt>
  40b300:	add	x2, x19, #0x8
  40b304:	cmp	w0, #0x0
  40b308:	csel	x19, x2, x19, eq  // eq = none
  40b30c:	mov	w1, #0x3a                  	// #58
  40b310:	mov	x0, x19
  40b314:	bl	4026b0 <strchr@plt>
  40b318:	cbz	x0, 40b360 <ferror@plt+0x8a50>
  40b31c:	ldrb	w1, [x0, #1]
  40b320:	strb	wzr, [x0]
  40b324:	cbz	w1, 40b360 <ferror@plt+0x8a50>
  40b328:	add	x20, x0, #0x1
  40b32c:	cmp	w1, #0x2a
  40b330:	b.eq	40b50c <ferror@plt+0x8bfc>  // b.none
  40b334:	mov	x1, x20
  40b338:	add	x0, sp, #0x178
  40b33c:	mov	w2, #0x0                   	// #0
  40b340:	bl	40c990 <ferror@plt+0xa080>
  40b344:	cbz	w0, 40b360 <ferror@plt+0x8a50>
  40b348:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b34c:	mov	x0, x20
  40b350:	add	x1, x1, #0x8
  40b354:	bl	4025f0 <strcmp@plt>
  40b358:	cbnz	w0, 40b480 <ferror@plt+0x8b70>
  40b35c:	str	wzr, [sp, #376]
  40b360:	ldrb	w0, [x19]
  40b364:	cbz	w0, 40b394 <ferror@plt+0x8a84>
  40b368:	cmp	w0, #0x2a
  40b36c:	b.ne	40b378 <ferror@plt+0x8a68>  // b.any
  40b370:	ldrb	w0, [x19, #1]
  40b374:	cbz	w0, 40b394 <ferror@plt+0x8a84>
  40b378:	mov	w2, #0x20                  	// #32
  40b37c:	mov	x1, x19
  40b380:	add	x0, sp, #0x78
  40b384:	strh	w2, [sp, #116]
  40b388:	bl	410568 <ferror@plt+0xdc58>
  40b38c:	cmn	w0, #0x1
  40b390:	b.eq	40b480 <ferror@plt+0x8b70>  // b.none
  40b394:	mov	x4, #0x10000               	// #65536
  40b398:	mov	w1, #0x80                  	// #128
  40b39c:	mov	w20, #0x10                  	// #16
  40b3a0:	b	40b278 <ferror@plt+0x8968>
  40b3a4:	ldrb	w0, [x20, #1]
  40b3a8:	cbz	w0, 40b1e8 <ferror@plt+0x88d8>
  40b3ac:	b	40b1b4 <ferror@plt+0x88a4>
  40b3b0:	mov	w4, #0xffffffff            	// #-1
  40b3b4:	mov	w3, #0x28                  	// #40
  40b3b8:	mov	x1, x21
  40b3bc:	mov	x0, x19
  40b3c0:	mov	x2, #0x6                   	// #6
  40b3c4:	str	w4, [sp, #108]
  40b3c8:	strh	w3, [sp, #118]
  40b3cc:	bl	402450 <strncmp@plt>
  40b3d0:	add	x1, x19, #0x6
  40b3d4:	cmp	w0, #0x0
  40b3d8:	csel	x19, x1, x19, eq  // eq = none
  40b3dc:	cbnz	w24, 40b518 <ferror@plt+0x8c08>
  40b3e0:	mov	w1, #0x3a                  	// #58
  40b3e4:	mov	x0, x19
  40b3e8:	bl	4026b0 <strchr@plt>
  40b3ec:	mov	x1, x0
  40b3f0:	cbz	x0, 40b414 <ferror@plt+0x8b04>
  40b3f4:	strb	wzr, [x1], #1
  40b3f8:	ldrb	w0, [x1]
  40b3fc:	cmp	w0, #0x2a
  40b400:	b.eq	40b520 <ferror@plt+0x8c10>  // b.none
  40b404:	add	x0, sp, #0x178
  40b408:	mov	w2, #0x0                   	// #0
  40b40c:	bl	40cd50 <ferror@plt+0xa440>
  40b410:	cbnz	w0, 40b480 <ferror@plt+0x8b70>
  40b414:	ldrb	w0, [x19]
  40b418:	cbz	w0, 40b42c <ferror@plt+0x8b1c>
  40b41c:	cmp	w0, #0x2a
  40b420:	b.ne	40b464 <ferror@plt+0x8b54>  // b.any
  40b424:	ldrb	w0, [x19, #1]
  40b428:	cbnz	w0, 40b464 <ferror@plt+0x8b54>
  40b42c:	ldr	w19, [sp, #108]
  40b430:	mov	x2, #0x108                 	// #264
  40b434:	mov	w1, #0x0                   	// #0
  40b438:	add	x0, sp, #0x70
  40b43c:	bl	402490 <memset@plt>
  40b440:	mov	w20, #0x28                  	// #40
  40b444:	mov	w2, #0x4                   	// #4
  40b448:	mov	w0, #0x28                  	// #40
  40b44c:	mov	x4, #0x10000000000         	// #1099511627776
  40b450:	mov	w1, #0xb37                 	// #2871
  40b454:	strh	w2, [sp, #114]
  40b458:	strh	w0, [sp, #118]
  40b45c:	str	w19, [sp, #120]
  40b460:	b	40b278 <ferror@plt+0x8968>
  40b464:	mov	w3, #0x20                  	// #32
  40b468:	mov	x1, x19
  40b46c:	add	x0, sp, #0x6c
  40b470:	mov	w2, #0x0                   	// #0
  40b474:	strh	w3, [sp, #116]
  40b478:	bl	40cd50 <ferror@plt+0xa440>
  40b47c:	cbz	w0, 40b42c <ferror@plt+0x8b1c>
  40b480:	mov	x19, #0x0                   	// #0
  40b484:	b	40b2b8 <ferror@plt+0x89a8>
  40b488:	mov	w2, w20
  40b48c:	mov	x1, x19
  40b490:	add	x0, sp, #0x70
  40b494:	bl	40d408 <ferror@plt+0xaaf8>
  40b498:	cbz	w0, 40b140 <ferror@plt+0x8830>
  40b49c:	ldr	w0, [x22, #2396]
  40b4a0:	strh	wzr, [sp, #116]
  40b4a4:	cbz	w0, 40b4f8 <ferror@plt+0x8be8>
  40b4a8:	cbz	w20, 40b680 <ferror@plt+0x8d70>
  40b4ac:	mov	w1, w20
  40b4b0:	mov	x0, x19
  40b4b4:	bl	4025c0 <gethostbyname2@plt>
  40b4b8:	mov	x1, x0
  40b4bc:	cbz	x0, 40b6bc <ferror@plt+0x8dac>
  40b4c0:	ldr	x2, [x1, #24]
  40b4c4:	add	x0, sp, #0x70
  40b4c8:	add	x1, x1, #0x10
  40b4cc:	bl	4052e0 <ferror@plt+0x29d0>
  40b4d0:	cbz	w0, 40b6bc <ferror@plt+0x8dac>
  40b4d4:	sxtw	x0, w20
  40b4d8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b4dc:	add	x1, x1, #0xd10
  40b4e0:	mov	x2, #0x28                  	// #40
  40b4e4:	mov	x4, #0x1                   	// #1
  40b4e8:	lsl	x4, x4, x20
  40b4ec:	madd	x0, x0, x2, x1
  40b4f0:	ldr	w1, [x0, #996]
  40b4f4:	b	40b278 <ferror@plt+0x8968>
  40b4f8:	mov	w0, #0x1                   	// #1
  40b4fc:	bl	4022e0 <sethostent@plt>
  40b500:	mov	w0, #0x1                   	// #1
  40b504:	str	w0, [x22, #2396]
  40b508:	b	40b4a8 <ferror@plt+0x8b98>
  40b50c:	ldrb	w0, [x20, #1]
  40b510:	cbz	w0, 40b360 <ferror@plt+0x8a50>
  40b514:	b	40b334 <ferror@plt+0x8a24>
  40b518:	mov	x1, x19
  40b51c:	b	40b3f8 <ferror@plt+0x8ae8>
  40b520:	ldrb	w0, [x1, #1]
  40b524:	cbz	w0, 40b414 <ferror@plt+0x8b04>
  40b528:	b	40b404 <ferror@plt+0x8af4>
  40b52c:	ldrb	w1, [x19]
  40b530:	cbz	w1, 40b140 <ferror@plt+0x8830>
  40b534:	mov	x23, x19
  40b538:	cmp	w1, #0x3a
  40b53c:	b.ne	40b544 <ferror@plt+0x8c34>  // b.any
  40b540:	strb	wzr, [x19], #1
  40b544:	ldrb	w0, [x19]
  40b548:	cmp	w0, #0x2a
  40b54c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40b550:	b.ne	40b560 <ferror@plt+0x8c50>  // b.any
  40b554:	cbnz	w24, 40b140 <ferror@plt+0x8830>
  40b558:	mov	x19, x23
  40b55c:	b	40b130 <ferror@plt+0x8820>
  40b560:	mov	x1, x19
  40b564:	add	x0, sp, #0x178
  40b568:	mov	w2, #0x0                   	// #0
  40b56c:	bl	40c990 <ferror@plt+0xa080>
  40b570:	cbz	w0, 40b554 <ferror@plt+0x8c44>
  40b574:	ldr	w0, [x22, #2352]
  40b578:	tbnz	w0, #2, 40b6dc <ferror@plt+0x8dcc>
  40b57c:	tbnz	w0, #0, 40b7e8 <ferror@plt+0x8ed8>
  40b580:	ldr	x21, [x22, #2096]
  40b584:	cbz	x21, 40b76c <ferror@plt+0x8e5c>
  40b588:	ldr	w0, [x22, #2352]
  40b58c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40b590:	stp	x25, x26, [sp, #64]
  40b594:	adrp	x26, 416000 <ferror@plt+0x136f0>
  40b598:	add	x25, x1, #0x308
  40b59c:	add	x26, x26, #0x300
  40b5a0:	stp	x27, x28, [sp, #80]
  40b5a4:	and	w28, w0, #0x4
  40b5a8:	and	w27, w0, #0x1
  40b5ac:	b	40b5c0 <ferror@plt+0x8cb0>
  40b5b0:	cmp	x0, x26
  40b5b4:	b.eq	40b678 <ferror@plt+0x8d68>  // b.none
  40b5b8:	ldr	x21, [x21]
  40b5bc:	cbz	x21, 40b764 <ferror@plt+0x8e54>
  40b5c0:	ldr	x0, [x21, #24]
  40b5c4:	cmp	x0, x25
  40b5c8:	b.ne	40b5b0 <ferror@plt+0x8ca0>  // b.any
  40b5cc:	cbz	w28, 40b5b0 <ferror@plt+0x8ca0>
  40b5d0:	ldr	x0, [x21, #16]
  40b5d4:	mov	x1, x19
  40b5d8:	cbz	x0, 40b5b8 <ferror@plt+0x8ca8>
  40b5dc:	bl	4025f0 <strcmp@plt>
  40b5e0:	cbnz	w0, 40b5b8 <ferror@plt+0x8ca8>
  40b5e4:	ldr	w1, [sp, #376]
  40b5e8:	ldr	w0, [x21, #8]
  40b5ec:	cmp	w1, #0x0
  40b5f0:	b.le	40b5fc <ferror@plt+0x8cec>
  40b5f4:	cmp	w1, w0
  40b5f8:	b.ne	40b7c0 <ferror@plt+0x8eb0>  // b.any
  40b5fc:	str	w0, [sp, #376]
  40b600:	b	40b5b8 <ferror@plt+0x8ca8>
  40b604:	bl	403c88 <ferror@plt+0x1378>
  40b608:	b	40b1d0 <ferror@plt+0x88c0>
  40b60c:	add	x19, x19, #0x1
  40b610:	mov	w1, #0x5d                  	// #93
  40b614:	mov	x0, x19
  40b618:	bl	4026b0 <strchr@plt>
  40b61c:	cbz	x0, 40b480 <ferror@plt+0x8b70>
  40b620:	strb	wzr, [x0], #1
  40b624:	cbnz	w24, 40b52c <ferror@plt+0x8c1c>
  40b628:	ldrb	w1, [x0]
  40b62c:	cbz	w1, 40b130 <ferror@plt+0x8820>
  40b630:	mov	x23, x19
  40b634:	mov	x19, x0
  40b638:	b	40b538 <ferror@plt+0x8c28>
  40b63c:	cbnz	w0, 40b0f8 <ferror@plt+0x87e8>
  40b640:	b	40b0f0 <ferror@plt+0x87e0>
  40b644:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b648:	mov	x0, x19
  40b64c:	add	x1, x1, #0x490
  40b650:	mov	x2, #0x6                   	// #6
  40b654:	bl	402450 <strncmp@plt>
  40b658:	cbnz	w0, 40b0f8 <ferror@plt+0x87e8>
  40b65c:	add	x19, x19, #0x6
  40b660:	mov	w20, #0xa                   	// #10
  40b664:	b	40b0f8 <ferror@plt+0x87e8>
  40b668:	add	x0, x19, #0x1
  40b66c:	cbz	w24, 40b628 <ferror@plt+0x8d18>
  40b670:	mov	x23, x19
  40b674:	b	40b544 <ferror@plt+0x8c34>
  40b678:	cbz	w27, 40b5b8 <ferror@plt+0x8ca8>
  40b67c:	b	40b5d0 <ferror@plt+0x8cc0>
  40b680:	mov	w1, #0x2                   	// #2
  40b684:	mov	x0, x19
  40b688:	bl	4025c0 <gethostbyname2@plt>
  40b68c:	mov	x1, x0
  40b690:	cbz	x0, 40b798 <ferror@plt+0x8e88>
  40b694:	ldr	x2, [x1, #24]
  40b698:	add	x0, sp, #0x70
  40b69c:	add	x1, x1, #0x10
  40b6a0:	bl	4052e0 <ferror@plt+0x29d0>
  40b6a4:	mov	w20, w0
  40b6a8:	mov	w1, #0xa                   	// #10
  40b6ac:	mov	x0, x19
  40b6b0:	bl	4025c0 <gethostbyname2@plt>
  40b6b4:	cbnz	x0, 40b7a8 <ferror@plt+0x8e98>
  40b6b8:	cbnz	w20, 40b29c <ferror@plt+0x898c>
  40b6bc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b6c0:	mov	x2, x19
  40b6c4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b6c8:	mov	x19, #0x0                   	// #0
  40b6cc:	ldr	x0, [x0, #3504]
  40b6d0:	add	x1, x1, #0x4e0
  40b6d4:	bl	4028d0 <fprintf@plt>
  40b6d8:	b	40b2b8 <ferror@plt+0x89a8>
  40b6dc:	mov	x0, x19
  40b6e0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40b6e4:	add	x1, x1, #0x308
  40b6e8:	bl	4028c0 <getservbyname@plt>
  40b6ec:	ldr	w1, [x22, #2352]
  40b6f0:	mov	x21, x0
  40b6f4:	tbnz	w1, #0, 40b710 <ferror@plt+0x8e00>
  40b6f8:	cbz	x0, 40b580 <ferror@plt+0x8c70>
  40b6fc:	ldr	w0, [x21, #16]
  40b700:	rev16	w0, w0
  40b704:	and	w0, w0, #0xffff
  40b708:	str	w0, [sp, #376]
  40b70c:	b	40b554 <ferror@plt+0x8c44>
  40b710:	mov	x0, x19
  40b714:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40b718:	add	x1, x1, #0x300
  40b71c:	bl	4028c0 <getservbyname@plt>
  40b720:	cmp	x0, #0x0
  40b724:	cset	w1, ne  // ne = any
  40b728:	cmp	x21, #0x0
  40b72c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40b730:	b.eq	40b80c <ferror@plt+0x8efc>  // b.none
  40b734:	ldr	w0, [x0, #16]
  40b738:	ldr	w1, [x21, #16]
  40b73c:	cmp	w1, w0
  40b740:	b.eq	40b6fc <ferror@plt+0x8dec>  // b.none
  40b744:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b748:	mov	x2, x19
  40b74c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b750:	mov	x19, #0x0                   	// #0
  40b754:	ldr	x0, [x0, #3504]
  40b758:	add	x1, x1, #0x498
  40b75c:	bl	4028d0 <fprintf@plt>
  40b760:	b	40b2b8 <ferror@plt+0x89a8>
  40b764:	ldp	x25, x26, [sp, #64]
  40b768:	ldp	x27, x28, [sp, #80]
  40b76c:	ldr	w0, [sp, #376]
  40b770:	cmp	w0, #0x0
  40b774:	b.gt	40b554 <ferror@plt+0x8c44>
  40b778:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b77c:	mov	x2, x19
  40b780:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b784:	mov	x19, #0x0                   	// #0
  40b788:	ldr	x0, [x0, #3504]
  40b78c:	add	x1, x1, #0x4b8
  40b790:	bl	4028d0 <fprintf@plt>
  40b794:	b	40b2b8 <ferror@plt+0x89a8>
  40b798:	mov	x0, x19
  40b79c:	mov	w1, #0xa                   	// #10
  40b7a0:	bl	4025c0 <gethostbyname2@plt>
  40b7a4:	cbz	x0, 40b6bc <ferror@plt+0x8dac>
  40b7a8:	ldr	x2, [x0, #24]
  40b7ac:	add	x1, x0, #0x10
  40b7b0:	add	x0, sp, #0x70
  40b7b4:	bl	4052e0 <ferror@plt+0x29d0>
  40b7b8:	add	w20, w20, w0
  40b7bc:	b	40b6b8 <ferror@plt+0x8da8>
  40b7c0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b7c4:	mov	x2, x19
  40b7c8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b7cc:	mov	x19, #0x0                   	// #0
  40b7d0:	ldr	x0, [x0, #3504]
  40b7d4:	add	x1, x1, #0x498
  40b7d8:	bl	4028d0 <fprintf@plt>
  40b7dc:	ldp	x25, x26, [sp, #64]
  40b7e0:	ldp	x27, x28, [sp, #80]
  40b7e4:	b	40b2b8 <ferror@plt+0x89a8>
  40b7e8:	mov	x0, x19
  40b7ec:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40b7f0:	add	x1, x1, #0x300
  40b7f4:	bl	4028c0 <getservbyname@plt>
  40b7f8:	cmp	x0, #0x0
  40b7fc:	mov	x21, x0
  40b800:	cset	w1, ne  // ne = any
  40b804:	cbz	w1, 40b580 <ferror@plt+0x8c70>
  40b808:	b	40b6fc <ferror@plt+0x8dec>
  40b80c:	cbnz	x21, 40b6fc <ferror@plt+0x8dec>
  40b810:	mov	x21, x0
  40b814:	cbz	w1, 40b580 <ferror@plt+0x8c70>
  40b818:	b	40b6fc <ferror@plt+0x8dec>
  40b81c:	nop
  40b820:	stp	x29, x30, [sp, #-320]!
  40b824:	mov	w1, #0x2f                  	// #47
  40b828:	mov	x29, sp
  40b82c:	stp	x19, x20, [sp, #16]
  40b830:	mov	x19, x0
  40b834:	add	x20, sp, #0x20
  40b838:	bl	4026b0 <strchr@plt>
  40b83c:	cbz	x0, 40b88c <ferror@plt+0x8f7c>
  40b840:	mov	x0, x19
  40b844:	add	x3, x20, #0x114
  40b848:	add	x2, x20, #0x110
  40b84c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b850:	add	x1, x1, #0x518
  40b854:	bl	4027f0 <__isoc99_sscanf@plt>
  40b858:	cmp	w0, #0x2
  40b85c:	b.ne	40b8b0 <ferror@plt+0x8fa0>  // b.any
  40b860:	mov	x0, #0x120                 	// #288
  40b864:	bl	402410 <malloc@plt>
  40b868:	mov	x19, x0
  40b86c:	cbz	x0, 40b87c <ferror@plt+0x8f6c>
  40b870:	mov	x1, x20
  40b874:	mov	x2, #0x120                 	// #288
  40b878:	bl	402230 <memcpy@plt>
  40b87c:	mov	x0, x19
  40b880:	ldp	x19, x20, [sp, #16]
  40b884:	ldp	x29, x30, [sp], #320
  40b888:	ret
  40b88c:	mov	w3, #0xffffffff            	// #-1
  40b890:	mov	x0, x19
  40b894:	add	x2, x20, #0x110
  40b898:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b89c:	add	x1, x1, #0x520
  40b8a0:	str	w3, [sp, #308]
  40b8a4:	bl	4027f0 <__isoc99_sscanf@plt>
  40b8a8:	cmp	w0, #0x1
  40b8ac:	b.eq	40b860 <ferror@plt+0x8f50>  // b.none
  40b8b0:	mov	x19, #0x0                   	// #0
  40b8b4:	mov	x0, x19
  40b8b8:	ldp	x19, x20, [sp, #16]
  40b8bc:	ldp	x29, x30, [sp], #320
  40b8c0:	ret
  40b8c4:	nop
  40b8c8:	stp	x29, x30, [sp, #-32]!
  40b8cc:	mov	x29, sp
  40b8d0:	stp	x19, x20, [sp, #16]
  40b8d4:	mov	w20, w0
  40b8d8:	mov	x19, x1
  40b8dc:	mov	x0, #0x18                  	// #24
  40b8e0:	bl	402410 <malloc@plt>
  40b8e4:	cbz	x0, 40b8fc <ferror@plt+0x8fec>
  40b8e8:	str	w20, [x0]
  40b8ec:	stp	xzr, x19, [x0, #8]
  40b8f0:	ldp	x19, x20, [sp, #16]
  40b8f4:	ldp	x29, x30, [sp], #32
  40b8f8:	ret
  40b8fc:	bl	402580 <abort@plt>
  40b900:	sub	sp, sp, #0x790
  40b904:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40b908:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40b90c:	stp	x29, x30, [sp]
  40b910:	mov	x29, sp
  40b914:	stp	x19, x20, [sp, #16]
  40b918:	add	x20, sp, #0x88
  40b91c:	stp	x21, x22, [sp, #32]
  40b920:	adrp	x22, 418000 <ferror@plt+0x156f0>
  40b924:	add	x22, x22, #0xf20
  40b928:	stp	x23, x24, [sp, #48]
  40b92c:	mov	x23, x20
  40b930:	add	x21, sp, #0x150
  40b934:	str	wzr, [x0, #1632]
  40b938:	mov	w24, #0x0                   	// #0
  40b93c:	mov	w0, #0xfffffffe            	// #-2
  40b940:	str	w0, [x1, #1636]
  40b944:	stp	x25, x26, [sp, #64]
  40b948:	mov	x25, #0xc8                  	// #200
  40b94c:	mov	w26, #0x30                  	// #48
  40b950:	stp	x27, x28, [sp, #80]
  40b954:	str	x21, [sp, #104]
  40b958:	str	wzr, [sp, #116]
  40b95c:	strb	wzr, [sp, #136]
  40b960:	ldrsb	w19, [x22, w24, sxtw]
  40b964:	sxtw	x0, w24
  40b968:	str	x0, [sp, #96]
  40b96c:	cmn	w19, #0x12
  40b970:	mov	w27, w19
  40b974:	b.eq	40ba00 <ferror@plt+0x90f0>  // b.none
  40b978:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40b97c:	ldr	w0, [x0, #1636]
  40b980:	cmn	w0, #0x2
  40b984:	b.eq	40c038 <ferror@plt+0x9728>  // b.none
  40b988:	cmp	w0, #0x0
  40b98c:	b.le	40bc20 <ferror@plt+0x9310>
  40b990:	cmp	w0, #0x10e
  40b994:	b.le	40c008 <ferror@plt+0x96f8>
  40b998:	add	w27, w19, #0x2
  40b99c:	mov	w0, #0x2                   	// #2
  40b9a0:	cmp	w27, #0x54
  40b9a4:	b.hi	40ba00 <ferror@plt+0x90f0>  // b.pmore
  40b9a8:	add	x1, x22, #0x150
  40b9ac:	ldrsb	w1, [x1, w27, sxtw]
  40b9b0:	cmp	w1, w0
  40b9b4:	b.ne	40ba00 <ferror@plt+0x90f0>  // b.any
  40b9b8:	add	x0, x22, #0x1a8
  40b9bc:	ldrsb	w24, [x0, w27, sxtw]
  40b9c0:	cmp	w24, #0x0
  40b9c4:	mov	w1, w24
  40b9c8:	b.le	40baa4 <ferror@plt+0x9194>
  40b9cc:	ldr	w3, [sp, #116]
  40b9d0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40b9d4:	add	x21, x21, #0x8
  40b9d8:	cmp	w3, #0x0
  40b9dc:	cset	w2, ne  // ne = any
  40b9e0:	sub	w2, w3, w2
  40b9e4:	adrp	x3, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40b9e8:	ldr	x0, [x0, #1640]
  40b9ec:	str	w2, [sp, #116]
  40b9f0:	mov	w2, #0xfffffffe            	// #-2
  40b9f4:	str	w2, [x3, #1636]
  40b9f8:	str	x0, [x21]
  40b9fc:	b	40bb20 <ferror@plt+0x9210>
  40ba00:	ldr	x1, [sp, #96]
  40ba04:	add	x0, x22, #0x200
  40ba08:	ldrsb	w24, [x0, x1]
  40ba0c:	cbnz	w24, 40baa8 <ferror@plt+0x9198>
  40ba10:	ldr	w0, [sp, #116]
  40ba14:	cbz	w0, 40c100 <ferror@plt+0x97f0>
  40ba18:	ldr	w0, [sp, #116]
  40ba1c:	cmp	w0, #0x3
  40ba20:	b.ne	40ba38 <ferror@plt+0x9128>  // b.any
  40ba24:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40ba28:	ldr	w0, [x0, #1636]
  40ba2c:	cmp	w0, #0x0
  40ba30:	b.gt	40c018 <ferror@plt+0x9708>
  40ba34:	b.eq	40bbe4 <ferror@plt+0x92d4>  // b.none
  40ba38:	add	x2, x22, #0x150
  40ba3c:	add	x3, x22, #0x1a8
  40ba40:	b	40ba58 <ferror@plt+0x9148>
  40ba44:	cmp	x20, x23
  40ba48:	b.eq	40bbe4 <ferror@plt+0x92d4>  // b.none
  40ba4c:	ldrsb	w0, [x20, #-1]!
  40ba50:	sub	x21, x21, #0x8
  40ba54:	ldrsb	w19, [x22, w0, sxtw]
  40ba58:	cmn	w19, #0x12
  40ba5c:	b.eq	40ba44 <ferror@plt+0x9134>  // b.none
  40ba60:	add	w19, w19, #0x1
  40ba64:	cmp	w19, #0x54
  40ba68:	b.hi	40ba44 <ferror@plt+0x9134>  // b.pmore
  40ba6c:	ldrsb	w0, [x2, w19, sxtw]
  40ba70:	cmp	w0, #0x1
  40ba74:	b.ne	40ba44 <ferror@plt+0x9134>  // b.any
  40ba78:	ldrsb	w1, [x3, w19, sxtw]
  40ba7c:	cmp	w1, #0x0
  40ba80:	mov	w24, w1
  40ba84:	b.le	40ba44 <ferror@plt+0x9134>
  40ba88:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40ba8c:	mov	w2, #0x3                   	// #3
  40ba90:	str	w2, [sp, #116]
  40ba94:	add	x21, x21, #0x8
  40ba98:	ldr	x0, [x0, #1640]
  40ba9c:	str	x0, [x21]
  40baa0:	b	40bb20 <ferror@plt+0x9210>
  40baa4:	neg	w24, w24
  40baa8:	add	x0, x22, #0x240
  40baac:	sub	w1, w24, #0x2
  40bab0:	cmp	w1, #0x1d
  40bab4:	sxtw	x27, w24
  40bab8:	ldrsb	w19, [x0, w24, sxtw]
  40babc:	b.ls	40bc30 <ferror@plt+0x9320>  // b.plast
  40bac0:	mov	w0, #0x1                   	// #1
  40bac4:	sub	w0, w0, w19
  40bac8:	ldr	x4, [x21, w0, sxtw #3]
  40bacc:	nop
  40bad0:	add	x0, x22, #0x260
  40bad4:	sub	x2, x21, w19, sxtw #3
  40bad8:	sub	x20, x20, w19, sxtb
  40badc:	add	x1, x22, #0x280
  40bae0:	add	x21, x2, #0x8
  40bae4:	ldrsb	w0, [x0, x27]
  40bae8:	str	x4, [x2, #8]
  40baec:	sub	w0, w0, #0x18
  40baf0:	ldrsb	w2, [x20]
  40baf4:	ldrsb	w1, [x1, w0, sxtw]
  40baf8:	add	w1, w1, w2
  40bafc:	cmp	w1, #0x54
  40bb00:	b.hi	40bb14 <ferror@plt+0x9204>  // b.pmore
  40bb04:	add	x3, x22, #0x150
  40bb08:	ldrsb	w3, [x3, w1, sxtw]
  40bb0c:	cmp	w3, w2
  40bb10:	b.eq	40c028 <ferror@plt+0x9718>  // b.none
  40bb14:	add	x1, x22, #0x288
  40bb18:	ldrsb	w1, [x1, w0, sxtw]
  40bb1c:	mov	w24, w1
  40bb20:	sub	x0, x25, #0x1
  40bb24:	strb	w1, [x20, #1]
  40bb28:	add	x0, x23, x0
  40bb2c:	add	x20, x20, #0x1
  40bb30:	cmp	x20, x0
  40bb34:	b.cc	40bbd4 <ferror@plt+0x92c4>  // b.lo, b.ul, b.last
  40bb38:	sub	x20, x20, x23
  40bb3c:	mov	x0, #0x270f                	// #9999
  40bb40:	add	x19, x20, #0x1
  40bb44:	cmp	x25, x0
  40bb48:	b.gt	40c3a0 <ferror@plt+0x9a90>
  40bb4c:	lsl	x25, x25, #1
  40bb50:	mov	x0, #0x2710                	// #10000
  40bb54:	cmp	x25, x0
  40bb58:	csel	x25, x25, x0, le
  40bb5c:	add	x0, x25, x25, lsl #3
  40bb60:	add	x0, x0, #0x7
  40bb64:	bl	402410 <malloc@plt>
  40bb68:	mov	x27, x0
  40bb6c:	cbz	x0, 40c3a0 <ferror@plt+0x9a90>
  40bb70:	mov	x2, x19
  40bb74:	mov	x1, x23
  40bb78:	bl	402230 <memcpy@plt>
  40bb7c:	lsl	x19, x19, #3
  40bb80:	add	x3, x25, #0x7
  40bb84:	mov	x2, x19
  40bb88:	ldr	x1, [sp, #104]
  40bb8c:	and	x3, x3, #0xfffffffffffffff8
  40bb90:	add	x28, x27, x3
  40bb94:	mov	x0, x28
  40bb98:	bl	402230 <memcpy@plt>
  40bb9c:	add	x0, sp, #0x88
  40bba0:	cmp	x23, x0
  40bba4:	b.eq	40bbb0 <ferror@plt+0x92a0>  // b.none
  40bba8:	mov	x0, x23
  40bbac:	bl	402660 <free@plt>
  40bbb0:	sub	x0, x25, #0x1
  40bbb4:	add	x20, x27, x20
  40bbb8:	sub	x19, x19, #0x8
  40bbbc:	add	x0, x27, x0
  40bbc0:	add	x21, x28, x19
  40bbc4:	cmp	x20, x0
  40bbc8:	b.cs	40c394 <ferror@plt+0x9a84>  // b.hs, b.nlast
  40bbcc:	mov	x23, x27
  40bbd0:	str	x28, [sp, #104]
  40bbd4:	cmp	w24, #0x23
  40bbd8:	b.ne	40b960 <ferror@plt+0x9050>  // b.any
  40bbdc:	mov	w19, #0x0                   	// #0
  40bbe0:	b	40bbe8 <ferror@plt+0x92d8>
  40bbe4:	mov	w19, #0x1                   	// #1
  40bbe8:	add	x0, sp, #0x88
  40bbec:	cmp	x23, x0
  40bbf0:	b.eq	40bbfc <ferror@plt+0x92ec>  // b.none
  40bbf4:	mov	x0, x23
  40bbf8:	bl	402660 <free@plt>
  40bbfc:	mov	w0, w19
  40bc00:	ldp	x29, x30, [sp]
  40bc04:	ldp	x19, x20, [sp, #16]
  40bc08:	ldp	x21, x22, [sp, #32]
  40bc0c:	ldp	x23, x24, [sp, #48]
  40bc10:	ldp	x25, x26, [sp, #64]
  40bc14:	ldp	x27, x28, [sp, #80]
  40bc18:	add	sp, sp, #0x790
  40bc1c:	ret
  40bc20:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40bc24:	str	wzr, [x0, #1636]
  40bc28:	mov	w0, #0x0                   	// #0
  40bc2c:	b	40b9a0 <ferror@plt+0x9090>
  40bc30:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40bc34:	add	x0, x0, #0xee0
  40bc38:	ldrh	w0, [x0, w1, uxtw #1]
  40bc3c:	adr	x1, 40bc48 <ferror@plt+0x9338>
  40bc40:	add	x0, x1, w0, sxth #2
  40bc44:	br	x0
  40bc48:	mov	x0, x2
  40bc4c:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bc50:	add	x1, x1, #0xd30
  40bc54:	str	x2, [sp, #120]
  40bc58:	bl	4025f0 <strcmp@plt>
  40bc5c:	ldr	x2, [sp, #120]
  40bc60:	cbz	w0, 40c1f8 <ferror@plt+0x98e8>
  40bc64:	mov	x0, x2
  40bc68:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bc6c:	add	x1, x1, #0xd38
  40bc70:	str	x2, [sp, #120]
  40bc74:	bl	4025f0 <strcmp@plt>
  40bc78:	ldr	x2, [sp, #120]
  40bc7c:	cbz	w0, 40c40c <ferror@plt+0x9afc>
  40bc80:	mov	x0, x2
  40bc84:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bc88:	add	x1, x1, #0xd40
  40bc8c:	str	x2, [sp, #120]
  40bc90:	bl	4025f0 <strcmp@plt>
  40bc94:	ldr	x2, [sp, #120]
  40bc98:	cbz	w0, 40c40c <ferror@plt+0x9afc>
  40bc9c:	mov	x0, x2
  40bca0:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bca4:	add	x1, x1, #0xd48
  40bca8:	str	x2, [sp, #120]
  40bcac:	bl	4025f0 <strcmp@plt>
  40bcb0:	ldr	x2, [sp, #120]
  40bcb4:	cbz	w0, 40c40c <ferror@plt+0x9afc>
  40bcb8:	mov	x0, x2
  40bcbc:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bcc0:	add	x1, x1, #0xd50
  40bcc4:	str	x2, [sp, #120]
  40bcc8:	bl	4025f0 <strcmp@plt>
  40bccc:	ldr	x2, [sp, #120]
  40bcd0:	cbz	w0, 40c5f8 <ferror@plt+0x9ce8>
  40bcd4:	mov	x0, x2
  40bcd8:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bcdc:	add	x1, x1, #0xd58
  40bce0:	str	x2, [sp, #120]
  40bce4:	bl	4025f0 <strcmp@plt>
  40bce8:	ldr	x2, [sp, #120]
  40bcec:	cbz	w0, 40c5f8 <ferror@plt+0x9ce8>
  40bcf0:	mov	x0, x2
  40bcf4:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bcf8:	add	x1, x1, #0xd60
  40bcfc:	str	x2, [sp, #120]
  40bd00:	bl	4025f0 <strcmp@plt>
  40bd04:	ldr	x2, [sp, #120]
  40bd08:	cbz	w0, 40c5f8 <ferror@plt+0x9ce8>
  40bd0c:	mov	x0, x2
  40bd10:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40bd14:	add	x1, x1, #0xf58
  40bd18:	str	x2, [sp, #120]
  40bd1c:	bl	4025f0 <strcmp@plt>
  40bd20:	ldr	x2, [sp, #120]
  40bd24:	cbz	w0, 40c5e8 <ferror@plt+0x9cd8>
  40bd28:	mov	x0, x2
  40bd2c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40bd30:	add	x1, x1, #0xb38
  40bd34:	str	x2, [sp, #120]
  40bd38:	bl	4025f0 <strcmp@plt>
  40bd3c:	ldr	x2, [sp, #120]
  40bd40:	cbz	w0, 40c5d8 <ferror@plt+0x9cc8>
  40bd44:	mov	x0, x2
  40bd48:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bd4c:	add	x1, x1, #0xd68
  40bd50:	str	x2, [sp, #120]
  40bd54:	bl	4025f0 <strcmp@plt>
  40bd58:	ldr	x2, [sp, #120]
  40bd5c:	cbz	w0, 40c5c0 <ferror@plt+0x9cb0>
  40bd60:	mov	x0, x2
  40bd64:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bd68:	add	x1, x1, #0xd70
  40bd6c:	str	x2, [sp, #120]
  40bd70:	bl	4025f0 <strcmp@plt>
  40bd74:	ldr	x2, [sp, #120]
  40bd78:	cbz	w0, 40c5a8 <ferror@plt+0x9c98>
  40bd7c:	mov	x0, x2
  40bd80:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bd84:	add	x1, x1, #0xd78
  40bd88:	str	x2, [sp, #120]
  40bd8c:	bl	4025f0 <strcmp@plt>
  40bd90:	ldr	x2, [sp, #120]
  40bd94:	cbz	w0, 40c590 <ferror@plt+0x9c80>
  40bd98:	mov	x0, x2
  40bd9c:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bda0:	add	x1, x1, #0xd80
  40bda4:	str	x2, [sp, #120]
  40bda8:	bl	4025f0 <strcmp@plt>
  40bdac:	ldr	x2, [sp, #120]
  40bdb0:	cbz	w0, 40c578 <ferror@plt+0x9c68>
  40bdb4:	mov	x0, x2
  40bdb8:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bdbc:	add	x1, x1, #0xd88
  40bdc0:	str	x2, [sp, #120]
  40bdc4:	bl	4025f0 <strcmp@plt>
  40bdc8:	ldr	x2, [sp, #120]
  40bdcc:	cbz	w0, 40c560 <ferror@plt+0x9c50>
  40bdd0:	mov	x0, x2
  40bdd4:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bdd8:	add	x1, x1, #0xd90
  40bddc:	str	x2, [sp, #120]
  40bde0:	bl	4025f0 <strcmp@plt>
  40bde4:	ldr	x2, [sp, #120]
  40bde8:	cbz	w0, 40c548 <ferror@plt+0x9c38>
  40bdec:	mov	x0, x2
  40bdf0:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bdf4:	add	x1, x1, #0xd98
  40bdf8:	str	x2, [sp, #120]
  40bdfc:	bl	4025f0 <strcmp@plt>
  40be00:	ldr	x2, [sp, #120]
  40be04:	cbz	w0, 40c538 <ferror@plt+0x9c28>
  40be08:	mov	x0, x2
  40be0c:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40be10:	add	x1, x1, #0xda0
  40be14:	str	x2, [sp, #120]
  40be18:	bl	4025f0 <strcmp@plt>
  40be1c:	ldr	x2, [sp, #120]
  40be20:	cbz	w0, 40c538 <ferror@plt+0x9c28>
  40be24:	mov	x0, x2
  40be28:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40be2c:	add	x1, x1, #0xda8
  40be30:	str	x2, [sp, #120]
  40be34:	bl	4025f0 <strcmp@plt>
  40be38:	ldr	x2, [sp, #120]
  40be3c:	cbz	w0, 40c538 <ferror@plt+0x9c28>
  40be40:	mov	x0, x2
  40be44:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40be48:	add	x1, x1, #0xdb0
  40be4c:	str	x2, [sp, #120]
  40be50:	bl	4025f0 <strcmp@plt>
  40be54:	ldr	x2, [sp, #120]
  40be58:	cbz	w0, 40c528 <ferror@plt+0x9c18>
  40be5c:	mov	x0, x2
  40be60:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40be64:	add	x1, x1, #0xdb8
  40be68:	str	x2, [sp, #120]
  40be6c:	bl	4025f0 <strcmp@plt>
  40be70:	ldr	x2, [sp, #120]
  40be74:	cbz	w0, 40c528 <ferror@plt+0x9c18>
  40be78:	mov	x0, x2
  40be7c:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40be80:	add	x1, x1, #0xdc0
  40be84:	str	x2, [sp, #120]
  40be88:	bl	4025f0 <strcmp@plt>
  40be8c:	ldr	x2, [sp, #120]
  40be90:	cbz	w0, 40c528 <ferror@plt+0x9c18>
  40be94:	mov	x0, x2
  40be98:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40be9c:	add	x1, x1, #0xdc8
  40bea0:	str	x2, [sp, #120]
  40bea4:	bl	4025f0 <strcmp@plt>
  40bea8:	ldr	x2, [sp, #120]
  40beac:	cbz	w0, 40c518 <ferror@plt+0x9c08>
  40beb0:	mov	x0, x2
  40beb4:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40beb8:	add	x1, x1, #0xdd0
  40bebc:	str	x2, [sp, #120]
  40bec0:	bl	4025f0 <strcmp@plt>
  40bec4:	ldr	x2, [sp, #120]
  40bec8:	cbz	w0, 40c518 <ferror@plt+0x9c08>
  40becc:	mov	x0, x2
  40bed0:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bed4:	add	x1, x1, #0xdd8
  40bed8:	str	x2, [sp, #120]
  40bedc:	bl	4025f0 <strcmp@plt>
  40bee0:	ldr	x2, [sp, #120]
  40bee4:	cbz	w0, 40c518 <ferror@plt+0x9c08>
  40bee8:	mov	x0, x2
  40beec:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bef0:	add	x1, x1, #0xde0
  40bef4:	str	x2, [sp, #120]
  40bef8:	bl	4025f0 <strcmp@plt>
  40befc:	ldr	x2, [sp, #120]
  40bf00:	cbz	w0, 40c508 <ferror@plt+0x9bf8>
  40bf04:	mov	x0, x2
  40bf08:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bf0c:	add	x1, x1, #0xde8
  40bf10:	str	x2, [sp, #120]
  40bf14:	bl	4025f0 <strcmp@plt>
  40bf18:	ldr	x2, [sp, #120]
  40bf1c:	cbz	w0, 40c508 <ferror@plt+0x9bf8>
  40bf20:	mov	x0, x2
  40bf24:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bf28:	add	x1, x1, #0xdf0
  40bf2c:	str	x2, [sp, #120]
  40bf30:	bl	4025f0 <strcmp@plt>
  40bf34:	ldr	x2, [sp, #120]
  40bf38:	cbz	w0, 40c508 <ferror@plt+0x9bf8>
  40bf3c:	mov	x0, x2
  40bf40:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bf44:	add	x1, x1, #0xdf8
  40bf48:	str	x2, [sp, #120]
  40bf4c:	bl	4025f0 <strcmp@plt>
  40bf50:	ldr	x2, [sp, #120]
  40bf54:	cbz	w0, 40c4f8 <ferror@plt+0x9be8>
  40bf58:	mov	x0, x2
  40bf5c:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bf60:	add	x1, x1, #0xe00
  40bf64:	str	x2, [sp, #120]
  40bf68:	bl	4025f0 <strcmp@plt>
  40bf6c:	ldr	x2, [sp, #120]
  40bf70:	cbz	w0, 40c4f8 <ferror@plt+0x9be8>
  40bf74:	mov	x0, x2
  40bf78:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bf7c:	add	x1, x1, #0xe08
  40bf80:	str	x2, [sp, #120]
  40bf84:	bl	4025f0 <strcmp@plt>
  40bf88:	ldr	x2, [sp, #120]
  40bf8c:	cbz	w0, 40c4e8 <ferror@plt+0x9bd8>
  40bf90:	mov	x0, x2
  40bf94:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bf98:	add	x1, x1, #0xe10
  40bf9c:	str	x2, [sp, #120]
  40bfa0:	bl	4025f0 <strcmp@plt>
  40bfa4:	ldr	x2, [sp, #120]
  40bfa8:	cbz	w0, 40c4e8 <ferror@plt+0x9bd8>
  40bfac:	mov	x0, x2
  40bfb0:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40bfb4:	add	x1, x1, #0xe18
  40bfb8:	str	x2, [sp, #120]
  40bfbc:	bl	4025f0 <strcmp@plt>
  40bfc0:	ldr	x2, [sp, #120]
  40bfc4:	cbz	w0, 40c4d0 <ferror@plt+0x9bc0>
  40bfc8:	ldr	w0, [x24, #8]
  40bfcc:	cmp	w0, #0x10c
  40bfd0:	b.eq	40c46c <ferror@plt+0x9b5c>  // b.none
  40bfd4:	cmp	w0, #0x10e
  40bfd8:	b.eq	40c440 <ferror@plt+0x9b30>  // b.none
  40bfdc:	sub	w1, w0, #0x105
  40bfe0:	mov	x0, x2
  40bfe4:	cmp	w1, #0x1
  40bfe8:	cset	w1, ls  // ls = plast
  40bfec:	bl	40b000 <ferror@plt+0x86f0>
  40bff0:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40bff4:	str	x0, [x1, #1640]
  40bff8:	cbz	x0, 40c41c <ferror@plt+0x9b0c>
  40bffc:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c000:	mov	w0, #0x102                 	// #258
  40c004:	str	w0, [x1, #1636]
  40c008:	add	x1, x22, #0x40
  40c00c:	ldrsb	w0, [x1, w0, sxtw]
  40c010:	add	w27, w19, w0
  40c014:	b	40b9a0 <ferror@plt+0x9090>
  40c018:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c01c:	mov	w0, #0xfffffffe            	// #-2
  40c020:	str	w0, [x1, #1636]
  40c024:	b	40ba38 <ferror@plt+0x9128>
  40c028:	add	x0, x22, #0x1a8
  40c02c:	ldrsb	w1, [x0, w1, sxtw]
  40c030:	mov	w24, w1
  40c034:	b	40bb20 <ferror@plt+0x9210>
  40c038:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40c03c:	add	x24, x0, #0x528
  40c040:	ldr	x2, [x0, #1320]
  40c044:	ldrb	w0, [x2]
  40c048:	cbnz	w0, 40c15c <ferror@plt+0x984c>
  40c04c:	adrp	x0, 436000 <stdin@@GLIBC_2.17+0x2230>
  40c050:	add	x28, x0, #0x748
  40c054:	b	40c078 <ferror@plt+0x9768>
  40c058:	ldr	x1, [x28, #1032]
  40c05c:	add	w2, w0, #0x1
  40c060:	str	w2, [x28, #1024]
  40c064:	ldr	x2, [x1, w0, sxtw #3]
  40c068:	str	x2, [x24]
  40c06c:	nop
  40c070:	ldrb	w0, [x2]
  40c074:	cbnz	w0, 40c15c <ferror@plt+0x984c>
  40c078:	ldr	w0, [x28, #1024]
  40c07c:	ldr	w1, [x28, #1028]
  40c080:	str	xzr, [x24]
  40c084:	cmp	w0, w1
  40c088:	b.lt	40c058 <ferror@plt+0x9748>  // b.tstop
  40c08c:	ldr	x0, [x28, #1040]
  40c090:	cbz	x0, 40bc20 <ferror@plt+0x9310>
  40c094:	mov	x2, #0x0                   	// #0
  40c098:	cbnz	x2, 40c070 <ferror@plt+0x9760>
  40c09c:	ldr	x2, [x28, #1040]
  40c0a0:	mov	x0, x28
  40c0a4:	mov	w1, #0x400                 	// #1024
  40c0a8:	bl	4028e0 <fgets@plt>
  40c0ac:	cbz	x0, 40bc20 <ferror@plt+0x9310>
  40c0b0:	mov	x0, x28
  40c0b4:	mov	x1, #0x400                 	// #1024
  40c0b8:	bl	4022b0 <strnlen@plt>
  40c0bc:	cbz	x0, 40c3c4 <ferror@plt+0x9ab4>
  40c0c0:	cmp	x0, #0x3fe
  40c0c4:	b.hi	40c3e8 <ferror@plt+0x9ad8>  // b.pmore
  40c0c8:	sub	x0, x0, #0x1
  40c0cc:	ldrb	w1, [x28, x0]
  40c0d0:	cmp	w1, #0xa
  40c0d4:	b.ne	40c0dc <ferror@plt+0x97cc>  // b.any
  40c0d8:	strb	wzr, [x28, x0]
  40c0dc:	ldrb	w0, [x28]
  40c0e0:	cmp	w0, #0x23
  40c0e4:	ccmp	w0, w26, #0x4, ne  // ne = any
  40c0e8:	b.eq	40c0f8 <ferror@plt+0x97e8>  // b.none
  40c0ec:	mov	x2, x28
  40c0f0:	str	x28, [x24]
  40c0f4:	b	40c070 <ferror@plt+0x9760>
  40c0f8:	ldr	x2, [x24]
  40c0fc:	b	40c098 <ferror@plt+0x9788>
  40c100:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c104:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c108:	adrp	x4, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c10c:	adrp	x2, 418000 <ferror@plt+0x156f0>
  40c110:	ldr	w3, [x1, #1632]
  40c114:	add	x2, x2, #0xe78
  40c118:	ldr	x0, [x0, #3504]
  40c11c:	add	w3, w3, #0x1
  40c120:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40c124:	str	w3, [x4, #1632]
  40c128:	add	x1, x1, #0xe88
  40c12c:	bl	4028d0 <fprintf@plt>
  40c130:	b	40ba38 <ferror@plt+0x9128>
  40c134:	ldr	x1, [x21]
  40c138:	mov	w0, #0x1                   	// #1
  40c13c:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c140:	mov	x4, x0
  40c144:	b	40bad0 <ferror@plt+0x91c0>
  40c148:	ldr	x1, [x21]
  40c14c:	mov	w0, #0x0                   	// #0
  40c150:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c154:	mov	x4, x0
  40c158:	b	40bad0 <ferror@plt+0x91c0>
  40c15c:	cmp	w0, #0x20
  40c160:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40c164:	b.ne	40c17c <ferror@plt+0x986c>  // b.any
  40c168:	ldrb	w0, [x2, #1]!
  40c16c:	cmp	w0, #0x20
  40c170:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40c174:	b.eq	40c168 <ferror@plt+0x9858>  // b.none
  40c178:	cbz	w0, 40c208 <ferror@plt+0x98f8>
  40c17c:	and	w1, w0, #0xffffffdf
  40c180:	mov	x3, x2
  40c184:	cbnz	w1, 40c1a0 <ferror@plt+0x9890>
  40c188:	b	40c38c <ferror@plt+0x9a7c>
  40c18c:	ldrb	w0, [x1, #1]
  40c190:	add	x3, x1, #0x1
  40c194:	ands	w1, w0, #0xffffffdf
  40c198:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40c19c:	b.eq	40c388 <ferror@plt+0x9a78>  // b.none
  40c1a0:	cmp	w0, #0x5c
  40c1a4:	mov	x1, x3
  40c1a8:	b.ne	40c18c <ferror@plt+0x987c>  // b.any
  40c1ac:	cmp	x3, x2
  40c1b0:	mov	x0, x3
  40c1b4:	b.eq	40c1c8 <ferror@plt+0x98b8>  // b.none
  40c1b8:	ldurb	w1, [x0, #-1]
  40c1bc:	strb	w1, [x0], #-1
  40c1c0:	cmp	x0, x2
  40c1c4:	b.ne	40c1b8 <ferror@plt+0x98a8>  // b.any
  40c1c8:	ldrb	w0, [x3, #1]
  40c1cc:	add	x2, x2, #0x1
  40c1d0:	add	x1, x3, #0x1
  40c1d4:	cbnz	w0, 40c18c <ferror@plt+0x987c>
  40c1d8:	mov	x3, x1
  40c1dc:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40c1e0:	str	x3, [x0, #1320]
  40c1e4:	ldrb	w0, [x2]
  40c1e8:	cmp	w0, #0x21
  40c1ec:	b.ne	40bc48 <ferror@plt+0x9338>  // b.any
  40c1f0:	ldrb	w0, [x2, #1]
  40c1f4:	cbnz	w0, 40bc48 <ferror@plt+0x9338>
  40c1f8:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c1fc:	mov	w0, #0x21                  	// #33
  40c200:	str	w0, [x1, #1636]
  40c204:	b	40c008 <ferror@plt+0x96f8>
  40c208:	str	x2, [x24]
  40c20c:	b	40c044 <ferror@plt+0x9734>
  40c210:	ldr	x1, [x21]
  40c214:	mov	w0, #0xa                   	// #10
  40c218:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c21c:	mov	x4, x0
  40c220:	b	40bad0 <ferror@plt+0x91c0>
  40c224:	ldr	x1, [x21]
  40c228:	mov	w0, #0x6                   	// #6
  40c22c:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c230:	mov	x4, x0
  40c234:	b	40bad0 <ferror@plt+0x91c0>
  40c238:	ldr	x1, [x21]
  40c23c:	mov	w0, #0x8                   	// #8
  40c240:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c244:	mov	x1, x0
  40c248:	mov	w0, #0x4                   	// #4
  40c24c:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c250:	mov	x4, x0
  40c254:	b	40bad0 <ferror@plt+0x91c0>
  40c258:	ldr	x1, [x21]
  40c25c:	mov	w0, #0x8                   	// #8
  40c260:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c264:	mov	x4, x0
  40c268:	b	40bad0 <ferror@plt+0x91c0>
  40c26c:	ldr	x1, [x21]
  40c270:	mov	w0, #0x7                   	// #7
  40c274:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c278:	mov	x4, x0
  40c27c:	b	40bad0 <ferror@plt+0x91c0>
  40c280:	mov	w0, #0x0                   	// #0
  40c284:	ldr	x1, [x21]
  40c288:	b	40c240 <ferror@plt+0x9930>
  40c28c:	ldr	x1, [x21]
  40c290:	mov	w0, #0xb                   	// #11
  40c294:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c298:	mov	x4, x0
  40c29c:	b	40bad0 <ferror@plt+0x91c0>
  40c2a0:	mov	w0, #0xa                   	// #10
  40c2a4:	ldr	x1, [x21]
  40c2a8:	b	40c240 <ferror@plt+0x9930>
  40c2ac:	adrp	x28, 436000 <stdin@@GLIBC_2.17+0x2230>
  40c2b0:	ldr	x4, [x21]
  40c2b4:	ldr	x0, [x28, #2912]
  40c2b8:	str	x4, [x0]
  40c2bc:	b	40bad0 <ferror@plt+0x91c0>
  40c2c0:	mov	w0, #0x1                   	// #1
  40c2c4:	ldr	x1, [x21]
  40c2c8:	b	40c240 <ferror@plt+0x9930>
  40c2cc:	mov	w0, #0x7                   	// #7
  40c2d0:	ldr	x1, [x21]
  40c2d4:	b	40c240 <ferror@plt+0x9930>
  40c2d8:	mov	w0, #0x5                   	// #5
  40c2dc:	ldr	x1, [x21]
  40c2e0:	b	40c240 <ferror@plt+0x9930>
  40c2e4:	mov	w0, #0x6                   	// #6
  40c2e8:	ldr	x1, [x21]
  40c2ec:	b	40c240 <ferror@plt+0x9930>
  40c2f0:	ldr	x1, [x21]
  40c2f4:	mov	w0, #0x5                   	// #5
  40c2f8:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c2fc:	mov	x4, x0
  40c300:	b	40bad0 <ferror@plt+0x91c0>
  40c304:	mov	w0, #0xb                   	// #11
  40c308:	ldr	x1, [x21]
  40c30c:	b	40c240 <ferror@plt+0x9930>
  40c310:	mov	x1, #0x0                   	// #0
  40c314:	mov	w0, #0x9                   	// #9
  40c318:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c31c:	mov	x4, x0
  40c320:	b	40bad0 <ferror@plt+0x91c0>
  40c324:	ldr	x1, [x21]
  40c328:	mov	w0, #0x4                   	// #4
  40c32c:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c330:	mov	x4, x0
  40c334:	b	40bad0 <ferror@plt+0x91c0>
  40c338:	ldur	x4, [x21, #-8]
  40c33c:	b	40bad0 <ferror@plt+0x91c0>
  40c340:	ldur	x1, [x21, #-8]
  40c344:	mov	w0, #0x3                   	// #3
  40c348:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c34c:	mov	x4, x0
  40c350:	ldr	x0, [x21]
  40c354:	str	x0, [x4, #8]
  40c358:	b	40bad0 <ferror@plt+0x91c0>
  40c35c:	ldur	x1, [x21, #-16]
  40c360:	b	40c344 <ferror@plt+0x9a34>
  40c364:	ldur	x1, [x21, #-16]
  40c368:	mov	w0, #0x2                   	// #2
  40c36c:	bl	40b8c8 <ferror@plt+0x8fb8>
  40c370:	mov	x4, x0
  40c374:	ldr	x0, [x21]
  40c378:	str	x0, [x4, #8]
  40c37c:	b	40bad0 <ferror@plt+0x91c0>
  40c380:	mov	x4, #0x0                   	// #0
  40c384:	b	40bad0 <ferror@plt+0x91c0>
  40c388:	cbz	w0, 40c1dc <ferror@plt+0x98cc>
  40c38c:	strb	wzr, [x3], #1
  40c390:	b	40c1dc <ferror@plt+0x98cc>
  40c394:	mov	x23, x27
  40c398:	mov	w19, #0x1                   	// #1
  40c39c:	b	40bbf4 <ferror@plt+0x92e4>
  40c3a0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c3a4:	adrp	x2, 418000 <ferror@plt+0x156f0>
  40c3a8:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40c3ac:	add	x2, x2, #0xeb8
  40c3b0:	ldr	x0, [x0, #3504]
  40c3b4:	add	x1, x1, #0xe88
  40c3b8:	mov	w19, #0x2                   	// #2
  40c3bc:	bl	4028d0 <fprintf@plt>
  40c3c0:	b	40bbe8 <ferror@plt+0x92d8>
  40c3c4:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c3c8:	mov	x2, #0xd                   	// #13
  40c3cc:	mov	x1, #0x1                   	// #1
  40c3d0:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40c3d4:	ldr	x3, [x3, #3504]
  40c3d8:	add	x0, x0, #0xd00
  40c3dc:	bl	4026d0 <fwrite@plt>
  40c3e0:	mov	w0, #0xffffffff            	// #-1
  40c3e4:	bl	402270 <exit@plt>
  40c3e8:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c3ec:	mov	x2, #0x18                  	// #24
  40c3f0:	mov	x1, #0x1                   	// #1
  40c3f4:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40c3f8:	ldr	x3, [x3, #3504]
  40c3fc:	add	x0, x0, #0xd10
  40c400:	bl	4026d0 <fwrite@plt>
  40c404:	mov	w0, #0xffffffff            	// #-1
  40c408:	bl	402270 <exit@plt>
  40c40c:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c410:	mov	w0, #0x26                  	// #38
  40c414:	str	w0, [x1, #1636]
  40c418:	b	40c008 <ferror@plt+0x96f8>
  40c41c:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c420:	mov	x2, #0x1e                  	// #30
  40c424:	mov	x1, #0x1                   	// #1
  40c428:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40c42c:	ldr	x3, [x3, #3504]
  40c430:	add	x0, x0, #0xe58
  40c434:	bl	4026d0 <fwrite@plt>
  40c438:	mov	w0, #0x1                   	// #1
  40c43c:	bl	402270 <exit@plt>
  40c440:	mov	x0, x2
  40c444:	str	x2, [sp, #120]
  40c448:	bl	40b820 <ferror@plt+0x8f10>
  40c44c:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c450:	ldr	x2, [sp, #120]
  40c454:	str	x0, [x1, #1640]
  40c458:	cbz	x0, 40c490 <ferror@plt+0x9b80>
  40c45c:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c460:	mov	w0, #0x10d                 	// #269
  40c464:	str	w0, [x1, #1636]
  40c468:	b	40c008 <ferror@plt+0x96f8>
  40c46c:	mov	x0, x2
  40c470:	bl	40af40 <ferror@plt+0x8630>
  40c474:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c478:	str	x0, [x1, #1640]
  40c47c:	cbz	x0, 40c4ac <ferror@plt+0x9b9c>
  40c480:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c484:	mov	w0, #0x10b                 	// #267
  40c488:	str	w0, [x1, #1636]
  40c48c:	b	40c008 <ferror@plt+0x96f8>
  40c490:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c494:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40c498:	add	x1, x1, #0xe40
  40c49c:	ldr	x0, [x0, #3504]
  40c4a0:	bl	4028d0 <fprintf@plt>
  40c4a4:	mov	w0, #0x1                   	// #1
  40c4a8:	bl	402270 <exit@plt>
  40c4ac:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c4b0:	mov	x2, #0x15                  	// #21
  40c4b4:	mov	x1, #0x1                   	// #1
  40c4b8:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40c4bc:	ldr	x3, [x3, #3504]
  40c4c0:	add	x0, x0, #0xe28
  40c4c4:	bl	4026d0 <fwrite@plt>
  40c4c8:	mov	w0, #0x1                   	// #1
  40c4cc:	bl	402270 <exit@plt>
  40c4d0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c4d4:	mov	w1, #0x10a                 	// #266
  40c4d8:	str	w1, [x24, #8]
  40c4dc:	str	w1, [x0, #1636]
  40c4e0:	mov	w0, w1
  40c4e4:	b	40c008 <ferror@plt+0x96f8>
  40c4e8:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c4ec:	mov	w0, #0x3c                  	// #60
  40c4f0:	str	w0, [x1, #1636]
  40c4f4:	b	40c008 <ferror@plt+0x96f8>
  40c4f8:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c4fc:	mov	w0, #0x3e                  	// #62
  40c500:	str	w0, [x1, #1636]
  40c504:	b	40c008 <ferror@plt+0x96f8>
  40c508:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c50c:	mov	w0, #0x3d                  	// #61
  40c510:	str	w0, [x1, #1636]
  40c514:	b	40c008 <ferror@plt+0x96f8>
  40c518:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c51c:	mov	w0, #0x109                 	// #265
  40c520:	str	w0, [x1, #1636]
  40c524:	b	40c008 <ferror@plt+0x96f8>
  40c528:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c52c:	mov	w0, #0x107                 	// #263
  40c530:	str	w0, [x1, #1636]
  40c534:	b	40c008 <ferror@plt+0x96f8>
  40c538:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c53c:	mov	w0, #0x108                 	// #264
  40c540:	str	w0, [x1, #1636]
  40c544:	b	40c008 <ferror@plt+0x96f8>
  40c548:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c54c:	mov	w1, #0x10e                 	// #270
  40c550:	str	w1, [x24, #8]
  40c554:	str	w1, [x0, #1636]
  40c558:	mov	w0, w1
  40c55c:	b	40c008 <ferror@plt+0x96f8>
  40c560:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c564:	mov	w1, #0x10c                 	// #268
  40c568:	str	w1, [x24, #8]
  40c56c:	str	w1, [x0, #1636]
  40c570:	mov	w0, w1
  40c574:	b	40c008 <ferror@plt+0x96f8>
  40c578:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c57c:	mov	w1, #0x106                 	// #262
  40c580:	str	w1, [x24, #8]
  40c584:	str	w1, [x0, #1636]
  40c588:	mov	w0, w1
  40c58c:	b	40c008 <ferror@plt+0x96f8>
  40c590:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c594:	mov	w1, #0x105                 	// #261
  40c598:	str	w1, [x24, #8]
  40c59c:	str	w1, [x0, #1636]
  40c5a0:	mov	w0, w1
  40c5a4:	b	40c008 <ferror@plt+0x96f8>
  40c5a8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c5ac:	mov	w1, #0x104                 	// #260
  40c5b0:	str	w1, [x24, #8]
  40c5b4:	str	w1, [x0, #1636]
  40c5b8:	mov	w0, w1
  40c5bc:	b	40c008 <ferror@plt+0x96f8>
  40c5c0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c5c4:	mov	w1, #0x103                 	// #259
  40c5c8:	str	w1, [x24, #8]
  40c5cc:	str	w1, [x0, #1636]
  40c5d0:	mov	w0, w1
  40c5d4:	b	40c008 <ferror@plt+0x96f8>
  40c5d8:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c5dc:	mov	w0, #0x29                  	// #41
  40c5e0:	str	w0, [x1, #1636]
  40c5e4:	b	40c008 <ferror@plt+0x96f8>
  40c5e8:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c5ec:	mov	w0, #0x28                  	// #40
  40c5f0:	str	w0, [x1, #1636]
  40c5f4:	b	40c008 <ferror@plt+0x96f8>
  40c5f8:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  40c5fc:	mov	w0, #0x7c                  	// #124
  40c600:	str	w0, [x1, #1636]
  40c604:	b	40c008 <ferror@plt+0x96f8>
  40c608:	stp	x29, x30, [sp, #-16]!
  40c60c:	adrp	x4, 436000 <stdin@@GLIBC_2.17+0x2230>
  40c610:	add	x4, x4, #0x748
  40c614:	mov	x29, sp
  40c618:	str	w1, [x4, #1028]
  40c61c:	str	x2, [x4, #1032]
  40c620:	str	x3, [x4, #1040]
  40c624:	str	x0, [x4, #1048]
  40c628:	bl	40b900 <ferror@plt+0x8ff0>
  40c62c:	cbnz	w0, 40c638 <ferror@plt+0x9d28>
  40c630:	ldp	x29, x30, [sp], #16
  40c634:	ret
  40c638:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c63c:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40c640:	mov	x2, #0x8                   	// #8
  40c644:	add	x0, x0, #0xed0
  40c648:	ldr	x3, [x1, #3504]
  40c64c:	mov	x1, #0x1                   	// #1
  40c650:	bl	4026d0 <fwrite@plt>
  40c654:	mov	w0, #0xffffffff            	// #-1
  40c658:	b	40c630 <ferror@plt+0x9d20>
  40c65c:	nop
  40c660:	ldrh	w1, [x0, #6]
  40c664:	cmp	w1, #0x2
  40c668:	b.eq	40c6c4 <ferror@plt+0x9db4>  // b.none
  40c66c:	cmp	w1, #0xa
  40c670:	b.ne	40c6a0 <ferror@plt+0x9d90>  // b.any
  40c674:	ldr	w2, [x0, #8]
  40c678:	ldrh	w1, [x0]
  40c67c:	cbnz	w2, 40c6a4 <ferror@plt+0x9d94>
  40c680:	ldr	w2, [x0, #12]
  40c684:	cbnz	w2, 40c6a4 <ferror@plt+0x9d94>
  40c688:	ldr	w2, [x0, #16]
  40c68c:	cbnz	w2, 40c6a4 <ferror@plt+0x9d94>
  40c690:	ldr	w2, [x0, #20]
  40c694:	cbnz	w2, 40c6a4 <ferror@plt+0x9d94>
  40c698:	orr	w1, w1, #0x6
  40c69c:	strh	w1, [x0]
  40c6a0:	ret
  40c6a4:	ldrb	w3, [x0, #8]
  40c6a8:	orr	w2, w1, #0x2
  40c6ac:	mov	w4, #0xa                   	// #10
  40c6b0:	orr	w1, w1, w4
  40c6b4:	cmp	w3, #0xff
  40c6b8:	csel	w1, w1, w2, eq  // eq = none
  40c6bc:	strh	w1, [x0]
  40c6c0:	ret
  40c6c4:	ldr	w2, [x0, #8]
  40c6c8:	ldrh	w1, [x0]
  40c6cc:	cbz	w2, 40c698 <ferror@plt+0x9d88>
  40c6d0:	and	w2, w2, #0xf0
  40c6d4:	mov	w3, #0xa                   	// #10
  40c6d8:	cmp	w2, #0xe0
  40c6dc:	orr	w2, w1, w3
  40c6e0:	orr	w1, w1, #0x2
  40c6e4:	csel	w1, w2, w1, eq  // eq = none
  40c6e8:	strh	w1, [x0]
  40c6ec:	ret
  40c6f0:	stp	x29, x30, [sp, #-32]!
  40c6f4:	mov	x29, sp
  40c6f8:	stp	x19, x20, [sp, #16]
  40c6fc:	ldrb	w19, [x0]
  40c700:	cbz	w19, 40c740 <ferror@plt+0x9e30>
  40c704:	mov	x20, x0
  40c708:	b	40c728 <ferror@plt+0x9e18>
  40c70c:	bl	402600 <__ctype_b_loc@plt>
  40c710:	ubfiz	x19, x19, #1, #8
  40c714:	ldr	x0, [x0]
  40c718:	ldrh	w0, [x0, x19]
  40c71c:	tbnz	w0, #13, 40c730 <ferror@plt+0x9e20>
  40c720:	ldrb	w19, [x20, #1]!
  40c724:	cbz	w19, 40c740 <ferror@plt+0x9e30>
  40c728:	cmp	w19, #0x2f
  40c72c:	b.ne	40c70c <ferror@plt+0x9dfc>  // b.any
  40c730:	mov	w0, #0xffffffff            	// #-1
  40c734:	ldp	x19, x20, [sp, #16]
  40c738:	ldp	x29, x30, [sp], #32
  40c73c:	ret
  40c740:	mov	w0, #0x0                   	// #0
  40c744:	ldp	x19, x20, [sp, #16]
  40c748:	ldp	x29, x30, [sp], #32
  40c74c:	ret
  40c750:	stp	x29, x30, [sp, #-288]!
  40c754:	mov	x3, x0
  40c758:	mov	x4, x1
  40c75c:	mov	x29, sp
  40c760:	str	x23, [sp, #48]
  40c764:	add	x23, sp, #0xa0
  40c768:	mov	x0, x23
  40c76c:	stp	x21, x22, [sp, #32]
  40c770:	mov	x21, x1
  40c774:	mov	x22, x2
  40c778:	mov	x1, #0x80                  	// #128
  40c77c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40c780:	add	x2, x2, #0x1b0
  40c784:	bl	4023b0 <snprintf@plt>
  40c788:	sub	w0, w0, #0x1
  40c78c:	cmp	w0, #0x7e
  40c790:	b.hi	40c894 <ferror@plt+0x9f84>  // b.pmore
  40c794:	mov	x0, x23
  40c798:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40c79c:	add	x1, x1, #0xa60
  40c7a0:	stp	x19, x20, [sp, #16]
  40c7a4:	bl	402730 <fopen64@plt>
  40c7a8:	mov	x19, x0
  40c7ac:	cbz	x0, 40c8e0 <ferror@plt+0x9fd0>
  40c7b0:	add	x20, sp, #0x50
  40c7b4:	mov	x2, x0
  40c7b8:	mov	w1, #0x50                  	// #80
  40c7bc:	mov	x0, x20
  40c7c0:	bl	4028e0 <fgets@plt>
  40c7c4:	cbz	x0, 40c91c <ferror@plt+0xa00c>
  40c7c8:	mov	x0, x20
  40c7cc:	mov	w1, #0xa                   	// #10
  40c7d0:	bl	4026b0 <strchr@plt>
  40c7d4:	cbz	x0, 40c7dc <ferror@plt+0x9ecc>
  40c7d8:	strb	wzr, [x0]
  40c7dc:	mov	x0, x19
  40c7e0:	bl	4023f0 <fclose@plt>
  40c7e4:	add	x1, sp, #0x48
  40c7e8:	mov	x0, x20
  40c7ec:	mov	w2, #0x0                   	// #0
  40c7f0:	bl	402610 <strtol@plt>
  40c7f4:	ldr	x1, [sp, #72]
  40c7f8:	mov	x19, x0
  40c7fc:	ldrb	w0, [x1]
  40c800:	cmp	w0, #0x0
  40c804:	ccmp	x20, x1, #0x4, eq  // eq = none
  40c808:	b.eq	40c8bc <ferror@plt+0x9fac>  // b.none
  40c80c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40c810:	add	x0, x19, x0
  40c814:	cmn	x0, #0x3
  40c818:	b.hi	40c838 <ferror@plt+0x9f28>  // b.pmore
  40c81c:	str	x19, [x22]
  40c820:	mov	w0, #0x0                   	// #0
  40c824:	ldp	x19, x20, [sp, #16]
  40c828:	ldp	x21, x22, [sp, #32]
  40c82c:	ldr	x23, [sp, #48]
  40c830:	ldp	x29, x30, [sp], #288
  40c834:	ret
  40c838:	bl	402870 <__errno_location@plt>
  40c83c:	ldr	w0, [x0]
  40c840:	cmp	w0, #0x22
  40c844:	b.ne	40c81c <ferror@plt+0x9f0c>  // b.any
  40c848:	adrp	x22, 42f000 <ferror@plt+0x2c6f0>
  40c84c:	ldr	x1, [x22, #3984]
  40c850:	ldr	x19, [x1]
  40c854:	bl	402530 <strerror@plt>
  40c858:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c85c:	mov	x3, x0
  40c860:	add	x1, x1, #0x258
  40c864:	mov	x0, x19
  40c868:	mov	x2, x23
  40c86c:	bl	4028d0 <fprintf@plt>
  40c870:	ldr	x22, [x22, #3984]
  40c874:	mov	x2, x23
  40c878:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c87c:	add	x1, x1, #0x268
  40c880:	ldr	x0, [x22]
  40c884:	bl	4028d0 <fprintf@plt>
  40c888:	mov	w0, #0xffffffff            	// #-1
  40c88c:	ldp	x19, x20, [sp, #16]
  40c890:	b	40c828 <ferror@plt+0x9f18>
  40c894:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  40c898:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40c89c:	mov	x2, #0x26                  	// #38
  40c8a0:	add	x0, x0, #0x1c8
  40c8a4:	ldr	x3, [x3, #3984]
  40c8a8:	mov	x1, #0x1                   	// #1
  40c8ac:	ldr	x3, [x3]
  40c8b0:	bl	4026d0 <fwrite@plt>
  40c8b4:	mov	w0, #0xffffffff            	// #-1
  40c8b8:	b	40c828 <ferror@plt+0x9f18>
  40c8bc:	adrp	x22, 42f000 <ferror@plt+0x2c6f0>
  40c8c0:	mov	x2, x20
  40c8c4:	mov	x3, x23
  40c8c8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c8cc:	ldr	x0, [x22, #3984]
  40c8d0:	add	x1, x1, #0x230
  40c8d4:	ldr	x0, [x0]
  40c8d8:	bl	4028d0 <fprintf@plt>
  40c8dc:	b	40c870 <ferror@plt+0x9f60>
  40c8e0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40c8e4:	ldr	x0, [x0, #3984]
  40c8e8:	ldr	x19, [x0]
  40c8ec:	bl	402870 <__errno_location@plt>
  40c8f0:	ldr	w0, [x0]
  40c8f4:	bl	402530 <strerror@plt>
  40c8f8:	mov	x3, x0
  40c8fc:	mov	x2, x23
  40c900:	mov	x0, x19
  40c904:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c908:	add	x1, x1, #0x1f0
  40c90c:	bl	4028d0 <fprintf@plt>
  40c910:	mov	w0, #0xffffffff            	// #-1
  40c914:	ldp	x19, x20, [sp, #16]
  40c918:	b	40c828 <ferror@plt+0x9f18>
  40c91c:	adrp	x22, 42f000 <ferror@plt+0x2c6f0>
  40c920:	mov	x2, x21
  40c924:	mov	x3, x23
  40c928:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c92c:	ldr	x0, [x22, #3984]
  40c930:	add	x1, x1, #0x200
  40c934:	ldr	x0, [x0]
  40c938:	bl	4028d0 <fprintf@plt>
  40c93c:	mov	x0, x19
  40c940:	bl	4023f0 <fclose@plt>
  40c944:	b	40c870 <ferror@plt+0x9f60>
  40c948:	and	w0, w0, #0xff
  40c94c:	sub	w1, w0, #0x41
  40c950:	and	w1, w1, #0xff
  40c954:	cmp	w1, #0x5
  40c958:	b.ls	40c988 <ferror@plt+0xa078>  // b.plast
  40c95c:	sub	w1, w0, #0x61
  40c960:	and	w1, w1, #0xff
  40c964:	cmp	w1, #0x5
  40c968:	b.ls	40c980 <ferror@plt+0xa070>  // b.plast
  40c96c:	sub	w0, w0, #0x30
  40c970:	and	w1, w0, #0xff
  40c974:	cmp	w1, #0x9
  40c978:	csinv	w0, w0, wzr, ls  // ls = plast
  40c97c:	ret
  40c980:	sub	w0, w0, #0x57
  40c984:	ret
  40c988:	sub	w0, w0, #0x37
  40c98c:	ret
  40c990:	cbz	x1, 40ca1c <ferror@plt+0xa10c>
  40c994:	stp	x29, x30, [sp, #-48]!
  40c998:	mov	x29, sp
  40c99c:	stp	x19, x20, [sp, #16]
  40c9a0:	mov	x20, x0
  40c9a4:	mov	x19, x1
  40c9a8:	ldrb	w0, [x1]
  40c9ac:	cbz	w0, 40ca14 <ferror@plt+0xa104>
  40c9b0:	add	x1, sp, #0x28
  40c9b4:	mov	x0, x19
  40c9b8:	bl	402610 <strtol@plt>
  40c9bc:	mov	x1, x0
  40c9c0:	ldr	x2, [sp, #40]
  40c9c4:	cmp	x2, #0x0
  40c9c8:	ccmp	x2, x19, #0x4, ne  // ne = any
  40c9cc:	b.eq	40ca14 <ferror@plt+0xa104>  // b.none
  40c9d0:	ldrb	w0, [x2]
  40c9d4:	cbnz	w0, 40ca14 <ferror@plt+0xa104>
  40c9d8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40c9dc:	add	x0, x1, x0
  40c9e0:	cmn	x0, #0x3
  40c9e4:	mov	w0, #0xffffffff            	// #-1
  40c9e8:	b.hi	40ca08 <ferror@plt+0xa0f8>  // b.pmore
  40c9ec:	mov	x0, #0x80000000            	// #2147483648
  40c9f0:	add	x0, x1, x0
  40c9f4:	mov	x2, #0xffffffff            	// #4294967295
  40c9f8:	cmp	x0, x2
  40c9fc:	b.hi	40ca14 <ferror@plt+0xa104>  // b.pmore
  40ca00:	mov	w0, #0x0                   	// #0
  40ca04:	str	w1, [x20]
  40ca08:	ldp	x19, x20, [sp, #16]
  40ca0c:	ldp	x29, x30, [sp], #48
  40ca10:	ret
  40ca14:	mov	w0, #0xffffffff            	// #-1
  40ca18:	b	40ca08 <ferror@plt+0xa0f8>
  40ca1c:	mov	w0, #0xffffffff            	// #-1
  40ca20:	ret
  40ca24:	nop
  40ca28:	rev	w1, w0
  40ca2c:	neg	w0, w1
  40ca30:	bics	w0, w0, w1
  40ca34:	b.ne	40ca58 <ferror@plt+0xa148>  // b.any
  40ca38:	cbz	w1, 40ca50 <ferror@plt+0xa140>
  40ca3c:	nop
  40ca40:	add	w0, w0, #0x1
  40ca44:	lsl	w1, w1, #1
  40ca48:	cbnz	w1, 40ca40 <ferror@plt+0xa130>
  40ca4c:	ret
  40ca50:	mov	w0, #0x0                   	// #0
  40ca54:	ret
  40ca58:	mov	w0, #0xffffffff            	// #-1
  40ca5c:	ret
  40ca60:	cbz	x1, 40cae0 <ferror@plt+0xa1d0>
  40ca64:	stp	x29, x30, [sp, #-48]!
  40ca68:	mov	x29, sp
  40ca6c:	stp	x19, x20, [sp, #16]
  40ca70:	mov	x20, x0
  40ca74:	mov	x19, x1
  40ca78:	ldrb	w0, [x1]
  40ca7c:	cbz	w0, 40cad0 <ferror@plt+0xa1c0>
  40ca80:	add	x1, sp, #0x28
  40ca84:	mov	x0, x19
  40ca88:	bl	402250 <strtoul@plt>
  40ca8c:	mov	x1, x0
  40ca90:	ldr	x2, [sp, #40]
  40ca94:	mov	x0, #0xffffffff            	// #4294967295
  40ca98:	cmp	x1, x0
  40ca9c:	cset	w0, hi  // hi = pmore
  40caa0:	cmp	x2, #0x0
  40caa4:	ccmp	x2, x19, #0x4, ne  // ne = any
  40caa8:	b.eq	40cad0 <ferror@plt+0xa1c0>  // b.none
  40caac:	ldrb	w2, [x2]
  40cab0:	cmp	w2, #0x0
  40cab4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40cab8:	b.ne	40cad0 <ferror@plt+0xa1c0>  // b.any
  40cabc:	str	w1, [x20]
  40cac0:	mov	w0, #0x0                   	// #0
  40cac4:	ldp	x19, x20, [sp, #16]
  40cac8:	ldp	x29, x30, [sp], #48
  40cacc:	ret
  40cad0:	mov	w0, #0xffffffff            	// #-1
  40cad4:	ldp	x19, x20, [sp, #16]
  40cad8:	ldp	x29, x30, [sp], #48
  40cadc:	ret
  40cae0:	mov	w0, #0xffffffff            	// #-1
  40cae4:	ret
  40cae8:	stp	x29, x30, [sp, #-80]!
  40caec:	mov	x29, sp
  40caf0:	stp	x19, x20, [sp, #16]
  40caf4:	mov	x20, x1
  40caf8:	stp	x21, x22, [sp, #32]
  40cafc:	mov	x22, x2
  40cb00:	str	x23, [sp, #48]
  40cb04:	mov	x23, x0
  40cb08:	mov	x0, x1
  40cb0c:	mov	w1, #0x2e                  	// #46
  40cb10:	str	d8, [sp, #56]
  40cb14:	bl	4026b0 <strchr@plt>
  40cb18:	cbz	x0, 40cc28 <ferror@plt+0xa318>
  40cb1c:	add	x1, sp, #0x48
  40cb20:	mov	x0, x20
  40cb24:	bl	4022c0 <strtod@plt>
  40cb28:	fcmpe	d0, #0.0
  40cb2c:	fmov	d8, d0
  40cb30:	b.mi	40ccb8 <ferror@plt+0xa3a8>  // b.first
  40cb34:	ldr	x21, [sp, #72]
  40cb38:	cmp	x21, #0x0
  40cb3c:	ccmp	x21, x20, #0x4, ne  // ne = any
  40cb40:	b.eq	40ccb8 <ferror@plt+0xa3a8>  // b.none
  40cb44:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  40cb48:	fmov	d0, x0
  40cb4c:	fcmp	d8, d0
  40cb50:	b.ne	40cc68 <ferror@plt+0xa358>  // b.any
  40cb54:	bl	402870 <__errno_location@plt>
  40cb58:	ldr	w0, [x0]
  40cb5c:	cmp	w0, #0x22
  40cb60:	b.eq	40ccb8 <ferror@plt+0xa3a8>  // b.none
  40cb64:	mov	w0, #0x1                   	// #1
  40cb68:	str	w0, [x22]
  40cb6c:	mov	w1, #0xffffffff            	// #-1
  40cb70:	ldrb	w0, [x21]
  40cb74:	cbz	w0, 40ccb0 <ferror@plt+0xa3a0>
  40cb78:	str	wzr, [x22]
  40cb7c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40cb80:	mov	x0, x21
  40cb84:	add	x1, x1, #0xae8
  40cb88:	bl	4024e0 <strcasecmp@plt>
  40cb8c:	cbz	w0, 40cc90 <ferror@plt+0xa380>
  40cb90:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40cb94:	mov	x0, x21
  40cb98:	add	x1, x1, #0x320
  40cb9c:	bl	4024e0 <strcasecmp@plt>
  40cba0:	cbz	w0, 40cc90 <ferror@plt+0xa380>
  40cba4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40cba8:	mov	x0, x21
  40cbac:	add	x1, x1, #0x280
  40cbb0:	bl	4024e0 <strcasecmp@plt>
  40cbb4:	cbz	w0, 40cc90 <ferror@plt+0xa380>
  40cbb8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40cbbc:	mov	x0, x21
  40cbc0:	add	x1, x1, #0x288
  40cbc4:	bl	4024e0 <strcasecmp@plt>
  40cbc8:	cbz	w0, 40cbf8 <ferror@plt+0xa2e8>
  40cbcc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40cbd0:	mov	x0, x21
  40cbd4:	add	x1, x1, #0x290
  40cbd8:	bl	4024e0 <strcasecmp@plt>
  40cbdc:	cbz	w0, 40cbf8 <ferror@plt+0xa2e8>
  40cbe0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40cbe4:	mov	x0, x21
  40cbe8:	add	x1, x1, #0x298
  40cbec:	bl	4024e0 <strcasecmp@plt>
  40cbf0:	cbnz	w0, 40ccb8 <ferror@plt+0xa3a8>
  40cbf4:	nop
  40cbf8:	fcvtzu	w1, d8
  40cbfc:	ucvtf	d0, w1
  40cc00:	fcmpe	d0, d8
  40cc04:	b.mi	40ccb0 <ferror@plt+0xa3a0>  // b.first
  40cc08:	mov	w0, #0x0                   	// #0
  40cc0c:	str	w1, [x23]
  40cc10:	ldp	x19, x20, [sp, #16]
  40cc14:	ldp	x21, x22, [sp, #32]
  40cc18:	ldr	x23, [sp, #48]
  40cc1c:	ldr	d8, [sp, #56]
  40cc20:	ldp	x29, x30, [sp], #80
  40cc24:	ret
  40cc28:	add	x1, sp, #0x48
  40cc2c:	mov	x0, x20
  40cc30:	mov	w2, #0x0                   	// #0
  40cc34:	bl	402250 <strtoul@plt>
  40cc38:	ldr	x21, [sp, #72]
  40cc3c:	mov	x19, x0
  40cc40:	cmp	x21, #0x0
  40cc44:	ccmp	x21, x20, #0x4, ne  // ne = any
  40cc48:	b.eq	40ccb8 <ferror@plt+0xa3a8>  // b.none
  40cc4c:	cmn	x0, #0x1
  40cc50:	b.ne	40cc64 <ferror@plt+0xa354>  // b.any
  40cc54:	bl	402870 <__errno_location@plt>
  40cc58:	ldr	w0, [x0]
  40cc5c:	cmp	w0, #0x22
  40cc60:	b.eq	40ccb8 <ferror@plt+0xa3a8>  // b.none
  40cc64:	ucvtf	d8, x19
  40cc68:	mov	w0, #0x1                   	// #1
  40cc6c:	str	w0, [x22]
  40cc70:	ldrb	w0, [x21]
  40cc74:	cbz	w0, 40cbf8 <ferror@plt+0xa2e8>
  40cc78:	str	wzr, [x22]
  40cc7c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40cc80:	mov	x0, x21
  40cc84:	add	x1, x1, #0xae8
  40cc88:	bl	4024e0 <strcasecmp@plt>
  40cc8c:	cbnz	w0, 40cb90 <ferror@plt+0xa280>
  40cc90:	mov	x0, #0x400000000000        	// #70368744177664
  40cc94:	movk	x0, #0x408f, lsl #48
  40cc98:	fmov	d0, x0
  40cc9c:	fmul	d8, d8, d0
  40cca0:	fcvtzu	w1, d8
  40cca4:	ucvtf	d0, w1
  40cca8:	fcmpe	d0, d8
  40ccac:	b.pl	40cc08 <ferror@plt+0xa2f8>  // b.nfrst
  40ccb0:	add	w1, w1, #0x1
  40ccb4:	b	40cc08 <ferror@plt+0xa2f8>
  40ccb8:	mov	w0, #0xffffffff            	// #-1
  40ccbc:	b	40cc10 <ferror@plt+0xa300>
  40ccc0:	cbz	x1, 40cd48 <ferror@plt+0xa438>
  40ccc4:	stp	x29, x30, [sp, #-64]!
  40ccc8:	mov	x29, sp
  40cccc:	stp	x19, x20, [sp, #16]
  40ccd0:	mov	x19, x1
  40ccd4:	str	x21, [sp, #32]
  40ccd8:	mov	x21, x0
  40ccdc:	ldrb	w0, [x1]
  40cce0:	cbz	w0, 40cd40 <ferror@plt+0xa430>
  40cce4:	add	x1, sp, #0x38
  40cce8:	mov	x0, x19
  40ccec:	bl	4026c0 <strtoull@plt>
  40ccf0:	mov	x20, x0
  40ccf4:	ldr	x1, [sp, #56]
  40ccf8:	cmp	x1, #0x0
  40ccfc:	ccmp	x1, x19, #0x4, ne  // ne = any
  40cd00:	b.eq	40cd40 <ferror@plt+0xa430>  // b.none
  40cd04:	ldrb	w0, [x1]
  40cd08:	cbnz	w0, 40cd40 <ferror@plt+0xa430>
  40cd0c:	cmn	x20, #0x1
  40cd10:	b.eq	40cd2c <ferror@plt+0xa41c>  // b.none
  40cd14:	mov	w0, #0x0                   	// #0
  40cd18:	str	x20, [x21]
  40cd1c:	ldp	x19, x20, [sp, #16]
  40cd20:	ldr	x21, [sp, #32]
  40cd24:	ldp	x29, x30, [sp], #64
  40cd28:	ret
  40cd2c:	bl	402870 <__errno_location@plt>
  40cd30:	ldr	w0, [x0]
  40cd34:	cmp	w0, #0x22
  40cd38:	b.ne	40cd14 <ferror@plt+0xa404>  // b.any
  40cd3c:	nop
  40cd40:	mov	w0, #0xffffffff            	// #-1
  40cd44:	b	40cd1c <ferror@plt+0xa40c>
  40cd48:	mov	w0, #0xffffffff            	// #-1
  40cd4c:	ret
  40cd50:	b	40ca60 <ferror@plt+0xa150>
  40cd54:	nop
  40cd58:	cbz	x1, 40cdd8 <ferror@plt+0xa4c8>
  40cd5c:	stp	x29, x30, [sp, #-48]!
  40cd60:	mov	x29, sp
  40cd64:	stp	x19, x20, [sp, #16]
  40cd68:	mov	x20, x0
  40cd6c:	mov	x19, x1
  40cd70:	ldrb	w0, [x1]
  40cd74:	cbz	w0, 40cdc8 <ferror@plt+0xa4b8>
  40cd78:	add	x1, sp, #0x28
  40cd7c:	mov	x0, x19
  40cd80:	bl	402250 <strtoul@plt>
  40cd84:	mov	x1, x0
  40cd88:	ldr	x2, [sp, #40]
  40cd8c:	mov	x0, #0xffff                	// #65535
  40cd90:	cmp	x1, x0
  40cd94:	cset	w0, hi  // hi = pmore
  40cd98:	cmp	x2, #0x0
  40cd9c:	ccmp	x2, x19, #0x4, ne  // ne = any
  40cda0:	b.eq	40cdc8 <ferror@plt+0xa4b8>  // b.none
  40cda4:	ldrb	w2, [x2]
  40cda8:	cmp	w2, #0x0
  40cdac:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40cdb0:	b.ne	40cdc8 <ferror@plt+0xa4b8>  // b.any
  40cdb4:	strh	w1, [x20]
  40cdb8:	mov	w0, #0x0                   	// #0
  40cdbc:	ldp	x19, x20, [sp, #16]
  40cdc0:	ldp	x29, x30, [sp], #48
  40cdc4:	ret
  40cdc8:	mov	w0, #0xffffffff            	// #-1
  40cdcc:	ldp	x19, x20, [sp, #16]
  40cdd0:	ldp	x29, x30, [sp], #48
  40cdd4:	ret
  40cdd8:	mov	w0, #0xffffffff            	// #-1
  40cddc:	ret
  40cde0:	cbz	x1, 40ce5c <ferror@plt+0xa54c>
  40cde4:	stp	x29, x30, [sp, #-48]!
  40cde8:	mov	x29, sp
  40cdec:	stp	x19, x20, [sp, #16]
  40cdf0:	mov	x20, x0
  40cdf4:	mov	x19, x1
  40cdf8:	ldrb	w0, [x1]
  40cdfc:	cbz	w0, 40ce4c <ferror@plt+0xa53c>
  40ce00:	add	x1, sp, #0x28
  40ce04:	mov	x0, x19
  40ce08:	bl	402250 <strtoul@plt>
  40ce0c:	cmp	x0, #0xff
  40ce10:	ldr	x2, [sp, #40]
  40ce14:	mov	x1, x0
  40ce18:	cset	w0, hi  // hi = pmore
  40ce1c:	cmp	x2, #0x0
  40ce20:	ccmp	x2, x19, #0x4, ne  // ne = any
  40ce24:	b.eq	40ce4c <ferror@plt+0xa53c>  // b.none
  40ce28:	ldrb	w2, [x2]
  40ce2c:	cmp	w2, #0x0
  40ce30:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40ce34:	b.ne	40ce4c <ferror@plt+0xa53c>  // b.any
  40ce38:	strb	w1, [x20]
  40ce3c:	mov	w0, #0x0                   	// #0
  40ce40:	ldp	x19, x20, [sp, #16]
  40ce44:	ldp	x29, x30, [sp], #48
  40ce48:	ret
  40ce4c:	mov	w0, #0xffffffff            	// #-1
  40ce50:	ldp	x19, x20, [sp, #16]
  40ce54:	ldp	x29, x30, [sp], #48
  40ce58:	ret
  40ce5c:	mov	w0, #0xffffffff            	// #-1
  40ce60:	ret
  40ce64:	nop
  40ce68:	stp	x29, x30, [sp, #-64]!
  40ce6c:	mov	x29, sp
  40ce70:	stp	x19, x20, [sp, #16]
  40ce74:	mov	x19, x1
  40ce78:	stp	x21, x22, [sp, #32]
  40ce7c:	mov	x22, x0
  40ce80:	mov	w21, w2
  40ce84:	bl	402870 <__errno_location@plt>
  40ce88:	str	wzr, [x0]
  40ce8c:	cbz	x19, 40cf00 <ferror@plt+0xa5f0>
  40ce90:	mov	x20, x0
  40ce94:	ldrb	w0, [x19]
  40ce98:	cbz	w0, 40cf00 <ferror@plt+0xa5f0>
  40ce9c:	mov	w2, w21
  40cea0:	add	x1, sp, #0x38
  40cea4:	mov	x0, x19
  40cea8:	bl	4022a0 <strtoll@plt>
  40ceac:	ldr	x2, [sp, #56]
  40ceb0:	mov	x1, x0
  40ceb4:	cmp	x2, #0x0
  40ceb8:	ccmp	x2, x19, #0x4, ne  // ne = any
  40cebc:	b.eq	40cf00 <ferror@plt+0xa5f0>  // b.none
  40cec0:	ldrb	w0, [x2]
  40cec4:	cbnz	w0, 40cf00 <ferror@plt+0xa5f0>
  40cec8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40cecc:	add	x0, x1, x0
  40ced0:	cmn	x0, #0x3
  40ced4:	b.hi	40cef0 <ferror@plt+0xa5e0>  // b.pmore
  40ced8:	mov	w0, #0x0                   	// #0
  40cedc:	str	x1, [x22]
  40cee0:	ldp	x19, x20, [sp, #16]
  40cee4:	ldp	x21, x22, [sp, #32]
  40cee8:	ldp	x29, x30, [sp], #64
  40ceec:	ret
  40cef0:	ldr	w0, [x20]
  40cef4:	cmp	w0, #0x22
  40cef8:	b.ne	40ced8 <ferror@plt+0xa5c8>  // b.any
  40cefc:	nop
  40cf00:	mov	w0, #0xffffffff            	// #-1
  40cf04:	b	40cee0 <ferror@plt+0xa5d0>
  40cf08:	stp	x29, x30, [sp, #-64]!
  40cf0c:	mov	x29, sp
  40cf10:	stp	x19, x20, [sp, #16]
  40cf14:	mov	x19, x1
  40cf18:	mov	w20, w2
  40cf1c:	str	x21, [sp, #32]
  40cf20:	mov	x21, x0
  40cf24:	bl	402870 <__errno_location@plt>
  40cf28:	str	wzr, [x0]
  40cf2c:	cbz	x19, 40cfa4 <ferror@plt+0xa694>
  40cf30:	ldrb	w0, [x19]
  40cf34:	cbz	w0, 40cfa4 <ferror@plt+0xa694>
  40cf38:	mov	w2, w20
  40cf3c:	add	x1, sp, #0x38
  40cf40:	mov	x0, x19
  40cf44:	bl	402610 <strtol@plt>
  40cf48:	ldr	x2, [sp, #56]
  40cf4c:	mov	x1, x0
  40cf50:	cmp	x2, #0x0
  40cf54:	ccmp	x2, x19, #0x4, ne  // ne = any
  40cf58:	b.eq	40cfa4 <ferror@plt+0xa694>  // b.none
  40cf5c:	ldrb	w0, [x2]
  40cf60:	cbnz	w0, 40cfa4 <ferror@plt+0xa694>
  40cf64:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40cf68:	add	x0, x1, x0
  40cf6c:	cmn	x0, #0x3
  40cf70:	mov	w0, #0xffffffff            	// #-1
  40cf74:	b.hi	40cf94 <ferror@plt+0xa684>  // b.pmore
  40cf78:	mov	x0, #0x80000000            	// #2147483648
  40cf7c:	add	x0, x1, x0
  40cf80:	mov	x2, #0xffffffff            	// #4294967295
  40cf84:	cmp	x0, x2
  40cf88:	b.hi	40cfa4 <ferror@plt+0xa694>  // b.pmore
  40cf8c:	mov	w0, #0x0                   	// #0
  40cf90:	str	w1, [x21]
  40cf94:	ldp	x19, x20, [sp, #16]
  40cf98:	ldr	x21, [sp, #32]
  40cf9c:	ldp	x29, x30, [sp], #64
  40cfa0:	ret
  40cfa4:	mov	w0, #0xffffffff            	// #-1
  40cfa8:	b	40cf94 <ferror@plt+0xa684>
  40cfac:	nop
  40cfb0:	stp	x29, x30, [sp, #-48]!
  40cfb4:	mov	x29, sp
  40cfb8:	str	x19, [sp, #16]
  40cfbc:	mov	x19, x0
  40cfc0:	add	x0, sp, #0x28
  40cfc4:	bl	40ccc0 <ferror@plt+0xa3b0>
  40cfc8:	cbnz	w0, 40cfe4 <ferror@plt+0xa6d4>
  40cfcc:	ldr	x1, [sp, #40]
  40cfd0:	rev	w2, w1
  40cfd4:	lsr	x1, x1, #32
  40cfd8:	rev	w1, w1
  40cfdc:	orr	x1, x1, x2, lsl #32
  40cfe0:	str	x1, [x19]
  40cfe4:	ldr	x19, [sp, #16]
  40cfe8:	ldp	x29, x30, [sp], #48
  40cfec:	ret
  40cff0:	stp	x29, x30, [sp, #-48]!
  40cff4:	mov	x29, sp
  40cff8:	str	x19, [sp, #16]
  40cffc:	mov	x19, x0
  40d000:	add	x0, sp, #0x2c
  40d004:	bl	40cd50 <ferror@plt+0xa440>
  40d008:	cbnz	w0, 40d018 <ferror@plt+0xa708>
  40d00c:	ldr	w1, [sp, #44]
  40d010:	rev	w1, w1
  40d014:	str	w1, [x19]
  40d018:	ldr	x19, [sp, #16]
  40d01c:	ldp	x29, x30, [sp], #48
  40d020:	ret
  40d024:	nop
  40d028:	stp	x29, x30, [sp, #-48]!
  40d02c:	mov	x29, sp
  40d030:	str	x19, [sp, #16]
  40d034:	mov	x19, x0
  40d038:	add	x0, sp, #0x2e
  40d03c:	bl	40cd58 <ferror@plt+0xa448>
  40d040:	cbnz	w0, 40d050 <ferror@plt+0xa740>
  40d044:	ldrh	w1, [sp, #46]
  40d048:	rev16	w1, w1
  40d04c:	strh	w1, [x19]
  40d050:	ldr	x19, [sp, #16]
  40d054:	ldp	x29, x30, [sp], #48
  40d058:	ret
  40d05c:	nop
  40d060:	stp	x29, x30, [sp, #-80]!
  40d064:	mov	x29, sp
  40d068:	stp	x19, x20, [sp, #16]
  40d06c:	mov	x19, x1
  40d070:	mov	w20, #0x0                   	// #0
  40d074:	stp	x21, x22, [sp, #32]
  40d078:	mov	x22, x0
  40d07c:	add	x21, sp, #0x40
  40d080:	stp	x23, x24, [sp, #48]
  40d084:	add	x24, sp, #0x48
  40d088:	mov	x23, #0xffff                	// #65535
  40d08c:	mov	x1, x24
  40d090:	mov	x0, x19
  40d094:	mov	w2, #0x10                  	// #16
  40d098:	bl	402250 <strtoul@plt>
  40d09c:	rev16	w4, w0
  40d0a0:	cmp	x0, x23
  40d0a4:	b.hi	40d0d8 <ferror@plt+0xa7c8>  // b.pmore
  40d0a8:	ldr	x2, [sp, #72]
  40d0ac:	cmp	x2, x19
  40d0b0:	b.eq	40d0d8 <ferror@plt+0xa7c8>  // b.none
  40d0b4:	ldrb	w3, [x2]
  40d0b8:	add	x19, x2, #0x1
  40d0bc:	strh	w4, [x21]
  40d0c0:	add	x21, x21, #0x2
  40d0c4:	cmp	w3, #0x3a
  40d0c8:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  40d0cc:	add	w20, w20, #0x1
  40d0d0:	cbz	w3, 40d0f0 <ferror@plt+0xa7e0>
  40d0d4:	b.ne	40d08c <ferror@plt+0xa77c>  // b.any
  40d0d8:	mov	w0, #0xffffffff            	// #-1
  40d0dc:	ldp	x19, x20, [sp, #16]
  40d0e0:	ldp	x21, x22, [sp, #32]
  40d0e4:	ldp	x23, x24, [sp, #48]
  40d0e8:	ldp	x29, x30, [sp], #80
  40d0ec:	ret
  40d0f0:	ldr	x1, [sp, #64]
  40d0f4:	mov	w0, #0x1                   	// #1
  40d0f8:	str	x1, [x22]
  40d0fc:	b	40d0dc <ferror@plt+0xa7cc>
  40d100:	sub	w0, w0, #0x2
  40d104:	cmp	w0, #0x1a
  40d108:	b.hi	40d11c <ferror@plt+0xa80c>  // b.pmore
  40d10c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d110:	add	x1, x1, #0x6d0
  40d114:	ldr	w0, [x1, w0, uxtw #2]
  40d118:	ret
  40d11c:	mov	w0, #0x0                   	// #0
  40d120:	ret
  40d124:	nop
  40d128:	stp	x29, x30, [sp, #-80]!
  40d12c:	mov	x29, sp
  40d130:	stp	x19, x20, [sp, #16]
  40d134:	mov	w20, w2
  40d138:	mov	x2, #0x108                 	// #264
  40d13c:	mov	x19, x0
  40d140:	stp	x21, x22, [sp, #32]
  40d144:	mov	x21, x1
  40d148:	mov	w1, #0x0                   	// #0
  40d14c:	bl	402490 <memset@plt>
  40d150:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d154:	mov	x0, x21
  40d158:	add	x1, x1, #0x2a0
  40d15c:	bl	4025f0 <strcmp@plt>
  40d160:	cbnz	w0, 40d1c0 <ferror@plt+0xa8b0>
  40d164:	and	w0, w20, #0xffffffef
  40d168:	cmp	w0, #0xc
  40d16c:	b.eq	40d254 <ferror@plt+0xa944>  // b.none
  40d170:	strh	w20, [x19, #6]
  40d174:	and	w0, w20, #0xffff
  40d178:	bl	40d100 <ferror@plt+0xa7f0>
  40d17c:	add	w1, w0, #0x7
  40d180:	cmp	w0, #0x0
  40d184:	ldrh	w2, [x19]
  40d188:	csel	w0, w1, w0, lt  // lt = tstop
  40d18c:	orr	w1, w2, #0x1
  40d190:	mov	w2, #0xfffffffe            	// #-2
  40d194:	asr	w0, w0, #3
  40d198:	strh	w1, [x19]
  40d19c:	strh	w0, [x19, #2]
  40d1a0:	strh	w2, [x19, #4]
  40d1a4:	mov	x0, x19
  40d1a8:	bl	40c660 <ferror@plt+0x9d50>
  40d1ac:	mov	w0, #0x0                   	// #0
  40d1b0:	ldp	x19, x20, [sp, #16]
  40d1b4:	ldp	x21, x22, [sp, #32]
  40d1b8:	ldp	x29, x30, [sp], #80
  40d1bc:	ret
  40d1c0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40d1c4:	mov	x0, x21
  40d1c8:	add	x1, x1, #0x568
  40d1cc:	bl	4025f0 <strcmp@plt>
  40d1d0:	cbnz	w0, 40d1f0 <ferror@plt+0xa8e0>
  40d1d4:	and	w0, w20, #0xffffffef
  40d1d8:	cmp	w0, #0xc
  40d1dc:	b.eq	40d254 <ferror@plt+0xa944>  // b.none
  40d1e0:	mov	w0, #0xfffffffe            	// #-2
  40d1e4:	strh	w0, [x19, #4]
  40d1e8:	strh	w20, [x19, #6]
  40d1ec:	b	40d1a4 <ferror@plt+0xa894>
  40d1f0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d1f4:	mov	x0, x21
  40d1f8:	add	x1, x1, #0x2a8
  40d1fc:	bl	4025f0 <strcmp@plt>
  40d200:	cbz	w0, 40d1d4 <ferror@plt+0xa8c4>
  40d204:	cmp	w20, #0x11
  40d208:	b.eq	40d2dc <ferror@plt+0xa9cc>  // b.none
  40d20c:	mov	x0, x21
  40d210:	mov	w1, #0x3a                  	// #58
  40d214:	bl	4026b0 <strchr@plt>
  40d218:	cbz	x0, 40d25c <ferror@plt+0xa94c>
  40d21c:	mov	w0, #0xa                   	// #10
  40d220:	strh	w0, [x19, #6]
  40d224:	cmp	w20, #0x0
  40d228:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  40d22c:	b.ne	40d254 <ferror@plt+0xa944>  // b.any
  40d230:	mov	x1, x21
  40d234:	add	x2, x19, #0x8
  40d238:	mov	w0, #0xa                   	// #10
  40d23c:	bl	402670 <inet_pton@plt>
  40d240:	cmp	w0, #0x0
  40d244:	b.le	40d254 <ferror@plt+0xa944>
  40d248:	mov	w0, #0xffff0010            	// #-65520
  40d24c:	stur	w0, [x19, #2]
  40d250:	b	40d1a4 <ferror@plt+0xa894>
  40d254:	mov	w0, #0xffffffff            	// #-1
  40d258:	b	40d1b0 <ferror@plt+0xa8a0>
  40d25c:	cmp	w20, #0x1c
  40d260:	b.eq	40d318 <ferror@plt+0xaa08>  // b.none
  40d264:	mov	w0, #0x2                   	// #2
  40d268:	strh	w0, [x19, #6]
  40d26c:	tst	w20, #0xfffffffd
  40d270:	b.ne	40d254 <ferror@plt+0xa944>  // b.any
  40d274:	add	x22, x19, #0x8
  40d278:	str	x23, [sp, #48]
  40d27c:	add	x23, sp, #0x48
  40d280:	mov	x20, #0x0                   	// #0
  40d284:	mov	x1, x23
  40d288:	mov	x0, x21
  40d28c:	mov	w2, #0x0                   	// #0
  40d290:	bl	402250 <strtoul@plt>
  40d294:	cmp	x0, #0xff
  40d298:	b.hi	40d2d0 <ferror@plt+0xa9c0>  // b.pmore
  40d29c:	ldr	x2, [sp, #72]
  40d2a0:	cmp	x2, x21
  40d2a4:	b.eq	40d2d0 <ferror@plt+0xa9c0>  // b.none
  40d2a8:	strb	w0, [x22, x20]
  40d2ac:	add	x21, x2, #0x1
  40d2b0:	ldrb	w2, [x2]
  40d2b4:	cmp	w2, #0x2e
  40d2b8:	cset	w0, ne  // ne = any
  40d2bc:	cmp	w20, #0x3
  40d2c0:	cbz	w2, 40d308 <ferror@plt+0xa9f8>
  40d2c4:	csinc	w0, w0, wzr, ne  // ne = any
  40d2c8:	add	x20, x20, #0x1
  40d2cc:	cbz	w0, 40d284 <ferror@plt+0xa974>
  40d2d0:	mov	w0, #0xffffffff            	// #-1
  40d2d4:	ldr	x23, [sp, #48]
  40d2d8:	b	40d1b0 <ferror@plt+0xa8a0>
  40d2dc:	mov	x2, x21
  40d2e0:	add	x0, x19, #0x8
  40d2e4:	mov	w1, #0x100                 	// #256
  40d2e8:	bl	411278 <ferror@plt+0xe968>
  40d2ec:	tbnz	w0, #31, 40d254 <ferror@plt+0xa944>
  40d2f0:	and	w0, w0, #0xffff
  40d2f4:	strh	w0, [x19, #2]
  40d2f8:	strh	w20, [x19, #6]
  40d2fc:	ubfiz	w0, w0, #3, #13
  40d300:	strh	w0, [x19, #4]
  40d304:	b	40d1a4 <ferror@plt+0xa894>
  40d308:	mov	w0, #0xffff0004            	// #-65532
  40d30c:	stur	w0, [x19, #2]
  40d310:	ldr	x23, [sp, #48]
  40d314:	b	40d1a4 <ferror@plt+0xa894>
  40d318:	strh	w20, [x19, #6]
  40d31c:	mov	x1, x21
  40d320:	mov	w0, w20
  40d324:	add	x2, x19, #0x8
  40d328:	mov	x3, #0x100                 	// #256
  40d32c:	bl	412838 <ferror@plt+0xff28>
  40d330:	cmp	w0, #0x0
  40d334:	b.le	40d254 <ferror@plt+0xa944>
  40d338:	mov	w1, #0x4                   	// #4
  40d33c:	add	x2, x19, #0x4
  40d340:	movk	w1, #0x14, lsl #16
  40d344:	mov	x0, #0x1                   	// #1
  40d348:	stur	w1, [x19, #2]
  40d34c:	b	40d35c <ferror@plt+0xaa4c>
  40d350:	add	x0, x0, #0x1
  40d354:	cmp	x0, #0x41
  40d358:	b.eq	40d1a4 <ferror@plt+0xa894>  // b.none
  40d35c:	ldr	w1, [x2, x0, lsl #2]
  40d360:	rev	w1, w1
  40d364:	tbz	w1, #8, 40d350 <ferror@plt+0xaa40>
  40d368:	ubfiz	w0, w0, #2, #14
  40d36c:	strh	w0, [x19, #2]
  40d370:	b	40d1a4 <ferror@plt+0xa894>
  40d374:	nop
  40d378:	stp	x29, x30, [sp, #-320]!
  40d37c:	mov	w2, #0x0                   	// #0
  40d380:	mov	x29, sp
  40d384:	stp	x19, x20, [sp, #16]
  40d388:	mov	x20, x1
  40d38c:	str	x21, [sp, #32]
  40d390:	mov	x21, x0
  40d394:	bl	40ca60 <ferror@plt+0xa150>
  40d398:	mov	w19, w0
  40d39c:	cbnz	w0, 40d3b4 <ferror@plt+0xaaa4>
  40d3a0:	mov	w0, w19
  40d3a4:	ldp	x19, x20, [sp, #16]
  40d3a8:	ldr	x21, [sp, #32]
  40d3ac:	ldp	x29, x30, [sp], #320
  40d3b0:	ret
  40d3b4:	mov	x1, x20
  40d3b8:	add	x0, sp, #0x38
  40d3bc:	mov	w2, #0x2                   	// #2
  40d3c0:	bl	40d128 <ferror@plt+0xa818>
  40d3c4:	mov	w19, w0
  40d3c8:	cbnz	w0, 40d3fc <ferror@plt+0xaaec>
  40d3cc:	ldrh	w0, [sp, #62]
  40d3d0:	cmp	w0, #0x2
  40d3d4:	b.ne	40d3fc <ferror@plt+0xaaec>  // b.any
  40d3d8:	ldr	w0, [sp, #64]
  40d3dc:	bl	40ca28 <ferror@plt+0xa118>
  40d3e0:	tbnz	w0, #31, 40d3fc <ferror@plt+0xaaec>
  40d3e4:	str	w0, [x21]
  40d3e8:	mov	w0, w19
  40d3ec:	ldp	x19, x20, [sp, #16]
  40d3f0:	ldr	x21, [sp, #32]
  40d3f4:	ldp	x29, x30, [sp], #320
  40d3f8:	ret
  40d3fc:	mov	w19, #0xffffffff            	// #-1
  40d400:	b	40d3a0 <ferror@plt+0xaa90>
  40d404:	nop
  40d408:	stp	x29, x30, [sp, #-64]!
  40d40c:	mov	x29, sp
  40d410:	stp	x19, x20, [sp, #16]
  40d414:	mov	x19, x0
  40d418:	mov	x0, x1
  40d41c:	stp	x21, x22, [sp, #32]
  40d420:	mov	x21, x1
  40d424:	mov	w22, w2
  40d428:	mov	w1, #0x2f                  	// #47
  40d42c:	bl	4026b0 <strchr@plt>
  40d430:	cbz	x0, 40d4c8 <ferror@plt+0xabb8>
  40d434:	mov	x20, x0
  40d438:	strb	wzr, [x0]
  40d43c:	mov	x1, x21
  40d440:	mov	w2, w22
  40d444:	mov	x0, x19
  40d448:	bl	40d128 <ferror@plt+0xa818>
  40d44c:	mov	w1, #0x2f                  	// #47
  40d450:	strb	w1, [x20]
  40d454:	cbz	w0, 40d468 <ferror@plt+0xab58>
  40d458:	ldp	x19, x20, [sp, #16]
  40d45c:	ldp	x21, x22, [sp, #32]
  40d460:	ldp	x29, x30, [sp], #64
  40d464:	ret
  40d468:	ldrh	w0, [x19, #6]
  40d46c:	bl	40d100 <ferror@plt+0xa7f0>
  40d470:	mov	w21, w0
  40d474:	ldrsh	w1, [x19, #4]
  40d478:	cmn	w1, #0x2
  40d47c:	b.eq	40d508 <ferror@plt+0xabf8>  // b.none
  40d480:	add	x1, x20, #0x1
  40d484:	add	x0, sp, #0x3c
  40d488:	bl	40d378 <ferror@plt+0xaa68>
  40d48c:	cbnz	w0, 40d508 <ferror@plt+0xabf8>
  40d490:	ldr	w1, [sp, #60]
  40d494:	cmp	w1, w21
  40d498:	b.hi	40d508 <ferror@plt+0xabf8>  // b.pmore
  40d49c:	sxth	w1, w1
  40d4a0:	mov	w2, #0x1                   	// #1
  40d4a4:	ldrh	w3, [x19]
  40d4a8:	mov	w0, #0x0                   	// #0
  40d4ac:	strh	w1, [x19, #4]
  40d4b0:	orr	w1, w2, w3
  40d4b4:	strh	w1, [x19]
  40d4b8:	ldp	x19, x20, [sp, #16]
  40d4bc:	ldp	x21, x22, [sp, #32]
  40d4c0:	ldp	x29, x30, [sp], #64
  40d4c4:	ret
  40d4c8:	mov	w2, w22
  40d4cc:	mov	x1, x21
  40d4d0:	mov	x0, x19
  40d4d4:	bl	40d128 <ferror@plt+0xa818>
  40d4d8:	cbnz	w0, 40d458 <ferror@plt+0xab48>
  40d4dc:	ldrh	w0, [x19, #6]
  40d4e0:	bl	40d100 <ferror@plt+0xa7f0>
  40d4e4:	ldrsh	w1, [x19, #4]
  40d4e8:	cmn	w1, #0x2
  40d4ec:	b.eq	40d4fc <ferror@plt+0xabec>  // b.none
  40d4f0:	sxth	w1, w0
  40d4f4:	mov	w2, #0x0                   	// #0
  40d4f8:	b	40d4a4 <ferror@plt+0xab94>
  40d4fc:	mov	w1, #0x0                   	// #0
  40d500:	mov	w2, #0x0                   	// #0
  40d504:	b	40d4a4 <ferror@plt+0xab94>
  40d508:	mov	w0, #0xffffffff            	// #-1
  40d50c:	b	40d458 <ferror@plt+0xab48>
  40d510:	ldrh	w3, [x1]
  40d514:	sub	w3, w3, #0x4
  40d518:	cmp	w3, #0xa
  40d51c:	b.eq	40d5c0 <ferror@plt+0xacb0>  // b.none
  40d520:	b.hi	40d57c <ferror@plt+0xac6c>  // b.pmore
  40d524:	cmp	w3, #0x2
  40d528:	b.eq	40d5a8 <ferror@plt+0xac98>  // b.none
  40d52c:	cmp	w3, #0x4
  40d530:	b.ne	40d5a0 <ferror@plt+0xac90>  // b.any
  40d534:	mov	w4, #0x2                   	// #2
  40d538:	strh	w3, [x0, #2]
  40d53c:	strh	w4, [x0, #6]
  40d540:	ldr	w1, [x1, #4]
  40d544:	str	w1, [x0, #8]
  40d548:	cbz	w2, 40d558 <ferror@plt+0xac48>
  40d54c:	ldrh	w1, [x0, #6]
  40d550:	cmp	w1, w2
  40d554:	b.ne	40d5e0 <ferror@plt+0xacd0>  // b.any
  40d558:	stp	x29, x30, [sp, #-16]!
  40d55c:	mov	w1, #0xffffffff            	// #-1
  40d560:	mov	x29, sp
  40d564:	strh	wzr, [x0]
  40d568:	strh	w1, [x0, #4]
  40d56c:	bl	40c660 <ferror@plt+0x9d50>
  40d570:	mov	w0, #0x0                   	// #0
  40d574:	ldp	x29, x30, [sp], #16
  40d578:	ret
  40d57c:	cmp	w3, #0x10
  40d580:	b.ne	40d5a0 <ferror@plt+0xac90>  // b.any
  40d584:	add	x1, x1, #0x4
  40d588:	mov	w4, #0xa                   	// #10
  40d58c:	strh	w3, [x0, #2]
  40d590:	strh	w4, [x0, #6]
  40d594:	ldp	x4, x5, [x1]
  40d598:	stp	x4, x5, [x0, #8]
  40d59c:	b	40d548 <ferror@plt+0xac38>
  40d5a0:	mov	w0, #0xffffffff            	// #-1
  40d5a4:	ret
  40d5a8:	mov	w4, #0xc                   	// #12
  40d5ac:	strh	w3, [x0, #2]
  40d5b0:	strh	w4, [x0, #6]
  40d5b4:	ldrh	w1, [x1, #4]
  40d5b8:	strh	w1, [x0, #8]
  40d5bc:	b	40d548 <ferror@plt+0xac38>
  40d5c0:	mov	w4, #0x4                   	// #4
  40d5c4:	strh	w3, [x0, #2]
  40d5c8:	strh	w4, [x0, #6]
  40d5cc:	ldur	x3, [x1, #4]
  40d5d0:	str	x3, [x0, #8]
  40d5d4:	ldrh	w1, [x1, #12]
  40d5d8:	strh	w1, [x0, #16]
  40d5dc:	b	40d548 <ferror@plt+0xac38>
  40d5e0:	mov	w0, #0xfffffffe            	// #-2
  40d5e4:	ret
  40d5e8:	stp	x29, x30, [sp, #-304]!
  40d5ec:	mov	w2, #0x2                   	// #2
  40d5f0:	mov	x29, sp
  40d5f4:	str	x19, [sp, #16]
  40d5f8:	mov	x19, x0
  40d5fc:	mov	x1, x19
  40d600:	add	x0, sp, #0x28
  40d604:	bl	40d128 <ferror@plt+0xa818>
  40d608:	cbnz	w0, 40d61c <ferror@plt+0xad0c>
  40d60c:	ldr	w0, [sp, #48]
  40d610:	ldr	x19, [sp, #16]
  40d614:	ldp	x29, x30, [sp], #304
  40d618:	ret
  40d61c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d620:	mov	x2, x19
  40d624:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d628:	add	x1, x1, #0x2b0
  40d62c:	ldr	x0, [x0, #3984]
  40d630:	ldr	x0, [x0]
  40d634:	bl	4028d0 <fprintf@plt>
  40d638:	mov	w0, #0x1                   	// #1
  40d63c:	bl	402270 <exit@plt>
  40d640:	stp	x29, x30, [sp, #-16]!
  40d644:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  40d648:	mov	x2, #0x30                  	// #48
  40d64c:	mov	x29, sp
  40d650:	ldr	x3, [x3, #3984]
  40d654:	mov	x1, #0x1                   	// #1
  40d658:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40d65c:	add	x0, x0, #0x2e8
  40d660:	ldr	x3, [x3]
  40d664:	bl	4026d0 <fwrite@plt>
  40d668:	mov	w0, #0xffffffff            	// #-1
  40d66c:	bl	402270 <exit@plt>
  40d670:	stp	x29, x30, [sp, #-16]!
  40d674:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  40d678:	mov	x2, x0
  40d67c:	mov	x29, sp
  40d680:	ldr	x3, [x3, #3984]
  40d684:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d688:	add	x1, x1, #0x320
  40d68c:	ldr	x0, [x3]
  40d690:	bl	4028d0 <fprintf@plt>
  40d694:	mov	w0, #0xffffffff            	// #-1
  40d698:	bl	402270 <exit@plt>
  40d69c:	nop
  40d6a0:	stp	x29, x30, [sp, #-16]!
  40d6a4:	adrp	x4, 42f000 <ferror@plt+0x2c6f0>
  40d6a8:	mov	x3, x0
  40d6ac:	mov	x29, sp
  40d6b0:	ldr	x4, [x4, #3984]
  40d6b4:	mov	x2, x1
  40d6b8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d6bc:	add	x1, x1, #0x348
  40d6c0:	ldr	x0, [x4]
  40d6c4:	bl	4028d0 <fprintf@plt>
  40d6c8:	mov	w0, #0xffffffff            	// #-1
  40d6cc:	bl	402270 <exit@plt>
  40d6d0:	stp	x29, x30, [sp, #-16]!
  40d6d4:	adrp	x4, 42f000 <ferror@plt+0x2c6f0>
  40d6d8:	mov	x2, x0
  40d6dc:	mov	x29, sp
  40d6e0:	ldr	x4, [x4, #3984]
  40d6e4:	mov	x3, x1
  40d6e8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d6ec:	add	x1, x1, #0x370
  40d6f0:	ldr	x0, [x4]
  40d6f4:	bl	4028d0 <fprintf@plt>
  40d6f8:	mov	w0, #0xffffffff            	// #-1
  40d6fc:	bl	402270 <exit@plt>
  40d700:	stp	x29, x30, [sp, #-16]!
  40d704:	adrp	x4, 42f000 <ferror@plt+0x2c6f0>
  40d708:	mov	x2, x0
  40d70c:	mov	x29, sp
  40d710:	ldr	x4, [x4, #3984]
  40d714:	mov	x3, x1
  40d718:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d71c:	add	x1, x1, #0x3a8
  40d720:	ldr	x0, [x4]
  40d724:	bl	4028d0 <fprintf@plt>
  40d728:	mov	w0, #0xffffffff            	// #-1
  40d72c:	bl	402270 <exit@plt>
  40d730:	stp	x29, x30, [sp, #-16]!
  40d734:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  40d738:	mov	x2, x0
  40d73c:	mov	x29, sp
  40d740:	ldr	x3, [x3, #3984]
  40d744:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d748:	add	x1, x1, #0x3e0
  40d74c:	ldr	x0, [x3]
  40d750:	bl	4028d0 <fprintf@plt>
  40d754:	mov	w0, #0xffffffff            	// #-1
  40d758:	ldp	x29, x30, [sp], #16
  40d75c:	ret
  40d760:	stp	x29, x30, [sp, #-32]!
  40d764:	mov	x29, sp
  40d768:	str	x19, [sp, #16]
  40d76c:	mov	x19, x0
  40d770:	bl	402260 <strlen@plt>
  40d774:	cmp	x0, #0xf
  40d778:	b.hi	40d794 <ferror@plt+0xae84>  // b.pmore
  40d77c:	ldrb	w0, [x19]
  40d780:	cbz	w0, 40d794 <ferror@plt+0xae84>
  40d784:	mov	x0, x19
  40d788:	ldr	x19, [sp, #16]
  40d78c:	ldp	x29, x30, [sp], #32
  40d790:	b	40c6f0 <ferror@plt+0x9de0>
  40d794:	mov	w0, #0xffffffff            	// #-1
  40d798:	ldr	x19, [sp, #16]
  40d79c:	ldp	x29, x30, [sp], #32
  40d7a0:	ret
  40d7a4:	nop
  40d7a8:	ldrb	w1, [x0]
  40d7ac:	cbz	w1, 40d7b4 <ferror@plt+0xaea4>
  40d7b0:	b	40c6f0 <ferror@plt+0x9de0>
  40d7b4:	mov	w0, #0xffffffff            	// #-1
  40d7b8:	ret
  40d7bc:	nop
  40d7c0:	stp	x29, x30, [sp, #-48]!
  40d7c4:	mov	x29, sp
  40d7c8:	stp	x19, x20, [sp, #16]
  40d7cc:	mov	x20, x1
  40d7d0:	str	x21, [sp, #32]
  40d7d4:	mov	x21, x0
  40d7d8:	mov	x0, x1
  40d7dc:	bl	40d760 <ferror@plt+0xae50>
  40d7e0:	mov	w19, w0
  40d7e4:	cbz	w0, 40d7fc <ferror@plt+0xaeec>
  40d7e8:	mov	w0, w19
  40d7ec:	ldp	x19, x20, [sp, #16]
  40d7f0:	ldr	x21, [sp, #32]
  40d7f4:	ldp	x29, x30, [sp], #48
  40d7f8:	ret
  40d7fc:	mov	x1, x20
  40d800:	mov	x0, x21
  40d804:	mov	x2, #0x10                  	// #16
  40d808:	bl	402810 <strncpy@plt>
  40d80c:	mov	w0, w19
  40d810:	ldp	x19, x20, [sp, #16]
  40d814:	ldr	x21, [sp, #32]
  40d818:	ldp	x29, x30, [sp], #48
  40d81c:	ret
  40d820:	stp	x29, x30, [sp, #-32]!
  40d824:	mov	x29, sp
  40d828:	str	x19, [sp, #16]
  40d82c:	cbz	x1, 40d850 <ferror@plt+0xaf40>
  40d830:	add	x19, x1, #0x4
  40d834:	mov	x0, x19
  40d838:	bl	40d760 <ferror@plt+0xae50>
  40d83c:	cmp	w0, #0x0
  40d840:	csel	x0, x19, xzr, eq  // eq = none
  40d844:	ldr	x19, [sp, #16]
  40d848:	ldp	x29, x30, [sp], #32
  40d84c:	ret
  40d850:	mov	w19, w0
  40d854:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d858:	mov	w2, w19
  40d85c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d860:	ldr	x0, [x0, #3984]
  40d864:	add	x1, x1, #0x400
  40d868:	ldr	x0, [x0]
  40d86c:	bl	4028d0 <fprintf@plt>
  40d870:	mov	w0, w19
  40d874:	bl	410c90 <ferror@plt+0xe380>
  40d878:	mov	x19, x0
  40d87c:	mov	x0, x19
  40d880:	bl	40d760 <ferror@plt+0xae50>
  40d884:	cmp	w0, #0x0
  40d888:	csel	x0, x19, xzr, eq  // eq = none
  40d88c:	ldr	x19, [sp, #16]
  40d890:	ldp	x29, x30, [sp], #32
  40d894:	ret
  40d898:	ldrb	w3, [x0]
  40d89c:	cbz	w3, 40d8d8 <ferror@plt+0xafc8>
  40d8a0:	ldrb	w2, [x1]
  40d8a4:	sub	x4, x0, #0x1
  40d8a8:	mov	x0, #0x1                   	// #1
  40d8ac:	cbnz	w2, 40d8c4 <ferror@plt+0xafb4>
  40d8b0:	b	40d8cc <ferror@plt+0xafbc>
  40d8b4:	ldrb	w2, [x1, x0]
  40d8b8:	add	x0, x0, #0x1
  40d8bc:	ldrb	w3, [x4, x0]
  40d8c0:	cbz	w2, 40d8cc <ferror@plt+0xafbc>
  40d8c4:	cmp	w3, w2
  40d8c8:	b.eq	40d8b4 <ferror@plt+0xafa4>  // b.none
  40d8cc:	cmp	w3, #0x0
  40d8d0:	cset	w0, ne  // ne = any
  40d8d4:	ret
  40d8d8:	mov	w0, #0x1                   	// #1
  40d8dc:	ret
  40d8e0:	stp	x29, x30, [sp, #-48]!
  40d8e4:	cmp	wzr, w2, asr #5
  40d8e8:	mov	x29, sp
  40d8ec:	stp	x19, x20, [sp, #16]
  40d8f0:	add	x20, x1, #0x8
  40d8f4:	and	w19, w2, #0x1f
  40d8f8:	stp	x21, x22, [sp, #32]
  40d8fc:	add	x21, x0, #0x8
  40d900:	asr	w22, w2, #5
  40d904:	b.eq	40d920 <ferror@plt+0xb010>  // b.none
  40d908:	lsl	w2, w22, #2
  40d90c:	mov	x1, x20
  40d910:	mov	x0, x21
  40d914:	sxtw	x2, w2
  40d918:	bl	4025d0 <memcmp@plt>
  40d91c:	cbnz	w0, 40d960 <ferror@plt+0xb050>
  40d920:	cbz	w19, 40d94c <ferror@plt+0xb03c>
  40d924:	sxtw	x22, w22
  40d928:	neg	w2, w19
  40d92c:	mov	w19, #0xffffffff            	// #-1
  40d930:	lsl	w2, w19, w2
  40d934:	rev	w2, w2
  40d938:	ldr	w0, [x21, x22, lsl #2]
  40d93c:	ldr	w1, [x20, x22, lsl #2]
  40d940:	eor	w0, w0, w1
  40d944:	tst	w0, w2
  40d948:	cset	w19, ne  // ne = any
  40d94c:	mov	w0, w19
  40d950:	ldp	x19, x20, [sp, #16]
  40d954:	ldp	x21, x22, [sp, #32]
  40d958:	ldp	x29, x30, [sp], #48
  40d95c:	ret
  40d960:	mov	w19, #0xffffffff            	// #-1
  40d964:	mov	w0, w19
  40d968:	ldp	x19, x20, [sp, #16]
  40d96c:	ldp	x21, x22, [sp, #32]
  40d970:	ldp	x29, x30, [sp], #48
  40d974:	ret
  40d978:	cbz	x1, 40d9d0 <ferror@plt+0xb0c0>
  40d97c:	stp	x29, x30, [sp, #-304]!
  40d980:	mov	x29, sp
  40d984:	ldrh	w2, [x0, #6]
  40d988:	stp	x19, x20, [sp, #16]
  40d98c:	mov	x19, x0
  40d990:	mov	w0, #0x0                   	// #0
  40d994:	cbz	w2, 40d9c4 <ferror@plt+0xb0b4>
  40d998:	ldrsh	w3, [x19, #4]
  40d99c:	cmp	w3, #0x0
  40d9a0:	b.le	40d9c4 <ferror@plt+0xb0b4>
  40d9a4:	add	x20, sp, #0x28
  40d9a8:	mov	x0, x20
  40d9ac:	bl	40d510 <ferror@plt+0xac00>
  40d9b0:	cbnz	w0, 40d9d8 <ferror@plt+0xb0c8>
  40d9b4:	ldrsh	w2, [x19, #4]
  40d9b8:	mov	x0, x20
  40d9bc:	mov	x1, x19
  40d9c0:	bl	40d8e0 <ferror@plt+0xafd0>
  40d9c4:	ldp	x19, x20, [sp, #16]
  40d9c8:	ldp	x29, x30, [sp], #304
  40d9cc:	ret
  40d9d0:	mov	w0, #0x0                   	// #0
  40d9d4:	ret
  40d9d8:	mov	w0, #0xffffffff            	// #-1
  40d9dc:	b	40d9c4 <ferror@plt+0xb0b4>
  40d9e0:	sub	sp, sp, #0x430
  40d9e4:	stp	x29, x30, [sp]
  40d9e8:	mov	x29, sp
  40d9ec:	stp	x19, x20, [sp, #16]
  40d9f0:	adrp	x19, 419000 <ferror@plt+0x166f0>
  40d9f4:	add	x19, x19, #0x430
  40d9f8:	mov	x0, x19
  40d9fc:	bl	402880 <getenv@plt>
  40da00:	cbz	x0, 40da70 <ferror@plt+0xb160>
  40da04:	mov	x0, x19
  40da08:	bl	402880 <getenv@plt>
  40da0c:	mov	w2, #0xa                   	// #10
  40da10:	mov	x1, #0x0                   	// #0
  40da14:	bl	402610 <strtol@plt>
  40da18:	mov	w19, w0
  40da1c:	cbz	w0, 40da58 <ferror@plt+0xb148>
  40da20:	mov	w0, w19
  40da24:	ldp	x29, x30, [sp]
  40da28:	ldp	x19, x20, [sp, #16]
  40da2c:	add	sp, sp, #0x430
  40da30:	ret
  40da34:	ldr	w1, [sp, #40]
  40da38:	mov	w0, #0x4240                	// #16960
  40da3c:	movk	w0, #0xf, lsl #16
  40da40:	cmp	w1, w0
  40da44:	b.ne	40dadc <ferror@plt+0xb1cc>  // b.any
  40da48:	ldr	w19, [sp, #44]
  40da4c:	mov	x0, x20
  40da50:	bl	4023f0 <fclose@plt>
  40da54:	cbnz	w19, 40da20 <ferror@plt+0xb110>
  40da58:	mov	w19, #0x64                  	// #100
  40da5c:	mov	w0, w19
  40da60:	ldp	x29, x30, [sp]
  40da64:	ldp	x19, x20, [sp, #16]
  40da68:	add	sp, sp, #0x430
  40da6c:	ret
  40da70:	adrp	x19, 419000 <ferror@plt+0x166f0>
  40da74:	add	x19, x19, #0x438
  40da78:	mov	x0, x19
  40da7c:	bl	402880 <getenv@plt>
  40da80:	cbz	x0, 40dafc <ferror@plt+0xb1ec>
  40da84:	mov	x0, x19
  40da88:	add	x19, sp, #0x30
  40da8c:	bl	402880 <getenv@plt>
  40da90:	mov	x3, x0
  40da94:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40da98:	mov	x0, x19
  40da9c:	add	x2, x2, #0xba8
  40daa0:	mov	x1, #0x3ff                 	// #1023
  40daa4:	bl	4023b0 <snprintf@plt>
  40daa8:	mov	x0, x19
  40daac:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40dab0:	add	x1, x1, #0xa60
  40dab4:	bl	402730 <fopen64@plt>
  40dab8:	mov	x20, x0
  40dabc:	cbz	x0, 40da58 <ferror@plt+0xb148>
  40dac0:	add	x3, sp, #0x2c
  40dac4:	add	x2, sp, #0x28
  40dac8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dacc:	add	x1, x1, #0x470
  40dad0:	bl	402440 <__isoc99_fscanf@plt>
  40dad4:	cmp	w0, #0x2
  40dad8:	b.eq	40da34 <ferror@plt+0xb124>  // b.none
  40dadc:	mov	x0, x20
  40dae0:	mov	w19, #0x64                  	// #100
  40dae4:	bl	4023f0 <fclose@plt>
  40dae8:	mov	w0, w19
  40daec:	ldp	x29, x30, [sp]
  40daf0:	ldp	x19, x20, [sp, #16]
  40daf4:	add	sp, sp, #0x430
  40daf8:	ret
  40dafc:	adrp	x19, 416000 <ferror@plt+0x136f0>
  40db00:	add	x19, x19, #0x1c8
  40db04:	mov	x0, x19
  40db08:	bl	402880 <getenv@plt>
  40db0c:	cbz	x0, 40db38 <ferror@plt+0xb228>
  40db10:	mov	x0, x19
  40db14:	add	x19, sp, #0x30
  40db18:	bl	402880 <getenv@plt>
  40db1c:	mov	x3, x0
  40db20:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40db24:	mov	x0, x19
  40db28:	add	x2, x2, #0x448
  40db2c:	mov	x1, #0x3ff                 	// #1023
  40db30:	bl	4023b0 <snprintf@plt>
  40db34:	b	40daa8 <ferror@plt+0xb198>
  40db38:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40db3c:	add	x0, x0, #0x458
  40db40:	add	x19, sp, #0x30
  40db44:	ldp	x2, x3, [x0]
  40db48:	stp	x2, x3, [sp, #48]
  40db4c:	ldrb	w0, [x0, #16]
  40db50:	strb	w0, [sp, #64]
  40db54:	b	40daa8 <ferror@plt+0xb198>
  40db58:	stp	x29, x30, [sp, #-16]!
  40db5c:	mov	w0, #0x2                   	// #2
  40db60:	mov	x29, sp
  40db64:	bl	402770 <sysconf@plt>
  40db68:	ldp	x29, x30, [sp], #16
  40db6c:	ret
  40db70:	mov	x6, x2
  40db74:	cmp	w0, #0x11
  40db78:	mov	x2, x3
  40db7c:	b.eq	40dbd8 <ferror@plt+0xb2c8>  // b.none
  40db80:	b.gt	40dba4 <ferror@plt+0xb294>
  40db84:	cmp	w0, #0x7
  40db88:	b.eq	40dbb8 <ferror@plt+0xb2a8>  // b.none
  40db8c:	and	w5, w0, #0xfffffff7
  40db90:	cmp	w5, #0x2
  40db94:	b.ne	40dbcc <ferror@plt+0xb2bc>  // b.any
  40db98:	mov	w3, w4
  40db9c:	mov	x1, x6
  40dba0:	b	4028f0 <inet_ntop@plt>
  40dba4:	cmp	w0, #0x1c
  40dba8:	b.ne	40dbcc <ferror@plt+0xb2bc>  // b.any
  40dbac:	sxtw	x3, w4
  40dbb0:	mov	x1, x6
  40dbb4:	b	412740 <ferror@plt+0xfe30>
  40dbb8:	ldrh	w0, [x6]
  40dbbc:	cmp	w0, #0x2
  40dbc0:	b.eq	40dbf0 <ferror@plt+0xb2e0>  // b.none
  40dbc4:	cmp	w0, #0xa
  40dbc8:	b.eq	40dbe4 <ferror@plt+0xb2d4>  // b.none
  40dbcc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40dbd0:	add	x0, x0, #0x4c0
  40dbd4:	ret
  40dbd8:	mov	x0, x6
  40dbdc:	mov	w2, #0xffff                	// #65535
  40dbe0:	b	411148 <ferror@plt+0xe838>
  40dbe4:	mov	w3, w4
  40dbe8:	add	x1, x6, #0x8
  40dbec:	b	4028f0 <inet_ntop@plt>
  40dbf0:	mov	w3, w4
  40dbf4:	add	x1, x6, #0x4
  40dbf8:	b	4028f0 <inet_ntop@plt>
  40dbfc:	nop
  40dc00:	adrp	x3, 436000 <stdin@@GLIBC_2.17+0x2230>
  40dc04:	mov	w4, #0x100                 	// #256
  40dc08:	add	x3, x3, #0xb68
  40dc0c:	b	40db70 <ferror@plt+0xb260>
  40dc10:	stp	x29, x30, [sp, #-32]!
  40dc14:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40dc18:	add	x1, x1, #0x388
  40dc1c:	mov	x29, sp
  40dc20:	str	x19, [sp, #16]
  40dc24:	mov	x19, x0
  40dc28:	bl	4025f0 <strcmp@plt>
  40dc2c:	mov	w1, #0x2                   	// #2
  40dc30:	cbz	w0, 40dcb0 <ferror@plt+0xb3a0>
  40dc34:	mov	x0, x19
  40dc38:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40dc3c:	add	x1, x1, #0x528
  40dc40:	bl	4025f0 <strcmp@plt>
  40dc44:	mov	w1, #0xa                   	// #10
  40dc48:	cbz	w0, 40dcb0 <ferror@plt+0xb3a0>
  40dc4c:	mov	x0, x19
  40dc50:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40dc54:	add	x1, x1, #0xab0
  40dc58:	bl	4025f0 <strcmp@plt>
  40dc5c:	mov	w1, #0x11                  	// #17
  40dc60:	cbz	w0, 40dcb0 <ferror@plt+0xb3a0>
  40dc64:	mov	x0, x19
  40dc68:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dc6c:	add	x1, x1, #0x488
  40dc70:	bl	4025f0 <strcmp@plt>
  40dc74:	mov	w1, #0x4                   	// #4
  40dc78:	cbz	w0, 40dcb0 <ferror@plt+0xb3a0>
  40dc7c:	mov	x0, x19
  40dc80:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dc84:	add	x1, x1, #0x490
  40dc88:	bl	4025f0 <strcmp@plt>
  40dc8c:	mov	w1, #0x1c                  	// #28
  40dc90:	cbz	w0, 40dcb0 <ferror@plt+0xb3a0>
  40dc94:	mov	x0, x19
  40dc98:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dc9c:	add	x1, x1, #0x498
  40dca0:	bl	4025f0 <strcmp@plt>
  40dca4:	cmp	w0, #0x0
  40dca8:	mov	w1, #0x7                   	// #7
  40dcac:	csel	w1, wzr, w1, ne  // ne = any
  40dcb0:	mov	w0, w1
  40dcb4:	ldr	x19, [sp, #16]
  40dcb8:	ldp	x29, x30, [sp], #32
  40dcbc:	ret
  40dcc0:	cmp	w0, #0x2
  40dcc4:	b.eq	40dd04 <ferror@plt+0xb3f4>  // b.none
  40dcc8:	cmp	w0, #0xa
  40dccc:	b.eq	40dd1c <ferror@plt+0xb40c>  // b.none
  40dcd0:	cmp	w0, #0x11
  40dcd4:	b.eq	40dd10 <ferror@plt+0xb400>  // b.none
  40dcd8:	cmp	w0, #0x4
  40dcdc:	b.eq	40dd28 <ferror@plt+0xb418>  // b.none
  40dce0:	cmp	w0, #0x1c
  40dce4:	b.eq	40dd34 <ferror@plt+0xb424>  // b.none
  40dce8:	cmp	w0, #0x7
  40dcec:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dcf0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40dcf4:	add	x1, x1, #0x498
  40dcf8:	add	x0, x0, #0x4c0
  40dcfc:	csel	x0, x0, x1, ne  // ne = any
  40dd00:	ret
  40dd04:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40dd08:	add	x0, x0, #0x388
  40dd0c:	ret
  40dd10:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40dd14:	add	x0, x0, #0xab0
  40dd18:	ret
  40dd1c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40dd20:	add	x0, x0, #0x528
  40dd24:	ret
  40dd28:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40dd2c:	add	x0, x0, #0x488
  40dd30:	ret
  40dd34:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40dd38:	add	x0, x0, #0x490
  40dd3c:	ret
  40dd40:	stp	x29, x30, [sp, #-48]!
  40dd44:	mov	x29, sp
  40dd48:	stp	x19, x20, [sp, #16]
  40dd4c:	mov	x20, x1
  40dd50:	mov	w19, w2
  40dd54:	bl	40d128 <ferror@plt+0xa818>
  40dd58:	cbnz	w0, 40dd68 <ferror@plt+0xb458>
  40dd5c:	ldp	x19, x20, [sp, #16]
  40dd60:	ldp	x29, x30, [sp], #48
  40dd64:	ret
  40dd68:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40dd6c:	str	x21, [sp, #32]
  40dd70:	ldr	x0, [x0, #3984]
  40dd74:	ldr	x21, [x0]
  40dd78:	cbz	w19, 40dda4 <ferror@plt+0xb494>
  40dd7c:	mov	w0, w19
  40dd80:	bl	40dcc0 <ferror@plt+0xb3b0>
  40dd84:	mov	x2, x0
  40dd88:	mov	x3, x20
  40dd8c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dd90:	add	x1, x1, #0x4b0
  40dd94:	mov	x0, x21
  40dd98:	bl	4028d0 <fprintf@plt>
  40dd9c:	mov	w0, #0x1                   	// #1
  40dda0:	bl	402270 <exit@plt>
  40dda4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40dda8:	add	x2, x2, #0x4a0
  40ddac:	b	40dd88 <ferror@plt+0xb478>
  40ddb0:	stp	x29, x30, [sp, #-48]!
  40ddb4:	cmp	w2, #0x11
  40ddb8:	mov	x29, sp
  40ddbc:	stp	x19, x20, [sp, #16]
  40ddc0:	mov	x20, x1
  40ddc4:	b.eq	40dde0 <ferror@plt+0xb4d0>  // b.none
  40ddc8:	mov	w19, w2
  40ddcc:	bl	40d408 <ferror@plt+0xaaf8>
  40ddd0:	cbnz	w0, 40de08 <ferror@plt+0xb4f8>
  40ddd4:	ldp	x19, x20, [sp, #16]
  40ddd8:	ldp	x29, x30, [sp], #48
  40dddc:	ret
  40dde0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40dde4:	mov	x2, x1
  40dde8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ddec:	add	x1, x1, #0x4e8
  40ddf0:	ldr	x0, [x0, #3984]
  40ddf4:	ldr	x0, [x0]
  40ddf8:	str	x21, [sp, #32]
  40ddfc:	bl	4028d0 <fprintf@plt>
  40de00:	mov	w0, #0x1                   	// #1
  40de04:	bl	402270 <exit@plt>
  40de08:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40de0c:	str	x21, [sp, #32]
  40de10:	ldr	x0, [x0, #3984]
  40de14:	ldr	x21, [x0]
  40de18:	cbz	w19, 40de44 <ferror@plt+0xb534>
  40de1c:	mov	w0, w19
  40de20:	bl	40dcc0 <ferror@plt+0xb3b0>
  40de24:	mov	x2, x0
  40de28:	mov	x3, x20
  40de2c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40de30:	add	x1, x1, #0x530
  40de34:	mov	x0, x21
  40de38:	bl	4028d0 <fprintf@plt>
  40de3c:	mov	w0, #0x1                   	// #1
  40de40:	bl	402270 <exit@plt>
  40de44:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40de48:	add	x2, x2, #0x4a0
  40de4c:	b	40de28 <ferror@plt+0xb518>
  40de50:	stp	x29, x30, [sp, #-112]!
  40de54:	adrp	x6, 42f000 <ferror@plt+0x2c6f0>
  40de58:	mov	x29, sp
  40de5c:	ldr	x6, [x6, #4064]
  40de60:	stp	x27, x28, [sp, #80]
  40de64:	mov	w28, w1
  40de68:	stp	x19, x20, [sp, #16]
  40de6c:	mov	x19, x2
  40de70:	ldr	w1, [x6]
  40de74:	stp	x21, x22, [sp, #32]
  40de78:	mov	w20, w0
  40de7c:	mov	x21, x3
  40de80:	mov	w22, w4
  40de84:	cbz	w1, 40df5c <ferror@plt+0xb64c>
  40de88:	cmp	w28, #0x0
  40de8c:	b.le	40df84 <ferror@plt+0xb674>
  40de90:	stp	x23, x24, [sp, #48]
  40de94:	cmp	w20, #0xa
  40de98:	stp	x25, x26, [sp, #64]
  40de9c:	b.eq	40e030 <ferror@plt+0xb720>  // b.none
  40dea0:	sxtw	x23, w28
  40dea4:	mov	w25, w20
  40dea8:	sub	x0, x23, #0x4
  40deac:	mov	w24, w28
  40deb0:	add	x0, x19, x0
  40deb4:	mov	x27, x19
  40deb8:	ldr	w26, [x0]
  40debc:	mov	w0, #0xff01                	// #65281
  40dec0:	movk	w0, #0xff00, lsl #16
  40dec4:	adrp	x1, 436000 <stdin@@GLIBC_2.17+0x2230>
  40dec8:	add	x1, x1, #0xb68
  40decc:	add	x1, x1, #0x100
  40ded0:	umull	x0, w26, w0
  40ded4:	lsr	x0, x0, #40
  40ded8:	add	w0, w0, w0, lsl #8
  40dedc:	sub	w0, w26, w0
  40dee0:	str	x0, [sp, #104]
  40dee4:	ldr	x0, [x1, x0, lsl #3]
  40dee8:	str	x0, [sp, #96]
  40deec:	cbz	x0, 40dfa4 <ferror@plt+0xb694>
  40def0:	mov	x26, x0
  40def4:	b	40df00 <ferror@plt+0xb5f0>
  40def8:	ldr	x26, [x26]
  40defc:	cbz	x26, 40dfa4 <ferror@plt+0xb694>
  40df00:	ldrh	w0, [x26, #22]
  40df04:	cmp	w0, w25
  40df08:	b.ne	40def8 <ferror@plt+0xb5e8>  // b.any
  40df0c:	ldrh	w0, [x26, #18]
  40df10:	cmp	w24, w0
  40df14:	b.ne	40def8 <ferror@plt+0xb5e8>  // b.any
  40df18:	mov	x2, x23
  40df1c:	mov	x1, x27
  40df20:	add	x0, x26, #0x18
  40df24:	bl	4025d0 <memcmp@plt>
  40df28:	cbnz	w0, 40def8 <ferror@plt+0xb5e8>
  40df2c:	nop
  40df30:	ldr	x0, [x26, #8]
  40df34:	cbz	x0, 40df54 <ferror@plt+0xb644>
  40df38:	ldp	x19, x20, [sp, #16]
  40df3c:	ldp	x21, x22, [sp, #32]
  40df40:	ldp	x23, x24, [sp, #48]
  40df44:	ldp	x25, x26, [sp, #64]
  40df48:	ldp	x27, x28, [sp, #80]
  40df4c:	ldp	x29, x30, [sp], #112
  40df50:	ret
  40df54:	ldp	x23, x24, [sp, #48]
  40df58:	ldp	x25, x26, [sp, #64]
  40df5c:	mov	w4, w22
  40df60:	mov	x3, x21
  40df64:	mov	x2, x19
  40df68:	mov	w1, w28
  40df6c:	mov	w0, w20
  40df70:	ldp	x19, x20, [sp, #16]
  40df74:	ldp	x21, x22, [sp, #32]
  40df78:	ldp	x27, x28, [sp, #80]
  40df7c:	ldp	x29, x30, [sp], #112
  40df80:	b	40db70 <ferror@plt+0xb260>
  40df84:	bl	40d100 <ferror@plt+0xa7f0>
  40df88:	cmp	w0, #0x0
  40df8c:	add	w5, w0, #0x7
  40df90:	csel	w5, w5, w0, lt  // lt = tstop
  40df94:	cmp	w0, #0x7
  40df98:	asr	w28, w5, #3
  40df9c:	b.le	40df5c <ferror@plt+0xb64c>
  40dfa0:	b	40de90 <ferror@plt+0xb580>
  40dfa4:	mov	x0, #0x118                 	// #280
  40dfa8:	bl	402410 <malloc@plt>
  40dfac:	mov	x26, x0
  40dfb0:	cbz	x0, 40df54 <ferror@plt+0xb644>
  40dfb4:	str	xzr, [x26, #8]
  40dfb8:	mov	x2, x23
  40dfbc:	strh	w24, [x26, #18]
  40dfc0:	mov	x1, x27
  40dfc4:	strh	w25, [x26, #22]
  40dfc8:	add	x0, x0, #0x18
  40dfcc:	bl	402230 <memcpy@plt>
  40dfd0:	adrp	x0, 436000 <stdin@@GLIBC_2.17+0x2230>
  40dfd4:	add	x23, x0, #0xb68
  40dfd8:	ldp	x0, x2, [sp, #96]
  40dfdc:	add	x1, x23, #0x100
  40dfe0:	str	x0, [x26]
  40dfe4:	ldr	w0, [x23, #2312]
  40dfe8:	add	w0, w0, #0x1
  40dfec:	str	w0, [x23, #2312]
  40dff0:	str	x26, [x1, x2, lsl #3]
  40dff4:	cmp	w0, #0x1
  40dff8:	b.eq	40e064 <ferror@plt+0xb754>  // b.none
  40dffc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40e000:	ldr	x0, [x0, #4016]
  40e004:	ldr	x0, [x0]
  40e008:	bl	402700 <fflush@plt>
  40e00c:	mov	w2, w25
  40e010:	mov	w1, w24
  40e014:	mov	x0, x27
  40e018:	bl	402640 <gethostbyaddr@plt>
  40e01c:	cbz	x0, 40df30 <ferror@plt+0xb620>
  40e020:	ldr	x0, [x0]
  40e024:	bl	402510 <strdup@plt>
  40e028:	str	x0, [x26, #8]
  40e02c:	b	40df34 <ferror@plt+0xb624>
  40e030:	ldr	w0, [x19]
  40e034:	cbnz	w0, 40dea0 <ferror@plt+0xb590>
  40e038:	ldr	w0, [x19, #4]
  40e03c:	cbnz	w0, 40dea0 <ferror@plt+0xb590>
  40e040:	ldr	w0, [x19, #8]
  40e044:	cmn	w0, #0x10, lsl #12
  40e048:	b.ne	40dea0 <ferror@plt+0xb590>  // b.any
  40e04c:	add	x27, x19, #0xc
  40e050:	mov	x23, #0x4                   	// #4
  40e054:	mov	x0, x27
  40e058:	mov	w24, w23
  40e05c:	mov	w25, #0x2                   	// #2
  40e060:	b	40deb8 <ferror@plt+0xb5a8>
  40e064:	bl	4022e0 <sethostent@plt>
  40e068:	b	40dffc <ferror@plt+0xb6ec>
  40e06c:	nop
  40e070:	adrp	x3, 436000 <stdin@@GLIBC_2.17+0x2230>
  40e074:	add	x3, x3, #0xb68
  40e078:	add	x3, x3, #0x910
  40e07c:	mov	w4, #0x100                 	// #256
  40e080:	b	40de50 <ferror@plt+0xb540>
  40e084:	nop
  40e088:	stp	x29, x30, [sp, #-80]!
  40e08c:	cmp	w1, #0x0
  40e090:	ccmp	w3, #0x2, #0x4, gt
  40e094:	mov	x29, sp
  40e098:	stp	x23, x24, [sp, #48]
  40e09c:	mov	x24, x2
  40e0a0:	b.le	40e110 <ferror@plt+0xb800>
  40e0a4:	mov	w23, w1
  40e0a8:	stp	x19, x20, [sp, #16]
  40e0ac:	mov	x20, x2
  40e0b0:	stp	x21, x22, [sp, #32]
  40e0b4:	sub	x22, x0, #0x1
  40e0b8:	add	w21, w3, w2
  40e0bc:	str	x25, [sp, #64]
  40e0c0:	adrp	x25, 419000 <ferror@plt+0x166f0>
  40e0c4:	add	x25, x25, #0x560
  40e0c8:	mov	x19, #0x1                   	// #1
  40e0cc:	nop
  40e0d0:	ldrb	w2, [x22, x19]
  40e0d4:	mov	x0, x20
  40e0d8:	mov	x1, x25
  40e0dc:	add	x20, x20, #0x2
  40e0e0:	bl	402330 <sprintf@plt>
  40e0e4:	cmp	w23, w19
  40e0e8:	sub	w3, w21, w20
  40e0ec:	cset	w0, le
  40e0f0:	cmp	w3, #0x2
  40e0f4:	cset	w3, le
  40e0f8:	add	x19, x19, #0x1
  40e0fc:	orr	w0, w0, w3
  40e100:	cbz	w0, 40e0d0 <ferror@plt+0xb7c0>
  40e104:	ldp	x19, x20, [sp, #16]
  40e108:	ldp	x21, x22, [sp, #32]
  40e10c:	ldr	x25, [sp, #64]
  40e110:	mov	x0, x24
  40e114:	ldp	x23, x24, [sp, #48]
  40e118:	ldp	x29, x30, [sp], #80
  40e11c:	ret
  40e120:	stp	x29, x30, [sp, #-112]!
  40e124:	mov	x29, sp
  40e128:	stp	x21, x22, [sp, #32]
  40e12c:	mov	x22, x1
  40e130:	stp	x23, x24, [sp, #48]
  40e134:	mov	w23, w2
  40e138:	stp	x25, x26, [sp, #64]
  40e13c:	mov	x25, x3
  40e140:	mov	x26, x0
  40e144:	bl	402260 <strlen@plt>
  40e148:	tbnz	w0, #0, 40e234 <ferror@plt+0xb924>
  40e14c:	str	x27, [sp, #80]
  40e150:	cbz	w23, 40e264 <ferror@plt+0xb954>
  40e154:	mov	x3, x0
  40e158:	add	x21, sp, #0x60
  40e15c:	add	x24, sp, #0x68
  40e160:	stp	x19, x20, [sp, #16]
  40e164:	and	x20, x0, #0x1
  40e168:	b	40e190 <ferror@plt+0xb880>
  40e16c:	ldr	x1, [sp, #104]
  40e170:	ldrb	w1, [x1]
  40e174:	cbnz	w1, 40e1ec <ferror@plt+0xb8dc>
  40e178:	strb	w4, [x22, x20]
  40e17c:	add	x20, x20, #0x1
  40e180:	cmp	w23, w20
  40e184:	b.ls	40e20c <ferror@plt+0xb8fc>  // b.plast
  40e188:	bl	402260 <strlen@plt>
  40e18c:	mov	x3, x0
  40e190:	mov	x1, x26
  40e194:	mov	x0, x21
  40e198:	cmp	x3, #0x1
  40e19c:	mov	w27, w20
  40e1a0:	mov	x2, #0x2                   	// #2
  40e1a4:	b.ls	40e20c <ferror@plt+0xb8fc>  // b.plast
  40e1a8:	bl	402810 <strncpy@plt>
  40e1ac:	strb	wzr, [sp, #98]
  40e1b0:	bl	402870 <__errno_location@plt>
  40e1b4:	mov	x19, x0
  40e1b8:	mov	x1, x24
  40e1bc:	mov	x0, x21
  40e1c0:	mov	w2, #0x10                  	// #16
  40e1c4:	add	x26, x26, #0x2
  40e1c8:	str	wzr, [x19]
  40e1cc:	add	w27, w27, #0x1
  40e1d0:	bl	402250 <strtoul@plt>
  40e1d4:	mov	x4, x0
  40e1d8:	ldr	w1, [x19]
  40e1dc:	cmp	w4, #0xff
  40e1e0:	mov	x0, x26
  40e1e4:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  40e1e8:	b.eq	40e16c <ferror@plt+0xb85c>  // b.none
  40e1ec:	mov	x0, #0x0                   	// #0
  40e1f0:	ldp	x19, x20, [sp, #16]
  40e1f4:	ldp	x21, x22, [sp, #32]
  40e1f8:	ldp	x23, x24, [sp, #48]
  40e1fc:	ldp	x25, x26, [sp, #64]
  40e200:	ldr	x27, [sp, #80]
  40e204:	ldp	x29, x30, [sp], #112
  40e208:	ret
  40e20c:	ldp	x19, x20, [sp, #16]
  40e210:	mov	x0, x22
  40e214:	cbz	x25, 40e24c <ferror@plt+0xb93c>
  40e218:	str	w27, [x25]
  40e21c:	ldp	x21, x22, [sp, #32]
  40e220:	ldp	x23, x24, [sp, #48]
  40e224:	ldp	x25, x26, [sp, #64]
  40e228:	ldr	x27, [sp, #80]
  40e22c:	ldp	x29, x30, [sp], #112
  40e230:	ret
  40e234:	mov	x0, #0x0                   	// #0
  40e238:	ldp	x21, x22, [sp, #32]
  40e23c:	ldp	x23, x24, [sp, #48]
  40e240:	ldp	x25, x26, [sp, #64]
  40e244:	ldp	x29, x30, [sp], #112
  40e248:	ret
  40e24c:	ldp	x21, x22, [sp, #32]
  40e250:	ldp	x23, x24, [sp, #48]
  40e254:	ldp	x25, x26, [sp, #64]
  40e258:	ldr	x27, [sp, #80]
  40e25c:	ldp	x29, x30, [sp], #112
  40e260:	ret
  40e264:	mov	w27, #0x0                   	// #0
  40e268:	b	40e210 <ferror@plt+0xb900>
  40e26c:	nop
  40e270:	cmp	w2, #0x0
  40e274:	b.le	40e300 <ferror@plt+0xb9f0>
  40e278:	stp	x29, x30, [sp, #-48]!
  40e27c:	sub	w2, w2, #0x1
  40e280:	mov	x29, sp
  40e284:	str	x21, [sp, #32]
  40e288:	add	x21, x1, #0x1
  40e28c:	add	x21, x21, x2
  40e290:	stp	x19, x20, [sp, #16]
  40e294:	mov	x19, x1
  40e298:	add	x20, x0, #0x1
  40e29c:	b	40e2cc <ferror@plt+0xb9bc>
  40e2a0:	ubfiz	w0, w0, #4, #4
  40e2a4:	strb	w0, [x19]
  40e2a8:	add	x20, x20, #0x2
  40e2ac:	ldurb	w0, [x20, #-2]
  40e2b0:	bl	40c948 <ferror@plt+0xa038>
  40e2b4:	tbnz	w0, #31, 40e2d8 <ferror@plt+0xb9c8>
  40e2b8:	ldrb	w1, [x19]
  40e2bc:	orr	w0, w0, w1
  40e2c0:	strb	w0, [x19], #1
  40e2c4:	cmp	x19, x21
  40e2c8:	b.eq	40e2ec <ferror@plt+0xb9dc>  // b.none
  40e2cc:	ldurb	w0, [x20, #-1]
  40e2d0:	bl	40c948 <ferror@plt+0xa038>
  40e2d4:	tbz	w0, #31, 40e2a0 <ferror@plt+0xb990>
  40e2d8:	mov	w0, #0xffffffff            	// #-1
  40e2dc:	ldp	x19, x20, [sp, #16]
  40e2e0:	ldr	x21, [sp, #32]
  40e2e4:	ldp	x29, x30, [sp], #48
  40e2e8:	ret
  40e2ec:	mov	w0, #0x0                   	// #0
  40e2f0:	ldp	x19, x20, [sp, #16]
  40e2f4:	ldr	x21, [sp, #32]
  40e2f8:	ldp	x29, x30, [sp], #48
  40e2fc:	ret
  40e300:	mov	w0, #0x0                   	// #0
  40e304:	ret
  40e308:	stp	x29, x30, [sp, #-96]!
  40e30c:	rev16	w3, w0
  40e310:	and	w3, w3, #0xffff
  40e314:	mov	x29, sp
  40e318:	stp	x19, x20, [sp, #16]
  40e31c:	add	x20, sp, #0x58
  40e320:	mov	x19, #0x0                   	// #0
  40e324:	stp	x21, x22, [sp, #32]
  40e328:	mov	x21, x1
  40e32c:	mov	x22, x2
  40e330:	stp	x23, x24, [sp, #48]
  40e334:	adrp	x24, 419000 <ferror@plt+0x166f0>
  40e338:	add	x23, x20, #0x6
  40e33c:	add	x24, x24, #0x568
  40e340:	str	x25, [sp, #64]
  40e344:	adrp	x25, 416000 <ferror@plt+0x136f0>
  40e348:	add	x25, x25, #0xd38
  40e34c:	str	x0, [sp, #88]
  40e350:	mov	x4, x25
  40e354:	mov	x2, x24
  40e358:	sub	x1, x22, x19
  40e35c:	add	x0, x21, x19
  40e360:	bl	4023b0 <snprintf@plt>
  40e364:	tbnz	w0, #31, 40e3a4 <ferror@plt+0xba94>
  40e368:	ldrh	w3, [x20, #2]!
  40e36c:	add	x19, x19, w0, sxtw
  40e370:	rev16	w3, w3
  40e374:	cmp	x23, x20
  40e378:	and	w3, w3, #0xffff
  40e37c:	b.ne	40e350 <ferror@plt+0xba40>  // b.any
  40e380:	sub	x1, x22, x19
  40e384:	add	x0, x21, x19
  40e388:	mov	x2, x24
  40e38c:	adrp	x4, 419000 <ferror@plt+0x166f0>
  40e390:	add	x4, x4, #0x318
  40e394:	bl	4023b0 <snprintf@plt>
  40e398:	cmp	w0, #0x0
  40e39c:	add	x19, x19, w0, sxtw
  40e3a0:	csel	w0, w0, w19, lt  // lt = tstop
  40e3a4:	ldp	x19, x20, [sp, #16]
  40e3a8:	ldp	x21, x22, [sp, #32]
  40e3ac:	ldp	x23, x24, [sp, #48]
  40e3b0:	ldr	x25, [sp, #64]
  40e3b4:	ldp	x29, x30, [sp], #96
  40e3b8:	ret
  40e3bc:	nop
  40e3c0:	cbz	x1, 40e46c <ferror@plt+0xbb5c>
  40e3c4:	stp	x29, x30, [sp, #-64]!
  40e3c8:	mov	x29, sp
  40e3cc:	stp	x19, x20, [sp, #16]
  40e3d0:	mov	x20, x0
  40e3d4:	stp	x21, x22, [sp, #32]
  40e3d8:	mov	x21, x1
  40e3dc:	mov	x22, x2
  40e3e0:	add	x21, x20, x21
  40e3e4:	stp	x23, x24, [sp, #48]
  40e3e8:	adrp	x24, 419000 <ferror@plt+0x166f0>
  40e3ec:	bl	402600 <__ctype_b_loc@plt>
  40e3f0:	add	x24, x24, #0x570
  40e3f4:	mov	x23, x0
  40e3f8:	b	40e414 <ferror@plt+0xbb04>
  40e3fc:	mov	w1, w19
  40e400:	mov	x0, x24
  40e404:	add	x20, x20, #0x1
  40e408:	bl	402850 <printf@plt>
  40e40c:	cmp	x21, x20
  40e410:	b.eq	40e458 <ferror@plt+0xbb48>  // b.none
  40e414:	ldrb	w19, [x20]
  40e418:	mov	x0, x22
  40e41c:	ldr	x4, [x23]
  40e420:	cmp	w19, #0x5c
  40e424:	ubfiz	x3, x19, #1, #8
  40e428:	mov	w1, w19
  40e42c:	ldrh	w3, [x4, x3]
  40e430:	and	w3, w3, #0x4000
  40e434:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40e438:	b.eq	40e3fc <ferror@plt+0xbaec>  // b.none
  40e43c:	bl	4026b0 <strchr@plt>
  40e440:	cbnz	x0, 40e3fc <ferror@plt+0xbaec>
  40e444:	mov	w0, w19
  40e448:	add	x20, x20, #0x1
  40e44c:	bl	402890 <putchar@plt>
  40e450:	cmp	x21, x20
  40e454:	b.ne	40e414 <ferror@plt+0xbb04>  // b.any
  40e458:	ldp	x19, x20, [sp, #16]
  40e45c:	ldp	x21, x22, [sp, #32]
  40e460:	ldp	x23, x24, [sp, #48]
  40e464:	ldp	x29, x30, [sp], #64
  40e468:	ret
  40e46c:	ret
  40e470:	stp	x29, x30, [sp, #-96]!
  40e474:	mov	x1, #0x0                   	// #0
  40e478:	mov	x29, sp
  40e47c:	stp	x19, x20, [sp, #16]
  40e480:	add	x19, sp, #0x28
  40e484:	mov	x20, x0
  40e488:	mov	x0, x19
  40e48c:	bl	4024a0 <gettimeofday@plt>
  40e490:	mov	x0, x19
  40e494:	bl	4023e0 <localtime@plt>
  40e498:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  40e49c:	ldr	x1, [x1, #4032]
  40e4a0:	ldr	w1, [x1]
  40e4a4:	cbz	w1, 40e4ec <ferror@plt+0xbbdc>
  40e4a8:	add	x19, sp, #0x38
  40e4ac:	mov	x3, x0
  40e4b0:	mov	x1, #0x28                  	// #40
  40e4b4:	mov	x0, x19
  40e4b8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e4bc:	add	x2, x2, #0x578
  40e4c0:	bl	402370 <strftime@plt>
  40e4c4:	ldr	x3, [sp, #48]
  40e4c8:	mov	x2, x19
  40e4cc:	mov	x0, x20
  40e4d0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40e4d4:	add	x1, x1, #0x590
  40e4d8:	bl	4028d0 <fprintf@plt>
  40e4dc:	mov	w0, #0x0                   	// #0
  40e4e0:	ldp	x19, x20, [sp, #16]
  40e4e4:	ldp	x29, x30, [sp], #96
  40e4e8:	ret
  40e4ec:	bl	402790 <asctime@plt>
  40e4f0:	mov	x19, x0
  40e4f4:	bl	402260 <strlen@plt>
  40e4f8:	mov	x2, x19
  40e4fc:	add	x19, x19, x0
  40e500:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40e504:	mov	x0, x20
  40e508:	add	x1, x1, #0x5a0
  40e50c:	sturb	wzr, [x19, #-1]
  40e510:	ldr	x3, [sp, #48]
  40e514:	bl	4028d0 <fprintf@plt>
  40e518:	mov	w0, #0x0                   	// #0
  40e51c:	ldp	x19, x20, [sp, #16]
  40e520:	ldp	x29, x30, [sp], #96
  40e524:	ret
  40e528:	stp	x29, x30, [sp, #-112]!
  40e52c:	mov	x29, sp
  40e530:	stp	x19, x20, [sp, #16]
  40e534:	mov	x20, x0
  40e538:	mov	x19, x1
  40e53c:	ldr	x0, [x2, #40]
  40e540:	stp	x21, x22, [sp, #32]
  40e544:	mov	w21, #0x0                   	// #0
  40e548:	cbz	x0, 40e588 <ferror@plt+0xbc78>
  40e54c:	ldr	w21, [x0, #4]
  40e550:	cbz	w21, 40e5b8 <ferror@plt+0xbca8>
  40e554:	ldr	x0, [x2, #296]
  40e558:	cbz	x0, 40e630 <ferror@plt+0xbd20>
  40e55c:	bl	411b98 <ferror@plt+0xf288>
  40e560:	tst	w0, #0xff
  40e564:	b.eq	40e5d4 <ferror@plt+0xbcc4>  // b.none
  40e568:	mov	w4, w21
  40e56c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e570:	mov	x3, #0x0                   	// #0
  40e574:	add	x2, x2, #0x5c0
  40e578:	mov	w1, #0x6                   	// #6
  40e57c:	mov	w0, #0x2                   	// #2
  40e580:	mov	w21, #0x0                   	// #0
  40e584:	bl	411cd0 <ferror@plt+0xf3c0>
  40e588:	mov	x4, x19
  40e58c:	mov	x3, x20
  40e590:	mov	w1, #0x0                   	// #0
  40e594:	mov	w0, #0x4                   	// #4
  40e598:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e59c:	add	x2, x2, #0x5d8
  40e5a0:	bl	412098 <ferror@plt+0xf788>
  40e5a4:	mov	w0, w21
  40e5a8:	ldp	x19, x20, [sp, #16]
  40e5ac:	ldp	x21, x22, [sp, #32]
  40e5b0:	ldp	x29, x30, [sp], #112
  40e5b4:	ret
  40e5b8:	bl	411b98 <ferror@plt+0xf288>
  40e5bc:	tst	w0, #0xff
  40e5c0:	b.ne	40e60c <ferror@plt+0xbcfc>  // b.any
  40e5c4:	adrp	x22, 419000 <ferror@plt+0x166f0>
  40e5c8:	mov	w21, #0x0                   	// #0
  40e5cc:	add	x22, x22, #0x5b8
  40e5d0:	b	40e5e8 <ferror@plt+0xbcd8>
  40e5d4:	mov	w0, w21
  40e5d8:	bl	410c90 <ferror@plt+0xe380>
  40e5dc:	mov	x22, x0
  40e5e0:	mov	w21, #0x0                   	// #0
  40e5e4:	cbz	x22, 40e588 <ferror@plt+0xbc78>
  40e5e8:	add	x0, sp, #0x30
  40e5ec:	mov	x3, x19
  40e5f0:	mov	x4, x22
  40e5f4:	mov	x19, x0
  40e5f8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e5fc:	mov	x1, #0x40                  	// #64
  40e600:	add	x2, x2, #0x5d0
  40e604:	bl	4023b0 <snprintf@plt>
  40e608:	b	40e588 <ferror@plt+0xbc78>
  40e60c:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40e610:	mov	x4, #0x0                   	// #0
  40e614:	add	x2, x2, #0xab0
  40e618:	mov	x3, #0x0                   	// #0
  40e61c:	mov	w1, #0x6                   	// #6
  40e620:	mov	w0, #0x2                   	// #2
  40e624:	mov	w21, #0x0                   	// #0
  40e628:	bl	412358 <ferror@plt+0xfa48>
  40e62c:	b	40e588 <ferror@plt+0xbc78>
  40e630:	mov	w0, w21
  40e634:	bl	410cd0 <ferror@plt+0xe3c0>
  40e638:	mov	x22, x0
  40e63c:	bl	411b98 <ferror@plt+0xf288>
  40e640:	tst	w0, #0xff
  40e644:	b.ne	40e65c <ferror@plt+0xbd4c>  // b.any
  40e648:	mov	w0, w21
  40e64c:	bl	410e10 <ferror@plt+0xe500>
  40e650:	mvn	w21, w0
  40e654:	and	w21, w21, #0x1
  40e658:	b	40e5e4 <ferror@plt+0xbcd4>
  40e65c:	mov	x4, x22
  40e660:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40e664:	add	x2, x2, #0xab0
  40e668:	mov	x3, #0x0                   	// #0
  40e66c:	mov	w1, #0x6                   	// #6
  40e670:	mov	w0, #0x2                   	// #2
  40e674:	bl	412098 <ferror@plt+0xf788>
  40e678:	mov	w0, w21
  40e67c:	bl	410e10 <ferror@plt+0xe500>
  40e680:	mvn	w21, w0
  40e684:	and	w21, w21, #0x1
  40e688:	b	40e588 <ferror@plt+0xbc78>
  40e68c:	nop
  40e690:	stp	x29, x30, [sp, #-128]!
  40e694:	mov	x3, x2
  40e698:	mov	x29, sp
  40e69c:	stp	x19, x20, [sp, #16]
  40e6a0:	mov	x20, x0
  40e6a4:	stp	x21, x22, [sp, #32]
  40e6a8:	stp	x23, x24, [sp, #48]
  40e6ac:	mov	x23, x2
  40e6b0:	mov	w2, #0xa                   	// #10
  40e6b4:	str	x1, [sp, #104]
  40e6b8:	bl	4028a0 <__getdelim@plt>
  40e6bc:	mov	x21, x0
  40e6c0:	tbnz	x0, #63, 40e7d8 <ferror@plt+0xbec8>
  40e6c4:	adrp	x22, 42f000 <ferror@plt+0x2c6f0>
  40e6c8:	stp	x25, x26, [sp, #64]
  40e6cc:	mov	w1, #0x23                  	// #35
  40e6d0:	ldr	x3, [x22, #3992]
  40e6d4:	stp	x27, x28, [sp, #80]
  40e6d8:	ldr	x19, [x20]
  40e6dc:	ldr	w2, [x3]
  40e6e0:	mov	x0, x19
  40e6e4:	add	w2, w2, #0x1
  40e6e8:	str	w2, [x3]
  40e6ec:	bl	4026b0 <strchr@plt>
  40e6f0:	cbz	x0, 40e6fc <ferror@plt+0xbdec>
  40e6f4:	strb	wzr, [x0]
  40e6f8:	ldr	x19, [x20]
  40e6fc:	add	x0, sp, #0x70
  40e700:	adrp	x25, 419000 <ferror@plt+0x166f0>
  40e704:	add	x27, sp, #0x78
  40e708:	ldr	x22, [x22, #3992]
  40e70c:	add	x25, x25, #0x610
  40e710:	str	x0, [sp, #96]
  40e714:	b	40e7ac <ferror@plt+0xbe9c>
  40e718:	stp	xzr, xzr, [sp, #112]
  40e71c:	bl	4028a0 <__getdelim@plt>
  40e720:	mov	w1, #0x23                  	// #35
  40e724:	mov	x19, x0
  40e728:	tbnz	x0, #63, 40e7f0 <ferror@plt+0xbee0>
  40e72c:	ldr	w0, [x22]
  40e730:	add	w0, w0, #0x1
  40e734:	str	w0, [x22]
  40e738:	strb	wzr, [x28]
  40e73c:	ldr	x26, [sp, #112]
  40e740:	mov	x0, x26
  40e744:	bl	4026b0 <strchr@plt>
  40e748:	cbz	x0, 40e754 <ferror@plt+0xbe44>
  40e74c:	strb	wzr, [x0]
  40e750:	ldr	x26, [sp, #112]
  40e754:	sub	x19, x19, #0x2
  40e758:	ldr	x24, [x20]
  40e75c:	add	x21, x21, x19
  40e760:	mov	x0, x24
  40e764:	bl	402260 <strlen@plt>
  40e768:	mov	x28, x0
  40e76c:	mov	x0, x26
  40e770:	bl	402260 <strlen@plt>
  40e774:	mov	x1, x0
  40e778:	ldr	x2, [sp, #104]
  40e77c:	add	x1, x28, x1
  40e780:	add	x1, x1, #0x1
  40e784:	mov	x0, x24
  40e788:	str	x1, [x2]
  40e78c:	bl	4024f0 <realloc@plt>
  40e790:	str	x0, [x20]
  40e794:	cbz	x0, 40e834 <ferror@plt+0xbf24>
  40e798:	ldr	x1, [sp, #112]
  40e79c:	bl	402470 <strcat@plt>
  40e7a0:	ldr	x0, [sp, #112]
  40e7a4:	bl	402660 <free@plt>
  40e7a8:	ldr	x19, [x20]
  40e7ac:	mov	x1, x25
  40e7b0:	mov	x0, x19
  40e7b4:	bl	4027e0 <strstr@plt>
  40e7b8:	mov	x3, x23
  40e7bc:	mov	x28, x0
  40e7c0:	mov	x1, x27
  40e7c4:	mov	w2, #0xa                   	// #10
  40e7c8:	ldr	x0, [sp, #96]
  40e7cc:	cbnz	x28, 40e718 <ferror@plt+0xbe08>
  40e7d0:	ldp	x25, x26, [sp, #64]
  40e7d4:	ldp	x27, x28, [sp, #80]
  40e7d8:	mov	x0, x21
  40e7dc:	ldp	x19, x20, [sp, #16]
  40e7e0:	ldp	x21, x22, [sp, #32]
  40e7e4:	ldp	x23, x24, [sp, #48]
  40e7e8:	ldp	x29, x30, [sp], #128
  40e7ec:	ret
  40e7f0:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  40e7f4:	mov	x21, x0
  40e7f8:	mov	x2, #0x1a                  	// #26
  40e7fc:	mov	x1, #0x1                   	// #1
  40e800:	ldr	x3, [x3, #3984]
  40e804:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40e808:	add	x0, x0, #0x5e0
  40e80c:	ldr	x3, [x3]
  40e810:	bl	4026d0 <fwrite@plt>
  40e814:	mov	x0, x21
  40e818:	ldp	x19, x20, [sp, #16]
  40e81c:	ldp	x21, x22, [sp, #32]
  40e820:	ldp	x23, x24, [sp, #48]
  40e824:	ldp	x25, x26, [sp, #64]
  40e828:	ldp	x27, x28, [sp, #80]
  40e82c:	ldp	x29, x30, [sp], #128
  40e830:	ret
  40e834:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  40e838:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40e83c:	mov	x2, #0xe                   	// #14
  40e840:	add	x0, x0, #0x600
  40e844:	ldr	x3, [x3, #3984]
  40e848:	mov	x1, #0x1                   	// #1
  40e84c:	mov	x21, #0xffffffffffffffff    	// #-1
  40e850:	ldr	x3, [x3]
  40e854:	bl	4026d0 <fwrite@plt>
  40e858:	ldr	x0, [sp, #104]
  40e85c:	ldp	x25, x26, [sp, #64]
  40e860:	ldp	x27, x28, [sp, #80]
  40e864:	str	xzr, [x0]
  40e868:	b	40e7d8 <ferror@plt+0xbec8>
  40e86c:	nop
  40e870:	stp	x29, x30, [sp, #-80]!
  40e874:	mov	x29, sp
  40e878:	stp	x19, x20, [sp, #16]
  40e87c:	mov	x19, x0
  40e880:	stp	x23, x24, [sp, #48]
  40e884:	mov	x23, x1
  40e888:	stp	x25, x26, [sp, #64]
  40e88c:	ldrb	w0, [x0]
  40e890:	cbz	w0, 40e954 <ferror@plt+0xc044>
  40e894:	stp	x21, x22, [sp, #32]
  40e898:	adrp	x22, 419000 <ferror@plt+0x166f0>
  40e89c:	add	x22, x22, #0x6d0
  40e8a0:	sub	w24, w2, #0x1
  40e8a4:	add	x22, x22, #0x70
  40e8a8:	mov	x20, #0x0                   	// #0
  40e8ac:	mov	w25, #0x22                  	// #34
  40e8b0:	b	40e8d8 <ferror@plt+0xbfc8>
  40e8b4:	add	x0, x21, #0x1
  40e8b8:	str	x0, [x23, x20, lsl #3]
  40e8bc:	bl	4026b0 <strchr@plt>
  40e8c0:	cbz	x0, 40e984 <ferror@plt+0xc074>
  40e8c4:	mov	x19, x0
  40e8c8:	add	x20, x20, #0x1
  40e8cc:	strb	wzr, [x19], #1
  40e8d0:	ldrb	w0, [x0, #1]
  40e8d4:	cbz	w0, 40e930 <ferror@plt+0xc020>
  40e8d8:	mov	x1, x22
  40e8dc:	mov	x0, x19
  40e8e0:	bl	4026a0 <strspn@plt>
  40e8e4:	ldrb	w1, [x19, x0]
  40e8e8:	add	x21, x19, x0
  40e8ec:	mov	w26, w20
  40e8f0:	cbz	w1, 40e930 <ferror@plt+0xc020>
  40e8f4:	cmp	w24, w20
  40e8f8:	b.le	40e95c <ferror@plt+0xc04c>
  40e8fc:	cmp	w1, #0x27
  40e900:	add	w26, w20, #0x1
  40e904:	ccmp	w1, w25, #0x4, ne  // ne = any
  40e908:	b.eq	40e8b4 <ferror@plt+0xbfa4>  // b.none
  40e90c:	str	x21, [x23, x20, lsl #3]
  40e910:	mov	x1, x22
  40e914:	mov	x0, x21
  40e918:	bl	402830 <strcspn@plt>
  40e91c:	mov	x1, x0
  40e920:	add	x0, x21, x0
  40e924:	ldrb	w1, [x21, x1]
  40e928:	cbnz	w1, 40e8c4 <ferror@plt+0xbfb4>
  40e92c:	nop
  40e930:	ldp	x21, x22, [sp, #32]
  40e934:	add	x23, x23, w26, sxtw #3
  40e938:	mov	w0, w26
  40e93c:	ldp	x19, x20, [sp, #16]
  40e940:	ldp	x25, x26, [sp, #64]
  40e944:	str	xzr, [x23]
  40e948:	ldp	x23, x24, [sp, #48]
  40e94c:	ldp	x29, x30, [sp], #80
  40e950:	ret
  40e954:	mov	w26, #0x0                   	// #0
  40e958:	b	40e938 <ferror@plt+0xc028>
  40e95c:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  40e960:	mov	x2, #0x1e                  	// #30
  40e964:	mov	x1, #0x1                   	// #1
  40e968:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40e96c:	ldr	x3, [x3, #3984]
  40e970:	add	x0, x0, #0x618
  40e974:	ldr	x3, [x3]
  40e978:	bl	4026d0 <fwrite@plt>
  40e97c:	mov	w0, #0x1                   	// #1
  40e980:	bl	402270 <exit@plt>
  40e984:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  40e988:	mov	x2, #0x1b                  	// #27
  40e98c:	mov	x1, #0x1                   	// #1
  40e990:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40e994:	ldr	x3, [x3, #3984]
  40e998:	add	x0, x0, #0x638
  40e99c:	ldr	x3, [x3]
  40e9a0:	bl	4026d0 <fwrite@plt>
  40e9a4:	mov	w0, #0x1                   	// #1
  40e9a8:	bl	402270 <exit@plt>
  40e9ac:	nop
  40e9b0:	stp	x29, x30, [sp, #-64]!
  40e9b4:	mov	x29, sp
  40e9b8:	ldr	w2, [x1, #16]
  40e9bc:	stp	x19, x20, [sp, #16]
  40e9c0:	mov	x20, x0
  40e9c4:	add	x0, sp, #0x38
  40e9c8:	str	x21, [sp, #32]
  40e9cc:	ldr	w21, [x1, #20]
  40e9d0:	str	x2, [sp, #56]
  40e9d4:	bl	4023e0 <localtime@plt>
  40e9d8:	bl	402790 <asctime@plt>
  40e9dc:	mov	x19, x0
  40e9e0:	bl	402260 <strlen@plt>
  40e9e4:	add	x4, x19, x0
  40e9e8:	mov	x3, x21
  40e9ec:	mov	x2, x19
  40e9f0:	mov	x0, x20
  40e9f4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40e9f8:	sturb	wzr, [x4, #-1]
  40e9fc:	add	x1, x1, #0x658
  40ea00:	bl	4028d0 <fprintf@plt>
  40ea04:	ldp	x19, x20, [sp, #16]
  40ea08:	ldr	x21, [sp, #32]
  40ea0c:	ldp	x29, x30, [sp], #64
  40ea10:	ret
  40ea14:	nop
  40ea18:	stp	x29, x30, [sp, #-32]!
  40ea1c:	mov	w2, w0
  40ea20:	mov	x0, x1
  40ea24:	mov	x29, sp
  40ea28:	str	x19, [sp, #16]
  40ea2c:	mov	x19, x1
  40ea30:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ea34:	add	x1, x1, #0xc80
  40ea38:	bl	402330 <sprintf@plt>
  40ea3c:	mov	x0, x19
  40ea40:	ldr	x19, [sp, #16]
  40ea44:	ldp	x29, x30, [sp], #32
  40ea48:	ret
  40ea4c:	nop
  40ea50:	stp	x29, x30, [sp, #-64]!
  40ea54:	mov	x29, sp
  40ea58:	stp	x19, x20, [sp, #16]
  40ea5c:	mov	x20, x1
  40ea60:	stp	x21, x22, [sp, #32]
  40ea64:	mov	x21, x0
  40ea68:	mov	x0, x1
  40ea6c:	bl	402260 <strlen@plt>
  40ea70:	cmp	x0, #0x17
  40ea74:	b.ne	40eb04 <ferror@plt+0xc1f4>  // b.any
  40ea78:	add	x19, x20, #0x2
  40ea7c:	add	x1, x20, #0x17
  40ea80:	mov	x2, x19
  40ea84:	nop
  40ea88:	ldrb	w0, [x2]
  40ea8c:	add	x2, x2, #0x3
  40ea90:	cmp	w0, #0x3a
  40ea94:	b.ne	40eb04 <ferror@plt+0xc1f4>  // b.any
  40ea98:	cmp	x2, x1
  40ea9c:	b.ne	40ea88 <ferror@plt+0xc178>  // b.any
  40eaa0:	add	x22, sp, #0x38
  40eaa4:	mov	w20, #0x38                  	// #56
  40eaa8:	str	xzr, [x21]
  40eaac:	nop
  40eab0:	mov	w2, #0x10                  	// #16
  40eab4:	mov	x1, x22
  40eab8:	sub	x0, x19, #0x2
  40eabc:	bl	402250 <strtoul@plt>
  40eac0:	ldr	x2, [sp, #56]
  40eac4:	cmp	x0, #0xff
  40eac8:	lsl	x0, x0, x20
  40eacc:	sub	w20, w20, #0x8
  40ead0:	ccmp	x2, x19, #0x0, ls  // ls = plast
  40ead4:	b.ne	40eb04 <ferror@plt+0xc1f4>  // b.any
  40ead8:	ldr	x2, [x21]
  40eadc:	add	x19, x19, #0x3
  40eae0:	cmn	w20, #0x8
  40eae4:	orr	x0, x2, x0
  40eae8:	str	x0, [x21]
  40eaec:	b.ne	40eab0 <ferror@plt+0xc1a0>  // b.any
  40eaf0:	mov	w0, #0x0                   	// #0
  40eaf4:	ldp	x19, x20, [sp, #16]
  40eaf8:	ldp	x21, x22, [sp, #32]
  40eafc:	ldp	x29, x30, [sp], #64
  40eb00:	ret
  40eb04:	mov	w0, #0xffffffff            	// #-1
  40eb08:	ldp	x19, x20, [sp, #16]
  40eb0c:	ldp	x21, x22, [sp, #32]
  40eb10:	ldp	x29, x30, [sp], #64
  40eb14:	ret
  40eb18:	cmp	w0, #0x5
  40eb1c:	mov	w0, w1
  40eb20:	b.ne	40eb38 <ferror@plt+0xc228>  // b.any
  40eb24:	cmp	w1, #0x80
  40eb28:	b.eq	40eb3c <ferror@plt+0xc22c>  // b.none
  40eb2c:	cmp	w1, #0x81
  40eb30:	mov	w1, #0xa                   	// #10
  40eb34:	csel	w0, w0, w1, ne  // ne = any
  40eb38:	ret
  40eb3c:	mov	w0, #0x2                   	// #2
  40eb40:	ret
  40eb44:	nop
  40eb48:	sub	sp, sp, #0x990
  40eb4c:	stp	x29, x30, [sp]
  40eb50:	mov	x29, sp
  40eb54:	stp	x21, x22, [sp, #32]
  40eb58:	ldr	x22, [x1, #184]
  40eb5c:	stp	x19, x20, [sp, #16]
  40eb60:	mov	x19, x0
  40eb64:	str	x23, [sp, #48]
  40eb68:	mov	x20, x0
  40eb6c:	mov	w23, #0xc0                  	// #192
  40eb70:	cbz	x22, 40ebf4 <ferror@plt+0xc2e4>
  40eb74:	ldrh	w0, [x22]
  40eb78:	sxtw	x21, w23
  40eb7c:	sub	w0, w0, #0x4
  40eb80:	cmp	w23, w0
  40eb84:	b.gt	40ebd8 <ferror@plt+0xc2c8>
  40eb88:	mov	x2, x21
  40eb8c:	add	x1, x22, #0x4
  40eb90:	mov	x0, x20
  40eb94:	bl	402230 <memcpy@plt>
  40eb98:	cmp	x20, x19
  40eb9c:	b.eq	40ebbc <ferror@plt+0xc2ac>  // b.none
  40eba0:	mov	x1, #0x0                   	// #0
  40eba4:	nop
  40eba8:	ldr	w2, [x20, x1, lsl #2]
  40ebac:	str	x2, [x19, x1, lsl #3]
  40ebb0:	add	x1, x1, #0x1
  40ebb4:	cmp	x1, #0x18
  40ebb8:	b.ne	40eba8 <ferror@plt+0xc298>  // b.any
  40ebbc:	mov	w0, w23
  40ebc0:	ldp	x29, x30, [sp]
  40ebc4:	ldp	x19, x20, [sp, #16]
  40ebc8:	ldp	x21, x22, [sp, #32]
  40ebcc:	ldr	x23, [sp, #48]
  40ebd0:	add	sp, sp, #0x990
  40ebd4:	ret
  40ebd8:	sub	w2, w23, w0
  40ebdc:	sxtw	x21, w0
  40ebe0:	add	x0, x20, x21
  40ebe4:	mov	w1, #0x0                   	// #0
  40ebe8:	sxtw	x2, w2
  40ebec:	bl	402490 <memset@plt>
  40ebf0:	b	40eb88 <ferror@plt+0xc278>
  40ebf4:	ldr	x22, [x1, #56]
  40ebf8:	add	x20, sp, #0x48
  40ebfc:	mov	w23, #0x60                  	// #96
  40ec00:	cbnz	x22, 40eb74 <ferror@plt+0xc264>
  40ec04:	ldr	x2, [x1, #96]
  40ec08:	cbz	x2, 40eca0 <ferror@plt+0xc390>
  40ec0c:	ldrh	w3, [x2], #4
  40ec10:	add	x0, sp, #0x48
  40ec14:	mov	w1, #0x128                 	// #296
  40ec18:	sub	w3, w3, #0x4
  40ec1c:	bl	415450 <ferror@plt+0x12b40>
  40ec20:	ldr	x0, [sp, #96]
  40ec24:	cbz	x0, 40ec98 <ferror@plt+0xc388>
  40ec28:	stp	xzr, xzr, [x19]
  40ec2c:	stp	xzr, xzr, [x19, #16]
  40ec30:	stp	xzr, xzr, [x19, #32]
  40ec34:	stp	xzr, xzr, [x19, #48]
  40ec38:	stp	xzr, xzr, [x19, #64]
  40ec3c:	stp	xzr, xzr, [x19, #80]
  40ec40:	stp	xzr, xzr, [x19, #96]
  40ec44:	stp	xzr, xzr, [x19, #112]
  40ec48:	stp	xzr, xzr, [x19, #128]
  40ec4c:	stp	xzr, xzr, [x19, #144]
  40ec50:	stp	xzr, xzr, [x19, #160]
  40ec54:	stp	xzr, xzr, [x19, #176]
  40ec58:	ldur	x1, [x0, #12]
  40ec5c:	str	x1, [x19]
  40ec60:	ldur	x1, [x0, #20]
  40ec64:	str	x1, [x19, #16]
  40ec68:	ldur	x1, [x0, #44]
  40ec6c:	str	x1, [x19, #8]
  40ec70:	ldur	x1, [x0, #52]
  40ec74:	str	x1, [x19, #24]
  40ec78:	ldur	x1, [x0, #108]
  40ec7c:	str	x1, [x19, #32]
  40ec80:	ldur	x1, [x0, #116]
  40ec84:	str	x1, [x19, #40]
  40ec88:	ldur	x1, [x0, #188]
  40ec8c:	str	x1, [x19, #64]
  40ec90:	ldur	x0, [x0, #252]
  40ec94:	str	x0, [x19, #104]
  40ec98:	mov	w23, #0xc0                  	// #192
  40ec9c:	b	40ebbc <ferror@plt+0xc2ac>
  40eca0:	mov	w23, #0xffffffff            	// #-1
  40eca4:	b	40ebbc <ferror@plt+0xc2ac>
  40eca8:	stp	x29, x30, [sp, #-48]!
  40ecac:	mov	x29, sp
  40ecb0:	stp	x19, x20, [sp, #16]
  40ecb4:	mov	x19, x2
  40ecb8:	stp	x21, x22, [sp, #32]
  40ecbc:	mov	x21, x1
  40ecc0:	mov	x22, x0
  40ecc4:	mov	x0, x1
  40ecc8:	bl	402260 <strlen@plt>
  40eccc:	mov	x20, x0
  40ecd0:	cbnz	x19, 40ece8 <ferror@plt+0xc3d8>
  40ecd4:	mov	x0, x20
  40ecd8:	ldp	x19, x20, [sp, #16]
  40ecdc:	ldp	x21, x22, [sp, #32]
  40ece0:	ldp	x29, x30, [sp], #48
  40ece4:	ret
  40ece8:	sub	x19, x19, #0x1
  40ecec:	mov	x1, x21
  40ecf0:	cmp	x19, x0
  40ecf4:	mov	x0, x22
  40ecf8:	csel	x19, x19, x20, ls  // ls = plast
  40ecfc:	mov	x2, x19
  40ed00:	bl	402230 <memcpy@plt>
  40ed04:	strb	wzr, [x22, x19]
  40ed08:	mov	x0, x20
  40ed0c:	ldp	x19, x20, [sp, #16]
  40ed10:	ldp	x21, x22, [sp, #32]
  40ed14:	ldp	x29, x30, [sp], #48
  40ed18:	ret
  40ed1c:	nop
  40ed20:	stp	x29, x30, [sp, #-48]!
  40ed24:	mov	x29, sp
  40ed28:	stp	x19, x20, [sp, #16]
  40ed2c:	mov	x20, x2
  40ed30:	stp	x21, x22, [sp, #32]
  40ed34:	mov	x21, x1
  40ed38:	mov	x22, x0
  40ed3c:	bl	402260 <strlen@plt>
  40ed40:	mov	x19, x0
  40ed44:	cmp	x0, x20
  40ed48:	b.cc	40ed68 <ferror@plt+0xc458>  // b.lo, b.ul, b.last
  40ed4c:	mov	x0, x21
  40ed50:	bl	402260 <strlen@plt>
  40ed54:	add	x0, x0, x19
  40ed58:	ldp	x19, x20, [sp, #16]
  40ed5c:	ldp	x21, x22, [sp, #32]
  40ed60:	ldp	x29, x30, [sp], #48
  40ed64:	ret
  40ed68:	sub	x2, x20, x0
  40ed6c:	mov	x1, x21
  40ed70:	add	x0, x22, x0
  40ed74:	bl	40eca8 <ferror@plt+0xc398>
  40ed78:	add	x0, x0, x19
  40ed7c:	ldp	x19, x20, [sp, #16]
  40ed80:	ldp	x21, x22, [sp, #32]
  40ed84:	ldp	x29, x30, [sp], #48
  40ed88:	ret
  40ed8c:	nop
  40ed90:	stp	x29, x30, [sp, #-48]!
  40ed94:	mov	x29, sp
  40ed98:	bl	402340 <getuid@plt>
  40ed9c:	cbnz	w0, 40eda8 <ferror@plt+0xc498>
  40eda0:	ldp	x29, x30, [sp], #48
  40eda4:	ret
  40eda8:	bl	4022d0 <geteuid@plt>
  40edac:	cbz	w0, 40eda0 <ferror@plt+0xc490>
  40edb0:	str	x19, [sp, #16]
  40edb4:	bl	402620 <cap_get_proc@plt>
  40edb8:	mov	x19, x0
  40edbc:	cbz	x0, 40ee08 <ferror@plt+0xc4f8>
  40edc0:	add	x3, sp, #0x2c
  40edc4:	mov	w2, #0x2                   	// #2
  40edc8:	mov	w1, #0xc                   	// #12
  40edcc:	bl	4024d0 <cap_get_flag@plt>
  40edd0:	cbnz	w0, 40ee08 <ferror@plt+0xc4f8>
  40edd4:	ldr	w0, [sp, #44]
  40edd8:	cbnz	w0, 40edf4 <ferror@plt+0xc4e4>
  40eddc:	mov	x0, x19
  40ede0:	bl	402750 <cap_clear@plt>
  40ede4:	cbnz	w0, 40ee08 <ferror@plt+0xc4f8>
  40ede8:	mov	x0, x19
  40edec:	bl	402500 <cap_set_proc@plt>
  40edf0:	cbnz	w0, 40ee08 <ferror@plt+0xc4f8>
  40edf4:	mov	x0, x19
  40edf8:	bl	4027a0 <cap_free@plt>
  40edfc:	ldr	x19, [sp, #16]
  40ee00:	ldp	x29, x30, [sp], #48
  40ee04:	ret
  40ee08:	mov	w0, #0x1                   	// #1
  40ee0c:	bl	402270 <exit@plt>
  40ee10:	stp	x29, x30, [sp, #-64]!
  40ee14:	mov	x29, sp
  40ee18:	stp	x19, x20, [sp, #16]
  40ee1c:	mov	x19, x1
  40ee20:	str	x21, [sp, #32]
  40ee24:	mov	x21, x0
  40ee28:	mov	x0, x1
  40ee2c:	add	x1, sp, #0x38
  40ee30:	bl	4022c0 <strtod@plt>
  40ee34:	ldr	x20, [sp, #56]
  40ee38:	cmp	x20, x19
  40ee3c:	b.eq	40ef54 <ferror@plt+0xc644>  // b.none
  40ee40:	str	d8, [sp, #40]
  40ee44:	fmov	d8, d0
  40ee48:	ldrb	w0, [x20]
  40ee4c:	cbz	w0, 40ef20 <ferror@plt+0xc610>
  40ee50:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40ee54:	mov	x0, x20
  40ee58:	add	x1, x1, #0xae8
  40ee5c:	bl	4024e0 <strcasecmp@plt>
  40ee60:	cbz	w0, 40ef10 <ferror@plt+0xc600>
  40ee64:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40ee68:	mov	x0, x20
  40ee6c:	add	x1, x1, #0x320
  40ee70:	bl	4024e0 <strcasecmp@plt>
  40ee74:	cbz	w0, 40ef10 <ferror@plt+0xc600>
  40ee78:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ee7c:	mov	x0, x20
  40ee80:	add	x1, x1, #0x280
  40ee84:	bl	4024e0 <strcasecmp@plt>
  40ee88:	cbz	w0, 40ef10 <ferror@plt+0xc600>
  40ee8c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ee90:	mov	x0, x20
  40ee94:	add	x1, x1, #0x288
  40ee98:	bl	4024e0 <strcasecmp@plt>
  40ee9c:	cbz	w0, 40ef40 <ferror@plt+0xc630>
  40eea0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40eea4:	mov	x0, x20
  40eea8:	add	x1, x1, #0x290
  40eeac:	bl	4024e0 <strcasecmp@plt>
  40eeb0:	cbz	w0, 40ef40 <ferror@plt+0xc630>
  40eeb4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40eeb8:	mov	x0, x20
  40eebc:	add	x1, x1, #0x298
  40eec0:	bl	4024e0 <strcasecmp@plt>
  40eec4:	cbz	w0, 40ef40 <ferror@plt+0xc630>
  40eec8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40eecc:	mov	x0, x20
  40eed0:	add	x1, x1, #0x670
  40eed4:	bl	4024e0 <strcasecmp@plt>
  40eed8:	cbz	w0, 40ef20 <ferror@plt+0xc610>
  40eedc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40eee0:	mov	x0, x20
  40eee4:	add	x1, x1, #0x678
  40eee8:	bl	4024e0 <strcasecmp@plt>
  40eeec:	cbz	w0, 40ef20 <ferror@plt+0xc610>
  40eef0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40eef4:	mov	x0, x20
  40eef8:	add	x1, x1, #0x680
  40eefc:	bl	4024e0 <strcasecmp@plt>
  40ef00:	cbz	w0, 40ef20 <ferror@plt+0xc610>
  40ef04:	mov	w0, #0xffffffff            	// #-1
  40ef08:	ldr	d8, [sp, #40]
  40ef0c:	b	40ef30 <ferror@plt+0xc620>
  40ef10:	mov	x0, #0x848000000000        	// #145685290680320
  40ef14:	movk	x0, #0x412e, lsl #48
  40ef18:	fmov	d0, x0
  40ef1c:	fmul	d8, d8, d0
  40ef20:	fcvtzu	w1, d8
  40ef24:	mov	w0, #0x0                   	// #0
  40ef28:	ldr	d8, [sp, #40]
  40ef2c:	str	w1, [x21]
  40ef30:	ldp	x19, x20, [sp, #16]
  40ef34:	ldr	x21, [sp, #32]
  40ef38:	ldp	x29, x30, [sp], #64
  40ef3c:	ret
  40ef40:	mov	x0, #0x400000000000        	// #70368744177664
  40ef44:	movk	x0, #0x408f, lsl #48
  40ef48:	fmov	d0, x0
  40ef4c:	fmul	d8, d8, d0
  40ef50:	b	40ef20 <ferror@plt+0xc610>
  40ef54:	mov	w0, #0xffffffff            	// #-1
  40ef58:	b	40ef30 <ferror@plt+0xc620>
  40ef5c:	nop
  40ef60:	stp	x29, x30, [sp, #-32]!
  40ef64:	mov	w3, w0
  40ef68:	mov	w0, #0x423f                	// #16959
  40ef6c:	mov	x29, sp
  40ef70:	str	x19, [sp, #16]
  40ef74:	movk	w0, #0xf, lsl #16
  40ef78:	ucvtf	d0, w3
  40ef7c:	cmp	w3, w0
  40ef80:	mov	x19, x1
  40ef84:	b.hi	40efe8 <ferror@plt+0xc6d8>  // b.pmore
  40ef88:	cmp	w3, #0x3e7
  40ef8c:	b.hi	40efb4 <ferror@plt+0xc6a4>  // b.pmore
  40ef90:	mov	x0, x19
  40ef94:	mov	x1, #0x3f                  	// #63
  40ef98:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40ef9c:	add	x2, x2, #0x698
  40efa0:	bl	4023b0 <snprintf@plt>
  40efa4:	mov	x0, x19
  40efa8:	ldr	x19, [sp, #16]
  40efac:	ldp	x29, x30, [sp], #32
  40efb0:	ret
  40efb4:	mov	x0, #0x400000000000        	// #70368744177664
  40efb8:	mov	x1, #0x3f                  	// #63
  40efbc:	movk	x0, #0x408f, lsl #48
  40efc0:	fmov	d1, x0
  40efc4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40efc8:	mov	x0, x19
  40efcc:	fdiv	d0, d0, d1
  40efd0:	add	x2, x2, #0x690
  40efd4:	bl	4023b0 <snprintf@plt>
  40efd8:	mov	x0, x19
  40efdc:	ldr	x19, [sp, #16]
  40efe0:	ldp	x29, x30, [sp], #32
  40efe4:	ret
  40efe8:	mov	x0, #0x848000000000        	// #145685290680320
  40efec:	mov	x1, #0x3f                  	// #63
  40eff0:	movk	x0, #0x412e, lsl #48
  40eff4:	fmov	d1, x0
  40eff8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40effc:	mov	x0, x19
  40f000:	fdiv	d0, d0, d1
  40f004:	add	x2, x2, #0x688
  40f008:	bl	4023b0 <snprintf@plt>
  40f00c:	mov	x0, x19
  40f010:	ldr	x19, [sp, #16]
  40f014:	ldp	x29, x30, [sp], #32
  40f018:	ret
  40f01c:	nop
  40f020:	stp	x29, x30, [sp, #-64]!
  40f024:	mov	x29, sp
  40f028:	stp	x19, x20, [sp, #16]
  40f02c:	mov	x19, x1
  40f030:	str	x21, [sp, #32]
  40f034:	mov	x21, x0
  40f038:	mov	x0, x1
  40f03c:	add	x1, sp, #0x38
  40f040:	bl	4022c0 <strtod@plt>
  40f044:	ldr	x20, [sp, #56]
  40f048:	cmp	x20, x19
  40f04c:	b.eq	40f1b4 <ferror@plt+0xc8a4>  // b.none
  40f050:	str	d8, [sp, #40]
  40f054:	fmov	d8, d0
  40f058:	ldrb	w0, [x20]
  40f05c:	cbz	w0, 40f16c <ferror@plt+0xc85c>
  40f060:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40f064:	mov	x0, x20
  40f068:	add	x1, x1, #0xae8
  40f06c:	bl	4024e0 <strcasecmp@plt>
  40f070:	cbz	w0, 40f15c <ferror@plt+0xc84c>
  40f074:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40f078:	mov	x0, x20
  40f07c:	add	x1, x1, #0x320
  40f080:	bl	4024e0 <strcasecmp@plt>
  40f084:	cbz	w0, 40f15c <ferror@plt+0xc84c>
  40f088:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f08c:	mov	x0, x20
  40f090:	add	x1, x1, #0x280
  40f094:	bl	4024e0 <strcasecmp@plt>
  40f098:	cbz	w0, 40f15c <ferror@plt+0xc84c>
  40f09c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f0a0:	mov	x0, x20
  40f0a4:	add	x1, x1, #0x288
  40f0a8:	bl	4024e0 <strcasecmp@plt>
  40f0ac:	cbz	w0, 40f18c <ferror@plt+0xc87c>
  40f0b0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f0b4:	mov	x0, x20
  40f0b8:	add	x1, x1, #0x290
  40f0bc:	bl	4024e0 <strcasecmp@plt>
  40f0c0:	cbz	w0, 40f18c <ferror@plt+0xc87c>
  40f0c4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f0c8:	mov	x0, x20
  40f0cc:	add	x1, x1, #0x298
  40f0d0:	bl	4024e0 <strcasecmp@plt>
  40f0d4:	cbz	w0, 40f18c <ferror@plt+0xc87c>
  40f0d8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f0dc:	mov	x0, x20
  40f0e0:	add	x1, x1, #0x670
  40f0e4:	bl	4024e0 <strcasecmp@plt>
  40f0e8:	cbz	w0, 40f1a0 <ferror@plt+0xc890>
  40f0ec:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f0f0:	mov	x0, x20
  40f0f4:	add	x1, x1, #0x678
  40f0f8:	bl	4024e0 <strcasecmp@plt>
  40f0fc:	cbz	w0, 40f1a0 <ferror@plt+0xc890>
  40f100:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f104:	mov	x0, x20
  40f108:	add	x1, x1, #0x680
  40f10c:	bl	4024e0 <strcasecmp@plt>
  40f110:	cbz	w0, 40f1a0 <ferror@plt+0xc890>
  40f114:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f118:	mov	x0, x20
  40f11c:	add	x1, x1, #0x980
  40f120:	bl	4024e0 <strcasecmp@plt>
  40f124:	cbz	w0, 40f16c <ferror@plt+0xc85c>
  40f128:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f12c:	mov	x0, x20
  40f130:	add	x1, x1, #0x6a0
  40f134:	bl	4024e0 <strcasecmp@plt>
  40f138:	cbz	w0, 40f16c <ferror@plt+0xc85c>
  40f13c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f140:	mov	x0, x20
  40f144:	add	x1, x1, #0x6a8
  40f148:	bl	4024e0 <strcasecmp@plt>
  40f14c:	cbz	w0, 40f16c <ferror@plt+0xc85c>
  40f150:	mov	w0, #0xffffffff            	// #-1
  40f154:	ldr	d8, [sp, #40]
  40f158:	b	40f17c <ferror@plt+0xc86c>
  40f15c:	mov	x0, #0xcd6500000000        	// #225833675390976
  40f160:	movk	x0, #0x41cd, lsl #48
  40f164:	fmov	d0, x0
  40f168:	fmul	d8, d8, d0
  40f16c:	fcvtzs	d8, d8
  40f170:	mov	w0, #0x0                   	// #0
  40f174:	str	d8, [x21]
  40f178:	ldr	d8, [sp, #40]
  40f17c:	ldp	x19, x20, [sp, #16]
  40f180:	ldr	x21, [sp, #32]
  40f184:	ldp	x29, x30, [sp], #64
  40f188:	ret
  40f18c:	mov	x0, #0x848000000000        	// #145685290680320
  40f190:	movk	x0, #0x412e, lsl #48
  40f194:	fmov	d0, x0
  40f198:	fmul	d8, d8, d0
  40f19c:	b	40f16c <ferror@plt+0xc85c>
  40f1a0:	mov	x0, #0x400000000000        	// #70368744177664
  40f1a4:	movk	x0, #0x408f, lsl #48
  40f1a8:	fmov	d0, x0
  40f1ac:	fmul	d8, d8, d0
  40f1b0:	b	40f16c <ferror@plt+0xc85c>
  40f1b4:	mov	w0, #0xffffffff            	// #-1
  40f1b8:	b	40f17c <ferror@plt+0xc86c>
  40f1bc:	nop
  40f1c0:	stp	x29, x30, [sp, #-32]!
  40f1c4:	mov	x3, x0
  40f1c8:	mov	x0, #0xc9ff                	// #51711
  40f1cc:	mov	x29, sp
  40f1d0:	str	x19, [sp, #16]
  40f1d4:	movk	x0, #0x3b9a, lsl #16
  40f1d8:	scvtf	d0, x3
  40f1dc:	cmp	x3, x0
  40f1e0:	mov	x19, x1
  40f1e4:	b.gt	40f268 <ferror@plt+0xc958>
  40f1e8:	mov	x0, #0x423f                	// #16959
  40f1ec:	movk	x0, #0xf, lsl #16
  40f1f0:	cmp	x3, x0
  40f1f4:	b.gt	40f234 <ferror@plt+0xc924>
  40f1f8:	cmp	x3, #0x3e7
  40f1fc:	b.le	40f29c <ferror@plt+0xc98c>
  40f200:	mov	x0, #0x400000000000        	// #70368744177664
  40f204:	mov	x1, #0x3f                  	// #63
  40f208:	movk	x0, #0x408f, lsl #48
  40f20c:	fmov	d1, x0
  40f210:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f214:	mov	x0, x19
  40f218:	fdiv	d0, d0, d1
  40f21c:	add	x2, x2, #0x6c0
  40f220:	bl	4023b0 <snprintf@plt>
  40f224:	mov	x0, x19
  40f228:	ldr	x19, [sp, #16]
  40f22c:	ldp	x29, x30, [sp], #32
  40f230:	ret
  40f234:	mov	x0, #0x848000000000        	// #145685290680320
  40f238:	mov	x1, #0x3f                  	// #63
  40f23c:	movk	x0, #0x412e, lsl #48
  40f240:	fmov	d1, x0
  40f244:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f248:	mov	x0, x19
  40f24c:	fdiv	d0, d0, d1
  40f250:	add	x2, x2, #0x6b8
  40f254:	bl	4023b0 <snprintf@plt>
  40f258:	mov	x0, x19
  40f25c:	ldr	x19, [sp, #16]
  40f260:	ldp	x29, x30, [sp], #32
  40f264:	ret
  40f268:	mov	x0, #0xcd6500000000        	// #225833675390976
  40f26c:	mov	x1, #0x3f                  	// #63
  40f270:	movk	x0, #0x41cd, lsl #48
  40f274:	fmov	d1, x0
  40f278:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f27c:	mov	x0, x19
  40f280:	fdiv	d0, d0, d1
  40f284:	add	x2, x2, #0x6b0
  40f288:	bl	4023b0 <snprintf@plt>
  40f28c:	mov	x0, x19
  40f290:	ldr	x19, [sp, #16]
  40f294:	ldp	x29, x30, [sp], #32
  40f298:	ret
  40f29c:	mov	x0, x19
  40f2a0:	mov	x1, #0x3f                  	// #63
  40f2a4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f2a8:	add	x2, x2, #0x6c8
  40f2ac:	bl	4023b0 <snprintf@plt>
  40f2b0:	mov	x0, x19
  40f2b4:	ldr	x19, [sp, #16]
  40f2b8:	ldp	x29, x30, [sp], #32
  40f2bc:	ret
  40f2c0:	sub	sp, sp, #0x240
  40f2c4:	stp	x29, x30, [sp]
  40f2c8:	mov	x29, sp
  40f2cc:	stp	x19, x20, [sp, #16]
  40f2d0:	add	x20, sp, #0x40
  40f2d4:	stp	x21, x22, [sp, #32]
  40f2d8:	mov	x21, x0
  40f2dc:	mov	x22, x2
  40f2e0:	str	x23, [sp, #48]
  40f2e4:	mov	x23, x1
  40f2e8:	mov	x2, x21
  40f2ec:	mov	x0, x20
  40f2f0:	mov	w1, #0x200                 	// #512
  40f2f4:	bl	4028e0 <fgets@plt>
  40f2f8:	cbz	x0, 40f3e0 <ferror@plt+0xcad0>
  40f2fc:	ldrb	w3, [sp, #64]
  40f300:	mov	x19, x20
  40f304:	cmp	w3, #0x20
  40f308:	ccmp	w3, #0x9, #0x4, ne  // ne = any
  40f30c:	b.ne	40f320 <ferror@plt+0xca10>  // b.any
  40f310:	ldrb	w3, [x19, #1]!
  40f314:	cmp	w3, #0x20
  40f318:	ccmp	w3, #0x9, #0x4, ne  // ne = any
  40f31c:	b.eq	40f310 <ferror@plt+0xca00>  // b.none
  40f320:	cmp	w3, #0x23
  40f324:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  40f328:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40f32c:	b.eq	40f2e8 <ferror@plt+0xc9d8>  // b.none
  40f330:	mov	x3, x22
  40f334:	mov	x2, x23
  40f338:	mov	x0, x19
  40f33c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f340:	add	x1, x1, #0x748
  40f344:	bl	4027f0 <__isoc99_sscanf@plt>
  40f348:	cmp	w0, #0x2
  40f34c:	b.ne	40f36c <ferror@plt+0xca5c>  // b.any
  40f350:	mov	w0, #0x1                   	// #1
  40f354:	ldp	x29, x30, [sp]
  40f358:	ldp	x19, x20, [sp, #16]
  40f35c:	ldp	x21, x22, [sp, #32]
  40f360:	ldr	x23, [sp, #48]
  40f364:	add	sp, sp, #0x240
  40f368:	ret
  40f36c:	mov	x3, x22
  40f370:	mov	x2, x23
  40f374:	mov	x0, x19
  40f378:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f37c:	add	x1, x1, #0x758
  40f380:	bl	4027f0 <__isoc99_sscanf@plt>
  40f384:	cmp	w0, #0x2
  40f388:	b.eq	40f350 <ferror@plt+0xca40>  // b.none
  40f38c:	mov	x3, x22
  40f390:	mov	x2, x23
  40f394:	mov	x0, x19
  40f398:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f39c:	add	x1, x1, #0x768
  40f3a0:	bl	4027f0 <__isoc99_sscanf@plt>
  40f3a4:	cmp	w0, #0x2
  40f3a8:	b.eq	40f350 <ferror@plt+0xca40>  // b.none
  40f3ac:	mov	x2, x23
  40f3b0:	mov	x3, x22
  40f3b4:	mov	x0, x19
  40f3b8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f3bc:	add	x1, x1, #0x770
  40f3c0:	bl	4027f0 <__isoc99_sscanf@plt>
  40f3c4:	cmp	w0, #0x2
  40f3c8:	b.eq	40f350 <ferror@plt+0xca40>  // b.none
  40f3cc:	mov	x1, x19
  40f3d0:	mov	x0, x22
  40f3d4:	bl	402710 <strcpy@plt>
  40f3d8:	mov	w0, #0xffffffff            	// #-1
  40f3dc:	b	40f354 <ferror@plt+0xca44>
  40f3e0:	mov	w0, #0x0                   	// #0
  40f3e4:	ldp	x29, x30, [sp]
  40f3e8:	ldp	x19, x20, [sp, #16]
  40f3ec:	ldp	x21, x22, [sp, #32]
  40f3f0:	ldr	x23, [sp, #48]
  40f3f4:	add	sp, sp, #0x240
  40f3f8:	ret
  40f3fc:	nop
  40f400:	sub	sp, sp, #0x250
  40f404:	mov	x2, #0x1f0                 	// #496
  40f408:	stp	x29, x30, [sp]
  40f40c:	mov	x29, sp
  40f410:	stp	x23, x24, [sp, #48]
  40f414:	mov	x24, x0
  40f418:	mov	x23, x1
  40f41c:	add	x0, sp, #0x60
  40f420:	mov	w1, #0x0                   	// #0
  40f424:	stp	xzr, xzr, [sp, #80]
  40f428:	bl	402490 <memset@plt>
  40f42c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40f430:	mov	x0, x24
  40f434:	add	x1, x1, #0xa60
  40f438:	bl	402730 <fopen64@plt>
  40f43c:	cbz	x0, 40f4b0 <ferror@plt+0xcba0>
  40f440:	stp	x19, x20, [sp, #16]
  40f444:	mov	x20, x0
  40f448:	stp	x21, x22, [sp, #32]
  40f44c:	add	x21, sp, #0x50
  40f450:	add	x22, sp, #0x4c
  40f454:	nop
  40f458:	mov	x2, x21
  40f45c:	mov	x1, x22
  40f460:	mov	x0, x20
  40f464:	bl	40f2c0 <ferror@plt+0xc9b0>
  40f468:	cbz	w0, 40f4a0 <ferror@plt+0xcb90>
  40f46c:	cmn	w0, #0x1
  40f470:	b.eq	40f4c0 <ferror@plt+0xcbb0>  // b.none
  40f474:	ldr	w19, [sp, #76]
  40f478:	cmp	w19, #0x100
  40f47c:	b.hi	40f458 <ferror@plt+0xcb48>  // b.pmore
  40f480:	mov	x0, x21
  40f484:	bl	402510 <strdup@plt>
  40f488:	str	x0, [x23, w19, sxtw #3]
  40f48c:	mov	x2, x21
  40f490:	mov	x1, x22
  40f494:	mov	x0, x20
  40f498:	bl	40f2c0 <ferror@plt+0xc9b0>
  40f49c:	cbnz	w0, 40f46c <ferror@plt+0xcb5c>
  40f4a0:	mov	x0, x20
  40f4a4:	bl	4023f0 <fclose@plt>
  40f4a8:	ldp	x19, x20, [sp, #16]
  40f4ac:	ldp	x21, x22, [sp, #32]
  40f4b0:	ldp	x29, x30, [sp]
  40f4b4:	ldp	x23, x24, [sp, #48]
  40f4b8:	add	sp, sp, #0x250
  40f4bc:	ret
  40f4c0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40f4c4:	mov	x3, x21
  40f4c8:	mov	x2, x24
  40f4cc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f4d0:	ldr	x0, [x0, #3984]
  40f4d4:	add	x1, x1, #0x778
  40f4d8:	ldr	x0, [x0]
  40f4dc:	bl	4028d0 <fprintf@plt>
  40f4e0:	mov	x0, x20
  40f4e4:	bl	4023f0 <fclose@plt>
  40f4e8:	ldp	x29, x30, [sp]
  40f4ec:	ldp	x19, x20, [sp, #16]
  40f4f0:	ldp	x21, x22, [sp, #32]
  40f4f4:	ldp	x23, x24, [sp, #48]
  40f4f8:	add	sp, sp, #0x250
  40f4fc:	ret
  40f500:	mov	x12, #0x1040                	// #4160
  40f504:	sub	sp, sp, x12
  40f508:	adrp	x2, 437000 <stdin@@GLIBC_2.17+0x3230>
  40f50c:	mov	w3, #0x1                   	// #1
  40f510:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40f514:	add	x0, x0, #0x798
  40f518:	stp	x29, x30, [sp]
  40f51c:	mov	x29, sp
  40f520:	stp	x23, x24, [sp, #48]
  40f524:	adrp	x24, 430000 <memcpy@GLIBC_2.17>
  40f528:	add	x1, x24, #0x540
  40f52c:	str	w3, [x2, #1400]
  40f530:	bl	40f400 <ferror@plt+0xcaf0>
  40f534:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40f538:	add	x0, x0, #0x7b0
  40f53c:	bl	402360 <opendir@plt>
  40f540:	cbz	x0, 40f5ec <ferror@plt+0xccdc>
  40f544:	adrp	x23, 419000 <ferror@plt+0x166f0>
  40f548:	add	x23, x23, #0x7d8
  40f54c:	stp	x19, x20, [sp, #16]
  40f550:	mov	x20, x0
  40f554:	stp	x21, x22, [sp, #32]
  40f558:	adrp	x21, 419000 <ferror@plt+0x166f0>
  40f55c:	add	x22, sp, #0x40
  40f560:	add	x21, x21, #0x7d0
  40f564:	nop
  40f568:	mov	x0, x20
  40f56c:	bl	402680 <readdir64@plt>
  40f570:	mov	x1, x0
  40f574:	cbz	x0, 40f5dc <ferror@plt+0xcccc>
  40f578:	add	x19, x1, #0x13
  40f57c:	ldrb	w1, [x1, #19]
  40f580:	mov	x0, x19
  40f584:	cmp	w1, #0x2e
  40f588:	b.eq	40f568 <ferror@plt+0xcc58>  // b.none
  40f58c:	bl	402260 <strlen@plt>
  40f590:	subs	x2, x0, #0x5
  40f594:	mov	x1, x21
  40f598:	b.ls	40f568 <ferror@plt+0xcc58>  // b.plast
  40f59c:	add	x0, x19, x2
  40f5a0:	bl	4025f0 <strcmp@plt>
  40f5a4:	mov	x3, x19
  40f5a8:	mov	w4, w0
  40f5ac:	mov	x2, x23
  40f5b0:	mov	x0, x22
  40f5b4:	mov	x1, #0x1000                	// #4096
  40f5b8:	cbnz	w4, 40f568 <ferror@plt+0xcc58>
  40f5bc:	bl	4023b0 <snprintf@plt>
  40f5c0:	add	x1, x24, #0x540
  40f5c4:	mov	x0, x22
  40f5c8:	bl	40f400 <ferror@plt+0xcaf0>
  40f5cc:	mov	x0, x20
  40f5d0:	bl	402680 <readdir64@plt>
  40f5d4:	mov	x1, x0
  40f5d8:	cbnz	x0, 40f578 <ferror@plt+0xcc68>
  40f5dc:	mov	x0, x20
  40f5e0:	bl	402520 <closedir@plt>
  40f5e4:	ldp	x19, x20, [sp, #16]
  40f5e8:	ldp	x21, x22, [sp, #32]
  40f5ec:	mov	x12, #0x1040                	// #4160
  40f5f0:	ldp	x29, x30, [sp]
  40f5f4:	ldp	x23, x24, [sp, #48]
  40f5f8:	add	sp, sp, x12
  40f5fc:	ret
  40f600:	sub	sp, sp, #0x250
  40f604:	mov	x2, #0x1f0                 	// #496
  40f608:	stp	x29, x30, [sp]
  40f60c:	mov	x29, sp
  40f610:	stp	x21, x22, [sp, #32]
  40f614:	mov	x22, x1
  40f618:	mov	w1, #0x0                   	// #0
  40f61c:	stp	x23, x24, [sp, #48]
  40f620:	mov	x24, x0
  40f624:	add	x0, sp, #0x60
  40f628:	stp	xzr, xzr, [sp, #80]
  40f62c:	bl	402490 <memset@plt>
  40f630:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40f634:	mov	x0, x24
  40f638:	add	x1, x1, #0xa60
  40f63c:	bl	402730 <fopen64@plt>
  40f640:	cbz	x0, 40f6d4 <ferror@plt+0xcdc4>
  40f644:	mov	x21, x0
  40f648:	add	x23, sp, #0x4c
  40f64c:	stp	x19, x20, [sp, #16]
  40f650:	add	x20, sp, #0x50
  40f654:	mov	x2, x20
  40f658:	mov	x1, x23
  40f65c:	mov	x0, x21
  40f660:	bl	40f2c0 <ferror@plt+0xc9b0>
  40f664:	mov	w2, w0
  40f668:	mov	x0, #0x18                  	// #24
  40f66c:	cbz	w2, 40f6c8 <ferror@plt+0xcdb8>
  40f670:	cmn	w2, #0x1
  40f674:	b.eq	40f6e8 <ferror@plt+0xcdd8>  // b.none
  40f678:	ldr	w2, [sp, #76]
  40f67c:	tbnz	w2, #31, 40f654 <ferror@plt+0xcd44>
  40f680:	bl	402410 <malloc@plt>
  40f684:	mov	x19, x0
  40f688:	ldr	w1, [sp, #76]
  40f68c:	mov	x0, x20
  40f690:	str	w1, [x19, #16]
  40f694:	bl	402510 <strdup@plt>
  40f698:	str	x0, [x19, #8]
  40f69c:	ldrb	w1, [sp, #76]
  40f6a0:	mov	x2, x20
  40f6a4:	ldr	x0, [x22, x1, lsl #3]
  40f6a8:	str	x19, [x22, x1, lsl #3]
  40f6ac:	mov	x1, x23
  40f6b0:	str	x0, [x19]
  40f6b4:	mov	x0, x21
  40f6b8:	bl	40f2c0 <ferror@plt+0xc9b0>
  40f6bc:	mov	w2, w0
  40f6c0:	mov	x0, #0x18                  	// #24
  40f6c4:	cbnz	w2, 40f670 <ferror@plt+0xcd60>
  40f6c8:	mov	x0, x21
  40f6cc:	bl	4023f0 <fclose@plt>
  40f6d0:	ldp	x19, x20, [sp, #16]
  40f6d4:	ldp	x29, x30, [sp]
  40f6d8:	ldp	x21, x22, [sp, #32]
  40f6dc:	ldp	x23, x24, [sp, #48]
  40f6e0:	add	sp, sp, #0x250
  40f6e4:	ret
  40f6e8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40f6ec:	mov	x3, x20
  40f6f0:	mov	x2, x24
  40f6f4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f6f8:	ldr	x0, [x0, #3984]
  40f6fc:	add	x1, x1, #0x778
  40f700:	ldr	x0, [x0]
  40f704:	bl	4028d0 <fprintf@plt>
  40f708:	mov	x0, x21
  40f70c:	bl	4023f0 <fclose@plt>
  40f710:	ldp	x29, x30, [sp]
  40f714:	ldp	x19, x20, [sp, #16]
  40f718:	ldp	x21, x22, [sp, #32]
  40f71c:	ldp	x23, x24, [sp, #48]
  40f720:	add	sp, sp, #0x250
  40f724:	ret
  40f728:	mov	x12, #0x1040                	// #4160
  40f72c:	sub	sp, sp, x12
  40f730:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3230>
  40f734:	mov	w1, #0x1                   	// #1
  40f738:	stp	x29, x30, [sp]
  40f73c:	mov	x29, sp
  40f740:	stp	x19, x20, [sp, #16]
  40f744:	adrp	x20, 430000 <memcpy@GLIBC_2.17>
  40f748:	add	x2, x20, #0x540
  40f74c:	add	x2, x2, #0x800
  40f750:	str	w1, [x0, #1404]
  40f754:	mov	x0, #0x0                   	// #0
  40f758:	stp	x21, x22, [sp, #32]
  40f75c:	nop
  40f760:	ldr	x1, [x2, x0, lsl #3]
  40f764:	cbz	x1, 40f76c <ferror@plt+0xce5c>
  40f768:	str	w0, [x1, #16]
  40f76c:	add	x0, x0, #0x1
  40f770:	cmp	x0, #0x100
  40f774:	b.ne	40f760 <ferror@plt+0xce50>  // b.any
  40f778:	add	x1, x20, #0x540
  40f77c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40f780:	add	x1, x1, #0x800
  40f784:	add	x0, x0, #0x7f8
  40f788:	bl	40f600 <ferror@plt+0xccf0>
  40f78c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40f790:	add	x0, x0, #0x810
  40f794:	bl	402360 <opendir@plt>
  40f798:	mov	x21, x0
  40f79c:	cbz	x0, 40f83c <ferror@plt+0xcf2c>
  40f7a0:	adrp	x22, 419000 <ferror@plt+0x166f0>
  40f7a4:	add	x22, x22, #0x7d0
  40f7a8:	stp	x23, x24, [sp, #48]
  40f7ac:	adrp	x24, 419000 <ferror@plt+0x166f0>
  40f7b0:	add	x23, sp, #0x40
  40f7b4:	add	x24, x24, #0x830
  40f7b8:	mov	x0, x21
  40f7bc:	bl	402680 <readdir64@plt>
  40f7c0:	mov	x1, x0
  40f7c4:	cbz	x0, 40f830 <ferror@plt+0xcf20>
  40f7c8:	add	x19, x1, #0x13
  40f7cc:	ldrb	w1, [x1, #19]
  40f7d0:	mov	x0, x19
  40f7d4:	cmp	w1, #0x2e
  40f7d8:	b.eq	40f7b8 <ferror@plt+0xcea8>  // b.none
  40f7dc:	bl	402260 <strlen@plt>
  40f7e0:	subs	x2, x0, #0x5
  40f7e4:	mov	x1, x22
  40f7e8:	b.ls	40f7b8 <ferror@plt+0xcea8>  // b.plast
  40f7ec:	add	x0, x19, x2
  40f7f0:	bl	4025f0 <strcmp@plt>
  40f7f4:	mov	x3, x19
  40f7f8:	mov	w4, w0
  40f7fc:	mov	x2, x24
  40f800:	mov	x0, x23
  40f804:	mov	x1, #0x1000                	// #4096
  40f808:	cbnz	w4, 40f7b8 <ferror@plt+0xcea8>
  40f80c:	bl	4023b0 <snprintf@plt>
  40f810:	add	x1, x20, #0x540
  40f814:	mov	x0, x23
  40f818:	add	x1, x1, #0x800
  40f81c:	bl	40f600 <ferror@plt+0xccf0>
  40f820:	mov	x0, x21
  40f824:	bl	402680 <readdir64@plt>
  40f828:	mov	x1, x0
  40f82c:	cbnz	x0, 40f7c8 <ferror@plt+0xceb8>
  40f830:	mov	x0, x21
  40f834:	bl	402520 <closedir@plt>
  40f838:	ldp	x23, x24, [sp, #48]
  40f83c:	mov	x12, #0x1040                	// #4160
  40f840:	ldp	x29, x30, [sp]
  40f844:	ldp	x19, x20, [sp, #16]
  40f848:	ldp	x21, x22, [sp, #32]
  40f84c:	add	sp, sp, x12
  40f850:	ret
  40f854:	nop
  40f858:	stp	x29, x30, [sp, #-64]!
  40f85c:	mov	w3, w0
  40f860:	cmp	w0, #0xff
  40f864:	mov	x29, sp
  40f868:	stp	x19, x20, [sp, #16]
  40f86c:	mov	x19, x1
  40f870:	b.hi	40f8d0 <ferror@plt+0xcfc0>  // b.pmore
  40f874:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40f878:	ldr	x0, [x0, #4008]
  40f87c:	ldr	w0, [x0]
  40f880:	cbnz	w0, 40f8d0 <ferror@plt+0xcfc0>
  40f884:	adrp	x20, 430000 <memcpy@GLIBC_2.17>
  40f888:	add	x20, x20, #0x540
  40f88c:	str	x21, [sp, #32]
  40f890:	sxtw	x21, w3
  40f894:	ldr	x0, [x20, x21, lsl #3]
  40f898:	cbz	x0, 40f8ac <ferror@plt+0xcf9c>
  40f89c:	ldp	x19, x20, [sp, #16]
  40f8a0:	ldr	x21, [sp, #32]
  40f8a4:	ldp	x29, x30, [sp], #64
  40f8a8:	ret
  40f8ac:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3230>
  40f8b0:	ldr	w0, [x0, #1400]
  40f8b4:	cbnz	w0, 40f8cc <ferror@plt+0xcfbc>
  40f8b8:	stp	w3, w2, [sp, #56]
  40f8bc:	bl	40f500 <ferror@plt+0xcbf0>
  40f8c0:	ldr	x0, [x20, x21, lsl #3]
  40f8c4:	ldp	w3, w2, [sp, #56]
  40f8c8:	cbnz	x0, 40f89c <ferror@plt+0xcf8c>
  40f8cc:	ldr	x21, [sp, #32]
  40f8d0:	sxtw	x1, w2
  40f8d4:	mov	x0, x19
  40f8d8:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40f8dc:	add	x2, x2, #0x950
  40f8e0:	bl	4023b0 <snprintf@plt>
  40f8e4:	mov	x0, x19
  40f8e8:	ldp	x19, x20, [sp, #16]
  40f8ec:	ldp	x29, x30, [sp], #64
  40f8f0:	ret
  40f8f4:	nop
  40f8f8:	stp	x29, x30, [sp, #-96]!
  40f8fc:	mov	x29, sp
  40f900:	stp	x19, x20, [sp, #16]
  40f904:	stp	x23, x24, [sp, #48]
  40f908:	adrp	x23, 437000 <stdin@@GLIBC_2.17+0x3230>
  40f90c:	add	x19, x23, #0x578
  40f910:	mov	x24, x0
  40f914:	stp	x21, x22, [sp, #32]
  40f918:	mov	x21, x1
  40f91c:	ldr	x0, [x19, #8]
  40f920:	cbz	x0, 40f92c <ferror@plt+0xd01c>
  40f924:	bl	4025f0 <strcmp@plt>
  40f928:	cbz	w0, 40f994 <ferror@plt+0xd084>
  40f92c:	ldr	w0, [x23, #1400]
  40f930:	str	x25, [sp, #64]
  40f934:	cbz	w0, 40f9b0 <ferror@plt+0xd0a0>
  40f938:	adrp	x22, 430000 <memcpy@GLIBC_2.17>
  40f93c:	mov	x19, #0x0                   	// #0
  40f940:	add	x22, x22, #0x540
  40f944:	b	40f954 <ferror@plt+0xd044>
  40f948:	add	x19, x19, #0x1
  40f94c:	cmp	x19, #0x100
  40f950:	b.eq	40f9b8 <ferror@plt+0xd0a8>  // b.none
  40f954:	ldr	x20, [x22, x19, lsl #3]
  40f958:	mov	x1, x21
  40f95c:	sxtw	x25, w19
  40f960:	mov	x0, x20
  40f964:	cbz	x20, 40f948 <ferror@plt+0xd038>
  40f968:	bl	4025f0 <strcmp@plt>
  40f96c:	cbnz	w0, 40f948 <ferror@plt+0xd038>
  40f970:	add	x23, x23, #0x578
  40f974:	stp	x20, x25, [x23, #8]
  40f978:	ldr	x25, [sp, #64]
  40f97c:	str	w19, [x24]
  40f980:	ldp	x19, x20, [sp, #16]
  40f984:	ldp	x21, x22, [sp, #32]
  40f988:	ldp	x23, x24, [sp, #48]
  40f98c:	ldp	x29, x30, [sp], #96
  40f990:	ret
  40f994:	ldr	x1, [x19, #16]
  40f998:	str	w1, [x24]
  40f99c:	ldp	x19, x20, [sp, #16]
  40f9a0:	ldp	x21, x22, [sp, #32]
  40f9a4:	ldp	x23, x24, [sp, #48]
  40f9a8:	ldp	x29, x30, [sp], #96
  40f9ac:	ret
  40f9b0:	bl	40f500 <ferror@plt+0xcbf0>
  40f9b4:	b	40f938 <ferror@plt+0xd028>
  40f9b8:	add	x1, sp, #0x58
  40f9bc:	mov	w2, #0x0                   	// #0
  40f9c0:	mov	x0, x21
  40f9c4:	add	x23, x23, #0x578
  40f9c8:	bl	402250 <strtoul@plt>
  40f9cc:	mov	x1, x0
  40f9d0:	ldr	x2, [sp, #88]
  40f9d4:	str	x0, [x23, #16]
  40f9d8:	cmp	x2, #0x0
  40f9dc:	ccmp	x2, x21, #0x4, ne  // ne = any
  40f9e0:	b.eq	40fa14 <ferror@plt+0xd104>  // b.none
  40f9e4:	ldrb	w0, [x2]
  40f9e8:	cmp	x1, #0xff
  40f9ec:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  40f9f0:	b.ne	40fa14 <ferror@plt+0xd104>  // b.any
  40f9f4:	ldr	x25, [sp, #64]
  40f9f8:	str	w1, [x24]
  40f9fc:	mov	w0, #0x0                   	// #0
  40fa00:	ldp	x19, x20, [sp, #16]
  40fa04:	ldp	x21, x22, [sp, #32]
  40fa08:	ldp	x23, x24, [sp, #48]
  40fa0c:	ldp	x29, x30, [sp], #96
  40fa10:	ret
  40fa14:	mov	w0, #0xffffffff            	// #-1
  40fa18:	ldr	x25, [sp, #64]
  40fa1c:	b	40f980 <ferror@plt+0xd070>
  40fa20:	stp	x29, x30, [sp, #-64]!
  40fa24:	mov	w3, w0
  40fa28:	cmp	w0, #0xff
  40fa2c:	mov	x29, sp
  40fa30:	stp	x19, x20, [sp, #16]
  40fa34:	mov	x19, x1
  40fa38:	b.hi	40fab4 <ferror@plt+0xd1a4>  // b.pmore
  40fa3c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40fa40:	ldr	x0, [x0, #4008]
  40fa44:	ldr	w0, [x0]
  40fa48:	cbnz	w0, 40fab4 <ferror@plt+0xd1a4>
  40fa4c:	adrp	x20, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fa50:	add	x20, x20, #0x640
  40fa54:	sub	x20, x20, #0x100
  40fa58:	str	x21, [sp, #32]
  40fa5c:	sxtw	x21, w3
  40fa60:	ldr	x0, [x20, x21, lsl #3]
  40fa64:	cbz	x0, 40fa78 <ferror@plt+0xd168>
  40fa68:	ldp	x19, x20, [sp, #16]
  40fa6c:	ldr	x21, [sp, #32]
  40fa70:	ldp	x29, x30, [sp], #64
  40fa74:	ret
  40fa78:	adrp	x4, 437000 <stdin@@GLIBC_2.17+0x3230>
  40fa7c:	add	x4, x4, #0x578
  40fa80:	ldr	w0, [x4, #24]
  40fa84:	cbnz	w0, 40fab0 <ferror@plt+0xd1a0>
  40fa88:	mov	w5, #0x1                   	// #1
  40fa8c:	mov	x1, x20
  40fa90:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40fa94:	add	x0, x0, #0x850
  40fa98:	str	w5, [x4, #24]
  40fa9c:	stp	w3, w2, [sp, #56]
  40faa0:	bl	40f400 <ferror@plt+0xcaf0>
  40faa4:	ldr	x0, [x20, x21, lsl #3]
  40faa8:	ldp	w3, w2, [sp, #56]
  40faac:	cbnz	x0, 40fa68 <ferror@plt+0xd158>
  40fab0:	ldr	x21, [sp, #32]
  40fab4:	sxtw	x1, w2
  40fab8:	mov	x0, x19
  40fabc:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40fac0:	add	x2, x2, #0xc80
  40fac4:	bl	4023b0 <snprintf@plt>
  40fac8:	mov	x0, x19
  40facc:	ldp	x19, x20, [sp, #16]
  40fad0:	ldp	x29, x30, [sp], #64
  40fad4:	ret
  40fad8:	stp	x29, x30, [sp, #-96]!
  40fadc:	mov	x29, sp
  40fae0:	stp	x19, x20, [sp, #16]
  40fae4:	stp	x21, x22, [sp, #32]
  40fae8:	adrp	x22, 437000 <stdin@@GLIBC_2.17+0x3230>
  40faec:	add	x19, x22, #0x578
  40faf0:	stp	x23, x24, [sp, #48]
  40faf4:	mov	x23, x0
  40faf8:	mov	x24, x1
  40fafc:	ldr	x0, [x19, #32]
  40fb00:	cbz	x0, 40fb0c <ferror@plt+0xd1fc>
  40fb04:	bl	4025f0 <strcmp@plt>
  40fb08:	cbz	w0, 40fb7c <ferror@plt+0xd26c>
  40fb0c:	add	x2, x22, #0x578
  40fb10:	adrp	x21, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fb14:	ldr	w0, [x2, #24]
  40fb18:	str	x25, [sp, #64]
  40fb1c:	cbz	w0, 40fb98 <ferror@plt+0xd288>
  40fb20:	add	x21, x21, #0x640
  40fb24:	mov	x19, #0x0                   	// #0
  40fb28:	sub	x21, x21, #0x100
  40fb2c:	b	40fb3c <ferror@plt+0xd22c>
  40fb30:	add	x19, x19, #0x1
  40fb34:	cmp	x19, #0x100
  40fb38:	b.eq	40fbb8 <ferror@plt+0xd2a8>  // b.none
  40fb3c:	ldr	x20, [x21, x19, lsl #3]
  40fb40:	mov	x1, x24
  40fb44:	sxtw	x25, w19
  40fb48:	mov	x0, x20
  40fb4c:	cbz	x20, 40fb30 <ferror@plt+0xd220>
  40fb50:	bl	4025f0 <strcmp@plt>
  40fb54:	cbnz	w0, 40fb30 <ferror@plt+0xd220>
  40fb58:	add	x22, x22, #0x578
  40fb5c:	stp	x20, x25, [x22, #32]
  40fb60:	ldr	x25, [sp, #64]
  40fb64:	str	w19, [x23]
  40fb68:	ldp	x19, x20, [sp, #16]
  40fb6c:	ldp	x21, x22, [sp, #32]
  40fb70:	ldp	x23, x24, [sp, #48]
  40fb74:	ldp	x29, x30, [sp], #96
  40fb78:	ret
  40fb7c:	ldr	x1, [x19, #40]
  40fb80:	str	w1, [x23]
  40fb84:	ldp	x19, x20, [sp, #16]
  40fb88:	ldp	x21, x22, [sp, #32]
  40fb8c:	ldp	x23, x24, [sp, #48]
  40fb90:	ldp	x29, x30, [sp], #96
  40fb94:	ret
  40fb98:	mov	w3, #0x1                   	// #1
  40fb9c:	add	x1, x21, #0x640
  40fba0:	sub	x1, x1, #0x100
  40fba4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40fba8:	add	x0, x0, #0x850
  40fbac:	str	w3, [x2, #24]
  40fbb0:	bl	40f400 <ferror@plt+0xcaf0>
  40fbb4:	b	40fb20 <ferror@plt+0xd210>
  40fbb8:	add	x1, sp, #0x58
  40fbbc:	mov	w2, #0x0                   	// #0
  40fbc0:	mov	x0, x24
  40fbc4:	add	x22, x22, #0x578
  40fbc8:	bl	402250 <strtoul@plt>
  40fbcc:	mov	x1, x0
  40fbd0:	ldr	x2, [sp, #88]
  40fbd4:	str	x0, [x22, #40]
  40fbd8:	cmp	x2, #0x0
  40fbdc:	ccmp	x2, x24, #0x4, ne  // ne = any
  40fbe0:	b.eq	40fc14 <ferror@plt+0xd304>  // b.none
  40fbe4:	ldrb	w0, [x2]
  40fbe8:	cmp	x1, #0xff
  40fbec:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  40fbf0:	b.ne	40fc14 <ferror@plt+0xd304>  // b.any
  40fbf4:	ldr	x25, [sp, #64]
  40fbf8:	str	w1, [x23]
  40fbfc:	mov	w0, #0x0                   	// #0
  40fc00:	ldp	x19, x20, [sp, #16]
  40fc04:	ldp	x21, x22, [sp, #32]
  40fc08:	ldp	x23, x24, [sp, #48]
  40fc0c:	ldp	x29, x30, [sp], #96
  40fc10:	ret
  40fc14:	mov	w0, #0xffffffff            	// #-1
  40fc18:	ldr	x25, [sp, #64]
  40fc1c:	b	40fb68 <ferror@plt+0xd258>
  40fc20:	stp	x29, x30, [sp, #-64]!
  40fc24:	mov	w3, w0
  40fc28:	cmp	w0, #0xff
  40fc2c:	mov	x29, sp
  40fc30:	stp	x19, x20, [sp, #16]
  40fc34:	mov	x19, x1
  40fc38:	b.hi	40fcb4 <ferror@plt+0xd3a4>  // b.pmore
  40fc3c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40fc40:	ldr	x0, [x0, #4008]
  40fc44:	ldr	w0, [x0]
  40fc48:	cbnz	w0, 40fcb4 <ferror@plt+0xd3a4>
  40fc4c:	adrp	x20, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fc50:	add	x20, x20, #0x640
  40fc54:	add	x20, x20, #0x700
  40fc58:	str	x21, [sp, #32]
  40fc5c:	sxtw	x21, w3
  40fc60:	ldr	x0, [x20, x21, lsl #3]
  40fc64:	cbz	x0, 40fc78 <ferror@plt+0xd368>
  40fc68:	ldp	x19, x20, [sp, #16]
  40fc6c:	ldr	x21, [sp, #32]
  40fc70:	ldp	x29, x30, [sp], #64
  40fc74:	ret
  40fc78:	adrp	x4, 437000 <stdin@@GLIBC_2.17+0x3230>
  40fc7c:	add	x4, x4, #0x578
  40fc80:	ldr	w0, [x4, #48]
  40fc84:	cbnz	w0, 40fcb0 <ferror@plt+0xd3a0>
  40fc88:	mov	w5, #0x1                   	// #1
  40fc8c:	mov	x1, x20
  40fc90:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40fc94:	add	x0, x0, #0x868
  40fc98:	str	w5, [x4, #48]
  40fc9c:	stp	w3, w2, [sp, #56]
  40fca0:	bl	40f400 <ferror@plt+0xcaf0>
  40fca4:	ldr	x0, [x20, x21, lsl #3]
  40fca8:	ldp	w3, w2, [sp, #56]
  40fcac:	cbnz	x0, 40fc68 <ferror@plt+0xd358>
  40fcb0:	ldr	x21, [sp, #32]
  40fcb4:	sxtw	x1, w2
  40fcb8:	mov	x0, x19
  40fcbc:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40fcc0:	add	x2, x2, #0xc80
  40fcc4:	bl	4023b0 <snprintf@plt>
  40fcc8:	mov	x0, x19
  40fccc:	ldp	x19, x20, [sp, #16]
  40fcd0:	ldp	x29, x30, [sp], #64
  40fcd4:	ret
  40fcd8:	stp	x29, x30, [sp, #-96]!
  40fcdc:	mov	x29, sp
  40fce0:	stp	x19, x20, [sp, #16]
  40fce4:	stp	x21, x22, [sp, #32]
  40fce8:	adrp	x22, 437000 <stdin@@GLIBC_2.17+0x3230>
  40fcec:	add	x19, x22, #0x578
  40fcf0:	stp	x23, x24, [sp, #48]
  40fcf4:	mov	x23, x0
  40fcf8:	mov	x24, x1
  40fcfc:	ldr	x0, [x19, #56]
  40fd00:	cbz	x0, 40fd0c <ferror@plt+0xd3fc>
  40fd04:	bl	4025f0 <strcmp@plt>
  40fd08:	cbz	w0, 40fd7c <ferror@plt+0xd46c>
  40fd0c:	add	x2, x22, #0x578
  40fd10:	adrp	x21, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fd14:	ldr	w0, [x2, #48]
  40fd18:	str	x25, [sp, #64]
  40fd1c:	cbz	w0, 40fd98 <ferror@plt+0xd488>
  40fd20:	add	x21, x21, #0x640
  40fd24:	mov	x19, #0x0                   	// #0
  40fd28:	add	x21, x21, #0x700
  40fd2c:	b	40fd3c <ferror@plt+0xd42c>
  40fd30:	add	x19, x19, #0x1
  40fd34:	cmp	x19, #0x100
  40fd38:	b.eq	40fdb8 <ferror@plt+0xd4a8>  // b.none
  40fd3c:	ldr	x20, [x21, x19, lsl #3]
  40fd40:	mov	x1, x24
  40fd44:	sxtw	x25, w19
  40fd48:	mov	x0, x20
  40fd4c:	cbz	x20, 40fd30 <ferror@plt+0xd420>
  40fd50:	bl	4025f0 <strcmp@plt>
  40fd54:	cbnz	w0, 40fd30 <ferror@plt+0xd420>
  40fd58:	add	x22, x22, #0x578
  40fd5c:	stp	x20, x25, [x22, #56]
  40fd60:	ldr	x25, [sp, #64]
  40fd64:	str	w19, [x23]
  40fd68:	ldp	x19, x20, [sp, #16]
  40fd6c:	ldp	x21, x22, [sp, #32]
  40fd70:	ldp	x23, x24, [sp, #48]
  40fd74:	ldp	x29, x30, [sp], #96
  40fd78:	ret
  40fd7c:	ldr	x1, [x19, #64]
  40fd80:	str	w1, [x23]
  40fd84:	ldp	x19, x20, [sp, #16]
  40fd88:	ldp	x21, x22, [sp, #32]
  40fd8c:	ldp	x23, x24, [sp, #48]
  40fd90:	ldp	x29, x30, [sp], #96
  40fd94:	ret
  40fd98:	mov	w3, #0x1                   	// #1
  40fd9c:	add	x1, x21, #0x640
  40fda0:	add	x1, x1, #0x700
  40fda4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40fda8:	add	x0, x0, #0x868
  40fdac:	str	w3, [x2, #48]
  40fdb0:	bl	40f400 <ferror@plt+0xcaf0>
  40fdb4:	b	40fd20 <ferror@plt+0xd410>
  40fdb8:	add	x1, sp, #0x58
  40fdbc:	mov	w2, #0x0                   	// #0
  40fdc0:	mov	x0, x24
  40fdc4:	add	x22, x22, #0x578
  40fdc8:	bl	402250 <strtoul@plt>
  40fdcc:	mov	x1, x0
  40fdd0:	ldr	x2, [sp, #88]
  40fdd4:	str	x0, [x22, #64]
  40fdd8:	cmp	x2, #0x0
  40fddc:	ccmp	x2, x24, #0x4, ne  // ne = any
  40fde0:	b.eq	40fe14 <ferror@plt+0xd504>  // b.none
  40fde4:	ldrb	w0, [x2]
  40fde8:	cmp	x1, #0xff
  40fdec:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  40fdf0:	b.ne	40fe14 <ferror@plt+0xd504>  // b.any
  40fdf4:	ldr	x25, [sp, #64]
  40fdf8:	str	w1, [x23]
  40fdfc:	mov	w0, #0x0                   	// #0
  40fe00:	ldp	x19, x20, [sp, #16]
  40fe04:	ldp	x21, x22, [sp, #32]
  40fe08:	ldp	x23, x24, [sp, #48]
  40fe0c:	ldp	x29, x30, [sp], #96
  40fe10:	ret
  40fe14:	mov	w0, #0xffffffff            	// #-1
  40fe18:	ldr	x25, [sp, #64]
  40fe1c:	b	40fd68 <ferror@plt+0xd458>
  40fe20:	stp	x29, x30, [sp, #-48]!
  40fe24:	adrp	x3, 437000 <stdin@@GLIBC_2.17+0x3230>
  40fe28:	mov	x29, sp
  40fe2c:	ldr	w3, [x3, #1404]
  40fe30:	stp	x19, x20, [sp, #16]
  40fe34:	mov	w19, w0
  40fe38:	mov	x20, x1
  40fe3c:	str	x21, [sp, #32]
  40fe40:	mov	w21, w2
  40fe44:	cbz	w3, 40fec8 <ferror@plt+0xd5b8>
  40fe48:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40fe4c:	add	x0, x0, #0x540
  40fe50:	add	x0, x0, #0x800
  40fe54:	and	x1, x19, #0xff
  40fe58:	ldr	x4, [x0, x1, lsl #3]
  40fe5c:	cbnz	x4, 40fe6c <ferror@plt+0xd55c>
  40fe60:	b	40fe9c <ferror@plt+0xd58c>
  40fe64:	ldr	x4, [x4]
  40fe68:	cbz	x4, 40fe9c <ferror@plt+0xd58c>
  40fe6c:	ldr	w5, [x4, #16]
  40fe70:	cmp	w5, w19
  40fe74:	b.ne	40fe64 <ferror@plt+0xd554>  // b.any
  40fe78:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40fe7c:	ldr	x0, [x0, #4008]
  40fe80:	ldr	w0, [x0]
  40fe84:	cbnz	w0, 40fe9c <ferror@plt+0xd58c>
  40fe88:	ldr	x0, [x4, #8]
  40fe8c:	ldp	x19, x20, [sp, #16]
  40fe90:	ldr	x21, [sp, #32]
  40fe94:	ldp	x29, x30, [sp], #48
  40fe98:	ret
  40fe9c:	mov	w3, w19
  40fea0:	sxtw	x1, w21
  40fea4:	mov	x0, x20
  40fea8:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40feac:	add	x2, x2, #0x950
  40feb0:	bl	4023b0 <snprintf@plt>
  40feb4:	mov	x0, x20
  40feb8:	ldp	x19, x20, [sp, #16]
  40febc:	ldr	x21, [sp, #32]
  40fec0:	ldp	x29, x30, [sp], #48
  40fec4:	ret
  40fec8:	bl	40f728 <ferror@plt+0xce18>
  40fecc:	b	40fe48 <ferror@plt+0xd538>
  40fed0:	stp	x29, x30, [sp, #-96]!
  40fed4:	mov	x29, sp
  40fed8:	stp	x19, x20, [sp, #16]
  40fedc:	stp	x23, x24, [sp, #48]
  40fee0:	adrp	x24, 437000 <stdin@@GLIBC_2.17+0x3230>
  40fee4:	add	x19, x24, #0x578
  40fee8:	str	x25, [sp, #64]
  40feec:	mov	x25, x0
  40fef0:	stp	x21, x22, [sp, #32]
  40fef4:	mov	x21, x1
  40fef8:	ldr	x0, [x19, #72]
  40fefc:	cbz	x0, 40ff08 <ferror@plt+0xd5f8>
  40ff00:	bl	4025f0 <strcmp@plt>
  40ff04:	cbz	w0, 40ffe4 <ferror@plt+0xd6d4>
  40ff08:	add	x0, x24, #0x578
  40ff0c:	ldr	w0, [x0, #4]
  40ff10:	cbz	w0, 410004 <ferror@plt+0xd6f4>
  40ff14:	adrp	x23, 430000 <memcpy@GLIBC_2.17>
  40ff18:	add	x23, x23, #0x540
  40ff1c:	add	x23, x23, #0x800
  40ff20:	mov	x22, #0x0                   	// #0
  40ff24:	nop
  40ff28:	ldr	x19, [x23, x22, lsl #3]
  40ff2c:	cbnz	x19, 40ff3c <ferror@plt+0xd62c>
  40ff30:	b	40ff80 <ferror@plt+0xd670>
  40ff34:	ldr	x19, [x19]
  40ff38:	cbz	x19, 40ff80 <ferror@plt+0xd670>
  40ff3c:	ldr	x20, [x19, #8]
  40ff40:	mov	x1, x21
  40ff44:	mov	x0, x20
  40ff48:	bl	4025f0 <strcmp@plt>
  40ff4c:	cbnz	w0, 40ff34 <ferror@plt+0xd624>
  40ff50:	add	x24, x24, #0x578
  40ff54:	ldr	w1, [x19, #16]
  40ff58:	str	w1, [x25]
  40ff5c:	mov	w1, w1
  40ff60:	str	x20, [x24, #72]
  40ff64:	str	x1, [x24, #80]
  40ff68:	ldp	x19, x20, [sp, #16]
  40ff6c:	ldp	x21, x22, [sp, #32]
  40ff70:	ldp	x23, x24, [sp, #48]
  40ff74:	ldr	x25, [sp, #64]
  40ff78:	ldp	x29, x30, [sp], #96
  40ff7c:	ret
  40ff80:	add	x22, x22, #0x1
  40ff84:	cmp	x22, #0x100
  40ff88:	b.ne	40ff28 <ferror@plt+0xd618>  // b.any
  40ff8c:	add	x1, sp, #0x58
  40ff90:	mov	w2, #0x0                   	// #0
  40ff94:	mov	x0, x21
  40ff98:	bl	402250 <strtoul@plt>
  40ff9c:	ldr	x2, [sp, #88]
  40ffa0:	mov	x1, x0
  40ffa4:	cmp	x2, #0x0
  40ffa8:	ccmp	x2, x21, #0x4, ne  // ne = any
  40ffac:	b.eq	41000c <ferror@plt+0xd6fc>  // b.none
  40ffb0:	ldrb	w2, [x2]
  40ffb4:	mov	x0, #0xffffffff            	// #4294967295
  40ffb8:	cmp	w2, #0x0
  40ffbc:	ccmp	x1, x0, #0x2, eq  // eq = none
  40ffc0:	b.hi	41000c <ferror@plt+0xd6fc>  // b.pmore
  40ffc4:	str	w1, [x25]
  40ffc8:	mov	w0, #0x0                   	// #0
  40ffcc:	ldp	x19, x20, [sp, #16]
  40ffd0:	ldp	x21, x22, [sp, #32]
  40ffd4:	ldp	x23, x24, [sp, #48]
  40ffd8:	ldr	x25, [sp, #64]
  40ffdc:	ldp	x29, x30, [sp], #96
  40ffe0:	ret
  40ffe4:	ldr	x1, [x19, #80]
  40ffe8:	str	w1, [x25]
  40ffec:	ldp	x19, x20, [sp, #16]
  40fff0:	ldp	x21, x22, [sp, #32]
  40fff4:	ldp	x23, x24, [sp, #48]
  40fff8:	ldr	x25, [sp, #64]
  40fffc:	ldp	x29, x30, [sp], #96
  410000:	ret
  410004:	bl	40f728 <ferror@plt+0xce18>
  410008:	b	40ff14 <ferror@plt+0xd604>
  41000c:	mov	w0, #0xffffffff            	// #-1
  410010:	b	40ff68 <ferror@plt+0xd658>
  410014:	nop
  410018:	stp	x29, x30, [sp, #-64]!
  41001c:	mov	w3, w0
  410020:	cmp	w0, #0xff
  410024:	mov	x29, sp
  410028:	stp	x19, x20, [sp, #16]
  41002c:	mov	x20, x1
  410030:	b.hi	4100e0 <ferror@plt+0xd7d0>  // b.pmore
  410034:	adrp	x19, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  410038:	add	x19, x19, #0x640
  41003c:	add	x19, x19, #0xf00
  410040:	str	x21, [sp, #32]
  410044:	sxtw	x21, w0
  410048:	ldr	x0, [x19, x21, lsl #3]
  41004c:	cbz	x0, 410070 <ferror@plt+0xd760>
  410050:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  410054:	ldr	x1, [x1, #4008]
  410058:	ldr	w1, [x1]
  41005c:	cbnz	w1, 4100b8 <ferror@plt+0xd7a8>
  410060:	ldp	x19, x20, [sp, #16]
  410064:	ldr	x21, [sp, #32]
  410068:	ldp	x29, x30, [sp], #64
  41006c:	ret
  410070:	adrp	x4, 437000 <stdin@@GLIBC_2.17+0x3230>
  410074:	add	x4, x4, #0x578
  410078:	ldr	w0, [x4, #88]
  41007c:	cbnz	w0, 4100b8 <ferror@plt+0xd7a8>
  410080:	mov	w5, #0x1                   	// #1
  410084:	mov	x1, x19
  410088:	adrp	x0, 419000 <ferror@plt+0x166f0>
  41008c:	add	x0, x0, #0x880
  410090:	stp	w3, w2, [sp, #56]
  410094:	str	w5, [x4, #88]
  410098:	bl	40f400 <ferror@plt+0xcaf0>
  41009c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4100a0:	ldp	w3, w2, [sp, #56]
  4100a4:	ldr	x0, [x0, #4008]
  4100a8:	ldr	w0, [x0]
  4100ac:	cbnz	w0, 4100b8 <ferror@plt+0xd7a8>
  4100b0:	ldr	x0, [x19, x21, lsl #3]
  4100b4:	cbnz	x0, 410060 <ferror@plt+0xd750>
  4100b8:	sxtw	x1, w2
  4100bc:	mov	x0, x20
  4100c0:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4100c4:	add	x2, x2, #0x8a0
  4100c8:	bl	4023b0 <snprintf@plt>
  4100cc:	mov	x0, x20
  4100d0:	ldp	x19, x20, [sp, #16]
  4100d4:	ldr	x21, [sp, #32]
  4100d8:	ldp	x29, x30, [sp], #64
  4100dc:	ret
  4100e0:	sxtw	x1, w2
  4100e4:	mov	x0, x20
  4100e8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4100ec:	add	x2, x2, #0xc80
  4100f0:	bl	4023b0 <snprintf@plt>
  4100f4:	mov	x0, x20
  4100f8:	ldp	x19, x20, [sp, #16]
  4100fc:	ldp	x29, x30, [sp], #64
  410100:	ret
  410104:	nop
  410108:	stp	x29, x30, [sp, #-96]!
  41010c:	mov	x29, sp
  410110:	stp	x19, x20, [sp, #16]
  410114:	stp	x21, x22, [sp, #32]
  410118:	adrp	x22, 437000 <stdin@@GLIBC_2.17+0x3230>
  41011c:	add	x19, x22, #0x578
  410120:	stp	x23, x24, [sp, #48]
  410124:	mov	x23, x0
  410128:	mov	x24, x1
  41012c:	ldr	x0, [x19, #96]
  410130:	cbz	x0, 41013c <ferror@plt+0xd82c>
  410134:	bl	4025f0 <strcmp@plt>
  410138:	cbz	w0, 4101ac <ferror@plt+0xd89c>
  41013c:	add	x2, x22, #0x578
  410140:	adrp	x21, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  410144:	ldr	w0, [x2, #88]
  410148:	str	x25, [sp, #64]
  41014c:	cbz	w0, 4101c8 <ferror@plt+0xd8b8>
  410150:	add	x21, x21, #0x640
  410154:	mov	x19, #0x0                   	// #0
  410158:	add	x21, x21, #0xf00
  41015c:	b	41016c <ferror@plt+0xd85c>
  410160:	add	x19, x19, #0x1
  410164:	cmp	x19, #0x100
  410168:	b.eq	4101e8 <ferror@plt+0xd8d8>  // b.none
  41016c:	ldr	x20, [x21, x19, lsl #3]
  410170:	mov	x1, x24
  410174:	sxtw	x25, w19
  410178:	mov	x0, x20
  41017c:	cbz	x20, 410160 <ferror@plt+0xd850>
  410180:	bl	4025f0 <strcmp@plt>
  410184:	cbnz	w0, 410160 <ferror@plt+0xd850>
  410188:	add	x22, x22, #0x578
  41018c:	stp	x20, x25, [x22, #96]
  410190:	ldr	x25, [sp, #64]
  410194:	str	w19, [x23]
  410198:	ldp	x19, x20, [sp, #16]
  41019c:	ldp	x21, x22, [sp, #32]
  4101a0:	ldp	x23, x24, [sp, #48]
  4101a4:	ldp	x29, x30, [sp], #96
  4101a8:	ret
  4101ac:	ldr	x1, [x19, #104]
  4101b0:	str	w1, [x23]
  4101b4:	ldp	x19, x20, [sp, #16]
  4101b8:	ldp	x21, x22, [sp, #32]
  4101bc:	ldp	x23, x24, [sp, #48]
  4101c0:	ldp	x29, x30, [sp], #96
  4101c4:	ret
  4101c8:	mov	w3, #0x1                   	// #1
  4101cc:	add	x1, x21, #0x640
  4101d0:	add	x1, x1, #0xf00
  4101d4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4101d8:	add	x0, x0, #0x880
  4101dc:	str	w3, [x2, #88]
  4101e0:	bl	40f400 <ferror@plt+0xcaf0>
  4101e4:	b	410150 <ferror@plt+0xd840>
  4101e8:	add	x1, sp, #0x58
  4101ec:	mov	w2, #0x10                  	// #16
  4101f0:	mov	x0, x24
  4101f4:	add	x22, x22, #0x578
  4101f8:	bl	402250 <strtoul@plt>
  4101fc:	mov	x1, x0
  410200:	ldr	x2, [sp, #88]
  410204:	str	x0, [x22, #104]
  410208:	cmp	x2, #0x0
  41020c:	ccmp	x2, x24, #0x4, ne  // ne = any
  410210:	b.eq	410244 <ferror@plt+0xd934>  // b.none
  410214:	ldrb	w0, [x2]
  410218:	cmp	x1, #0xff
  41021c:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  410220:	b.ne	410244 <ferror@plt+0xd934>  // b.any
  410224:	ldr	x25, [sp, #64]
  410228:	str	w1, [x23]
  41022c:	mov	w0, #0x0                   	// #0
  410230:	ldp	x19, x20, [sp, #16]
  410234:	ldp	x21, x22, [sp, #32]
  410238:	ldp	x23, x24, [sp, #48]
  41023c:	ldp	x29, x30, [sp], #96
  410240:	ret
  410244:	mov	w0, #0xffffffff            	// #-1
  410248:	ldr	x25, [sp, #64]
  41024c:	b	410198 <ferror@plt+0xd888>
  410250:	stp	x29, x30, [sp, #-96]!
  410254:	mov	x29, sp
  410258:	stp	x19, x20, [sp, #16]
  41025c:	stp	x23, x24, [sp, #48]
  410260:	adrp	x24, 437000 <stdin@@GLIBC_2.17+0x3230>
  410264:	add	x19, x24, #0x578
  410268:	str	x25, [sp, #64]
  41026c:	mov	x25, x0
  410270:	stp	x21, x22, [sp, #32]
  410274:	mov	x21, x1
  410278:	ldr	x0, [x19, #112]
  41027c:	cbz	x0, 410288 <ferror@plt+0xd978>
  410280:	bl	4025f0 <strcmp@plt>
  410284:	cbz	w0, 410360 <ferror@plt+0xda50>
  410288:	add	x2, x24, #0x578
  41028c:	adrp	x23, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  410290:	ldr	w0, [x2, #128]
  410294:	cbz	w0, 410380 <ferror@plt+0xda70>
  410298:	add	x23, x23, #0x740
  41029c:	add	x22, x23, #0x600
  4102a0:	add	x23, x23, #0xe00
  4102a4:	nop
  4102a8:	ldr	x19, [x22]
  4102ac:	cbnz	x19, 4102bc <ferror@plt+0xd9ac>
  4102b0:	b	410300 <ferror@plt+0xd9f0>
  4102b4:	ldr	x19, [x19]
  4102b8:	cbz	x19, 410300 <ferror@plt+0xd9f0>
  4102bc:	ldr	x20, [x19, #8]
  4102c0:	mov	x1, x21
  4102c4:	mov	x0, x20
  4102c8:	bl	4025f0 <strcmp@plt>
  4102cc:	cbnz	w0, 4102b4 <ferror@plt+0xd9a4>
  4102d0:	add	x24, x24, #0x578
  4102d4:	ldr	w1, [x19, #16]
  4102d8:	str	w1, [x25]
  4102dc:	mov	w1, w1
  4102e0:	str	x20, [x24, #112]
  4102e4:	str	x1, [x24, #120]
  4102e8:	ldp	x19, x20, [sp, #16]
  4102ec:	ldp	x21, x22, [sp, #32]
  4102f0:	ldp	x23, x24, [sp, #48]
  4102f4:	ldr	x25, [sp, #64]
  4102f8:	ldp	x29, x30, [sp], #96
  4102fc:	ret
  410300:	add	x22, x22, #0x8
  410304:	cmp	x23, x22
  410308:	b.ne	4102a8 <ferror@plt+0xd998>  // b.any
  41030c:	add	x1, sp, #0x58
  410310:	mov	w2, #0x0                   	// #0
  410314:	mov	x0, x21
  410318:	bl	402610 <strtol@plt>
  41031c:	ldr	x2, [sp, #88]
  410320:	mov	x1, x0
  410324:	cmp	x2, #0x0
  410328:	ccmp	x2, x21, #0x4, ne  // ne = any
  41032c:	b.eq	4103a0 <ferror@plt+0xda90>  // b.none
  410330:	ldrb	w0, [x2]
  410334:	cmp	w0, #0x0
  410338:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  41033c:	b.lt	4103a0 <ferror@plt+0xda90>  // b.tstop
  410340:	str	w1, [x25]
  410344:	mov	w0, #0x0                   	// #0
  410348:	ldp	x19, x20, [sp, #16]
  41034c:	ldp	x21, x22, [sp, #32]
  410350:	ldp	x23, x24, [sp, #48]
  410354:	ldr	x25, [sp, #64]
  410358:	ldp	x29, x30, [sp], #96
  41035c:	ret
  410360:	ldr	x1, [x19, #120]
  410364:	str	w1, [x25]
  410368:	ldp	x19, x20, [sp, #16]
  41036c:	ldp	x21, x22, [sp, #32]
  410370:	ldp	x23, x24, [sp, #48]
  410374:	ldr	x25, [sp, #64]
  410378:	ldp	x29, x30, [sp], #96
  41037c:	ret
  410380:	mov	w3, #0x1                   	// #1
  410384:	add	x1, x23, #0x740
  410388:	add	x1, x1, #0x600
  41038c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410390:	add	x0, x0, #0x8a8
  410394:	str	w3, [x2, #128]
  410398:	bl	40f600 <ferror@plt+0xccf0>
  41039c:	b	410298 <ferror@plt+0xd988>
  4103a0:	mov	w0, #0xffffffff            	// #-1
  4103a4:	b	4102e8 <ferror@plt+0xd9d8>
  4103a8:	stp	x29, x30, [sp, #-48]!
  4103ac:	adrp	x3, 437000 <stdin@@GLIBC_2.17+0x3230>
  4103b0:	add	x3, x3, #0x578
  4103b4:	mov	x29, sp
  4103b8:	stp	x19, x20, [sp, #16]
  4103bc:	mov	w19, w0
  4103c0:	ldr	w0, [x3, #128]
  4103c4:	str	x21, [sp, #32]
  4103c8:	mov	x20, x1
  4103cc:	mov	w21, w2
  4103d0:	cbz	w0, 410454 <ferror@plt+0xdb44>
  4103d4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4103d8:	ldr	x0, [x0, #4008]
  4103dc:	ldr	w0, [x0]
  4103e0:	cbnz	w0, 410434 <ferror@plt+0xdb24>
  4103e4:	adrp	x3, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  4103e8:	add	x3, x3, #0x740
  4103ec:	add	x6, x3, #0x600
  4103f0:	add	x3, x3, #0xe00
  4103f4:	ldr	x4, [x6]
  4103f8:	cbnz	x4, 410408 <ferror@plt+0xdaf8>
  4103fc:	b	410428 <ferror@plt+0xdb18>
  410400:	ldr	x4, [x4]
  410404:	cbz	x4, 410428 <ferror@plt+0xdb18>
  410408:	ldr	w5, [x4, #16]
  41040c:	cmp	w5, w19
  410410:	b.ne	410400 <ferror@plt+0xdaf0>  // b.any
  410414:	ldr	x0, [x4, #8]
  410418:	ldp	x19, x20, [sp, #16]
  41041c:	ldr	x21, [sp, #32]
  410420:	ldp	x29, x30, [sp], #48
  410424:	ret
  410428:	add	x6, x6, #0x8
  41042c:	cmp	x6, x3
  410430:	b.ne	4103f4 <ferror@plt+0xdae4>  // b.any
  410434:	mov	w3, w19
  410438:	sxtw	x1, w21
  41043c:	mov	x0, x20
  410440:	adrp	x2, 419000 <ferror@plt+0x166f0>
  410444:	add	x2, x2, #0xc80
  410448:	bl	4023b0 <snprintf@plt>
  41044c:	mov	x0, x20
  410450:	b	410418 <ferror@plt+0xdb08>
  410454:	mov	w2, #0x1                   	// #1
  410458:	adrp	x1, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  41045c:	add	x1, x1, #0x740
  410460:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410464:	add	x1, x1, #0x600
  410468:	add	x0, x0, #0x8a8
  41046c:	str	w2, [x3, #128]
  410470:	bl	40f600 <ferror@plt+0xccf0>
  410474:	b	4103d4 <ferror@plt+0xdac4>
  410478:	stp	x29, x30, [sp, #-48]!
  41047c:	cmp	w0, #0xff
  410480:	mov	x29, sp
  410484:	stp	x19, x20, [sp, #16]
  410488:	mov	w19, w0
  41048c:	mov	x20, x1
  410490:	stp	x21, x22, [sp, #32]
  410494:	mov	w21, w2
  410498:	b.hi	4104e0 <ferror@plt+0xdbd0>  // b.pmore
  41049c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4104a0:	ldr	x0, [x0, #4008]
  4104a4:	ldr	w0, [x0]
  4104a8:	cbnz	w0, 4104e0 <ferror@plt+0xdbd0>
  4104ac:	adrp	x2, 437000 <stdin@@GLIBC_2.17+0x3230>
  4104b0:	add	x2, x2, #0x578
  4104b4:	adrp	x22, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  4104b8:	ldr	w0, [x2, #132]
  4104bc:	cbz	w0, 41050c <ferror@plt+0xdbfc>
  4104c0:	add	x22, x22, #0x740
  4104c4:	add	x22, x22, #0xe00
  4104c8:	ldr	x0, [x22, w19, sxtw #3]
  4104cc:	cbz	x0, 410538 <ferror@plt+0xdc28>
  4104d0:	ldp	x19, x20, [sp, #16]
  4104d4:	ldp	x21, x22, [sp, #32]
  4104d8:	ldp	x29, x30, [sp], #48
  4104dc:	ret
  4104e0:	mov	w3, w19
  4104e4:	sxtw	x1, w21
  4104e8:	mov	x0, x20
  4104ec:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4104f0:	add	x2, x2, #0xc80
  4104f4:	bl	4023b0 <snprintf@plt>
  4104f8:	mov	x0, x20
  4104fc:	ldp	x19, x20, [sp, #16]
  410500:	ldp	x21, x22, [sp, #32]
  410504:	ldp	x29, x30, [sp], #48
  410508:	ret
  41050c:	add	x1, x22, #0x740
  410510:	add	x22, x22, #0x740
  410514:	mov	w3, #0x1                   	// #1
  410518:	add	x22, x22, #0xe00
  41051c:	add	x1, x1, #0xe00
  410520:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410524:	add	x0, x0, #0x8c0
  410528:	str	w3, [x2, #132]
  41052c:	bl	40f400 <ferror@plt+0xcaf0>
  410530:	ldr	x0, [x22, w19, sxtw #3]
  410534:	cbnz	x0, 4104d0 <ferror@plt+0xdbc0>
  410538:	mov	w3, w19
  41053c:	sxtw	x1, w21
  410540:	mov	x0, x20
  410544:	adrp	x2, 416000 <ferror@plt+0x136f0>
  410548:	add	x2, x2, #0x950
  41054c:	bl	4023b0 <snprintf@plt>
  410550:	mov	x0, x20
  410554:	ldp	x19, x20, [sp, #16]
  410558:	ldp	x21, x22, [sp, #32]
  41055c:	ldp	x29, x30, [sp], #48
  410560:	ret
  410564:	nop
  410568:	stp	x29, x30, [sp, #-96]!
  41056c:	mov	x29, sp
  410570:	stp	x19, x20, [sp, #16]
  410574:	stp	x21, x22, [sp, #32]
  410578:	adrp	x22, 437000 <stdin@@GLIBC_2.17+0x3230>
  41057c:	add	x19, x22, #0x578
  410580:	stp	x23, x24, [sp, #48]
  410584:	mov	x23, x0
  410588:	mov	x24, x1
  41058c:	ldr	x0, [x19, #136]
  410590:	cbz	x0, 41059c <ferror@plt+0xdc8c>
  410594:	bl	4025f0 <strcmp@plt>
  410598:	cbz	w0, 41060c <ferror@plt+0xdcfc>
  41059c:	add	x2, x22, #0x578
  4105a0:	adrp	x21, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  4105a4:	ldr	w0, [x2, #132]
  4105a8:	str	x25, [sp, #64]
  4105ac:	cbz	w0, 410628 <ferror@plt+0xdd18>
  4105b0:	add	x21, x21, #0x740
  4105b4:	mov	x19, #0x0                   	// #0
  4105b8:	add	x21, x21, #0xe00
  4105bc:	b	4105cc <ferror@plt+0xdcbc>
  4105c0:	add	x19, x19, #0x1
  4105c4:	cmp	x19, #0x100
  4105c8:	b.eq	410648 <ferror@plt+0xdd38>  // b.none
  4105cc:	ldr	x20, [x21, x19, lsl #3]
  4105d0:	mov	x1, x24
  4105d4:	sxtw	x25, w19
  4105d8:	mov	x0, x20
  4105dc:	cbz	x20, 4105c0 <ferror@plt+0xdcb0>
  4105e0:	bl	4025f0 <strcmp@plt>
  4105e4:	cbnz	w0, 4105c0 <ferror@plt+0xdcb0>
  4105e8:	add	x22, x22, #0x578
  4105ec:	stp	x20, x25, [x22, #136]
  4105f0:	ldr	x25, [sp, #64]
  4105f4:	str	w19, [x23]
  4105f8:	ldp	x19, x20, [sp, #16]
  4105fc:	ldp	x21, x22, [sp, #32]
  410600:	ldp	x23, x24, [sp, #48]
  410604:	ldp	x29, x30, [sp], #96
  410608:	ret
  41060c:	ldr	x1, [x19, #144]
  410610:	str	w1, [x23]
  410614:	ldp	x19, x20, [sp, #16]
  410618:	ldp	x21, x22, [sp, #32]
  41061c:	ldp	x23, x24, [sp, #48]
  410620:	ldp	x29, x30, [sp], #96
  410624:	ret
  410628:	mov	w3, #0x1                   	// #1
  41062c:	add	x1, x21, #0x740
  410630:	add	x1, x1, #0xe00
  410634:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410638:	add	x0, x0, #0x8c0
  41063c:	str	w3, [x2, #132]
  410640:	bl	40f400 <ferror@plt+0xcaf0>
  410644:	b	4105b0 <ferror@plt+0xdca0>
  410648:	add	x1, sp, #0x58
  41064c:	mov	w2, #0x0                   	// #0
  410650:	mov	x0, x24
  410654:	add	x22, x22, #0x578
  410658:	bl	402250 <strtoul@plt>
  41065c:	mov	x1, x0
  410660:	ldr	x2, [sp, #88]
  410664:	str	x0, [x22, #144]
  410668:	cmp	x2, #0x0
  41066c:	ccmp	x2, x24, #0x4, ne  // ne = any
  410670:	b.eq	4106a4 <ferror@plt+0xdd94>  // b.none
  410674:	ldrb	w0, [x2]
  410678:	cmp	x1, #0xff
  41067c:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  410680:	b.ne	4106a4 <ferror@plt+0xdd94>  // b.any
  410684:	ldr	x25, [sp, #64]
  410688:	str	w1, [x23]
  41068c:	mov	w0, #0x0                   	// #0
  410690:	ldp	x19, x20, [sp, #16]
  410694:	ldp	x21, x22, [sp, #32]
  410698:	ldp	x23, x24, [sp, #48]
  41069c:	ldp	x29, x30, [sp], #96
  4106a0:	ret
  4106a4:	mov	w0, #0xffffffff            	// #-1
  4106a8:	ldr	x25, [sp, #64]
  4106ac:	b	4105f8 <ferror@plt+0xdce8>
  4106b0:	ldr	x1, [x0, #48]
  4106b4:	ldr	x2, [x1], #-48
  4106b8:	cmp	x0, x1
  4106bc:	b.eq	41071c <ferror@plt+0xde0c>  // b.none
  4106c0:	stp	x29, x30, [sp, #-32]!
  4106c4:	mov	x29, sp
  4106c8:	stp	x19, x20, [sp, #16]
  4106cc:	mov	x20, x0
  4106d0:	sub	x19, x2, #0x30
  4106d4:	nop
  4106d8:	ldp	x3, x4, [x1, #16]
  4106dc:	mov	x0, x1
  4106e0:	str	x3, [x4]
  4106e4:	cbz	x3, 4106ec <ferror@plt+0xdddc>
  4106e8:	str	x4, [x3, #8]
  4106ec:	ldr	x1, [x1, #56]
  4106f0:	str	x1, [x2, #8]
  4106f4:	str	x2, [x1]
  4106f8:	bl	402660 <free@plt>
  4106fc:	ldr	x2, [x19, #48]
  410700:	mov	x1, x19
  410704:	cmp	x20, x19
  410708:	sub	x19, x2, #0x30
  41070c:	b.ne	4106d8 <ferror@plt+0xddc8>  // b.any
  410710:	ldp	x19, x20, [sp, #16]
  410714:	ldp	x29, x30, [sp], #32
  410718:	ret
  41071c:	ret
  410720:	ldrb	w1, [x0]
  410724:	mov	x2, x0
  410728:	mov	w0, #0x1505                	// #5381
  41072c:	cbz	w1, 410740 <ferror@plt+0xde30>
  410730:	add	w3, w1, w0, lsl #5
  410734:	ldrb	w1, [x2, #1]!
  410738:	add	w0, w0, w3
  41073c:	cbnz	w1, 410730 <ferror@plt+0xde20>
  410740:	ret
  410744:	nop
  410748:	stp	x29, x30, [sp, #-64]!
  41074c:	mov	x29, sp
  410750:	stp	x19, x20, [sp, #16]
  410754:	mov	x20, x2
  410758:	stp	x21, x22, [sp, #32]
  41075c:	mov	x21, x1
  410760:	mov	x22, x0
  410764:	mov	x0, x1
  410768:	stp	x23, x24, [sp, #48]
  41076c:	bl	402260 <strlen@plt>
  410770:	mov	x23, x0
  410774:	add	x0, x0, #0x41
  410778:	bl	402410 <malloc@plt>
  41077c:	mov	x19, x0
  410780:	cbz	x0, 410800 <ferror@plt+0xdef0>
  410784:	ldr	w24, [x22, #4]
  410788:	add	x2, x23, #0x1
  41078c:	mov	x1, x21
  410790:	add	x0, x0, #0x40
  410794:	str	w24, [x19, #36]
  410798:	bl	402230 <memcpy@plt>
  41079c:	ldrh	w1, [x22, #2]
  4107a0:	add	x0, x19, #0x30
  4107a4:	ldr	w2, [x22, #8]
  4107a8:	str	w2, [x19, #32]
  4107ac:	strh	w1, [x19, #40]
  4107b0:	cbz	x20, 410818 <ferror@plt+0xdf08>
  4107b4:	ldr	x1, [x20, #56]
  4107b8:	add	x2, x20, #0x30
  4107bc:	stp	x2, x1, [x19, #48]
  4107c0:	str	x0, [x20, #56]
  4107c4:	str	x0, [x1]
  4107c8:	mov	x0, x21
  4107cc:	bl	410720 <ferror@plt+0xde10>
  4107d0:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3230>
  4107d4:	and	x0, x0, #0x3ff
  4107d8:	add	x2, x1, #0x638
  4107dc:	add	x3, x19, #0x10
  4107e0:	ldr	x2, [x2, x0, lsl #3]
  4107e4:	str	x2, [x19, #16]
  4107e8:	cbz	x2, 4107f0 <ferror@plt+0xdee0>
  4107ec:	str	x3, [x2, #8]
  4107f0:	add	x1, x1, #0x638
  4107f4:	add	x2, x1, x0, lsl #3
  4107f8:	str	x2, [x19, #24]
  4107fc:	str	x3, [x1, x0, lsl #3]
  410800:	mov	x0, x19
  410804:	ldp	x19, x20, [sp, #16]
  410808:	ldp	x21, x22, [sp, #32]
  41080c:	ldp	x23, x24, [sp, #48]
  410810:	ldp	x29, x30, [sp], #64
  410814:	ret
  410818:	and	x24, x24, #0x3ff
  41081c:	adrp	x1, 439000 <stdin@@GLIBC_2.17+0x5230>
  410820:	add	x2, x1, #0x638
  410824:	ldr	x2, [x2, x24, lsl #3]
  410828:	str	x2, [x19]
  41082c:	cbz	x2, 410834 <ferror@plt+0xdf24>
  410830:	str	x19, [x2, #8]
  410834:	add	x1, x1, #0x638
  410838:	stp	x0, x0, [x19, #48]
  41083c:	add	x2, x1, x24, lsl #3
  410840:	str	x2, [x19, #8]
  410844:	str	x19, [x1, x24, lsl #3]
  410848:	b	4107c8 <ferror@plt+0xdeb8>
  41084c:	nop
  410850:	stp	x29, x30, [sp, #-48]!
  410854:	mov	x29, sp
  410858:	stp	x19, x20, [sp, #16]
  41085c:	ldr	x19, [x2, #416]
  410860:	cbz	x19, 4108d4 <ferror@plt+0xdfc4>
  410864:	ldrh	w20, [x19], #4
  410868:	stp	x21, x22, [sp, #32]
  41086c:	mov	x21, x0
  410870:	sub	w20, w20, #0x4
  410874:	mov	x22, x1
  410878:	cmp	w20, #0x3
  41087c:	b.gt	4108c4 <ferror@plt+0xdfb4>
  410880:	b	4108d0 <ferror@plt+0xdfc0>
  410884:	cmp	w3, w20
  410888:	b.gt	4108d0 <ferror@plt+0xdfc0>
  41088c:	ldrh	w4, [x19, #2]
  410890:	cmp	w4, #0x35
  410894:	b.ne	4108ac <ferror@plt+0xdf9c>  // b.any
  410898:	mov	x2, x21
  41089c:	add	x1, x19, #0x4
  4108a0:	mov	x0, x22
  4108a4:	bl	410748 <ferror@plt+0xde38>
  4108a8:	ldrh	w3, [x19]
  4108ac:	add	w3, w3, #0x3
  4108b0:	and	w3, w3, #0xfffffffc
  4108b4:	sub	w20, w20, w3
  4108b8:	cmp	w20, #0x3
  4108bc:	add	x19, x19, w3, uxtw
  4108c0:	b.le	4108d0 <ferror@plt+0xdfc0>
  4108c4:	ldrh	w3, [x19]
  4108c8:	cmp	w3, #0x3
  4108cc:	b.hi	410884 <ferror@plt+0xdf74>  // b.pmore
  4108d0:	ldp	x21, x22, [sp, #32]
  4108d4:	ldp	x19, x20, [sp, #16]
  4108d8:	ldp	x29, x30, [sp], #48
  4108dc:	ret
  4108e0:	sub	sp, sp, #0x200
  4108e4:	stp	x29, x30, [sp]
  4108e8:	mov	x29, sp
  4108ec:	ldrh	w2, [x0, #4]
  4108f0:	stp	x19, x20, [sp, #16]
  4108f4:	mov	x19, x0
  4108f8:	sub	w0, w2, #0x10
  4108fc:	and	w0, w0, #0xffff
  410900:	cmp	w0, #0x1
  410904:	b.hi	410a9c <ferror@plt+0xe18c>  // b.pmore
  410908:	ldr	w3, [x19]
  41090c:	cmp	w3, #0x1f
  410910:	b.ls	410b60 <ferror@plt+0xe250>  // b.plast
  410914:	ldr	w0, [x19, #20]
  410918:	adrp	x1, 439000 <stdin@@GLIBC_2.17+0x5230>
  41091c:	add	x1, x1, #0x638
  410920:	stp	x23, x24, [sp, #48]
  410924:	and	x4, x0, #0x3ff
  410928:	add	x23, x19, #0x10
  41092c:	ldr	x20, [x1, x4, lsl #3]
  410930:	cbnz	x20, 410940 <ferror@plt+0xe030>
  410934:	b	410a90 <ferror@plt+0xe180>
  410938:	ldr	x20, [x20]
  41093c:	cbz	x20, 410a90 <ferror@plt+0xe180>
  410940:	ldr	w1, [x20, #36]
  410944:	cmp	w0, w1
  410948:	b.ne	410938 <ferror@plt+0xe028>  // b.any
  41094c:	cmp	w2, #0x11
  410950:	b.eq	410b00 <ferror@plt+0xe1f0>  // b.none
  410954:	add	x24, sp, #0x50
  410958:	sub	w3, w3, #0x20
  41095c:	mov	x0, x24
  410960:	add	x2, x19, #0x20
  410964:	mov	w4, #0xffff8000            	// #-32768
  410968:	mov	w1, #0x35                  	// #53
  41096c:	stp	x21, x22, [sp, #32]
  410970:	bl	415350 <ferror@plt+0x12a40>
  410974:	ldr	x0, [sp, #104]
  410978:	cbz	x0, 4109e0 <ferror@plt+0xe0d0>
  41097c:	ldr	w1, [x19, #24]
  410980:	add	x19, x0, #0x4
  410984:	str	w1, [x20, #32]
  410988:	add	x0, x20, #0x40
  41098c:	mov	x1, x19
  410990:	bl	4025f0 <strcmp@plt>
  410994:	cbz	w0, 4109e0 <ferror@plt+0xe0d0>
  410998:	ldp	x0, x1, [x20, #16]
  41099c:	str	x0, [x1]
  4109a0:	cbz	x0, 4109a8 <ferror@plt+0xe098>
  4109a4:	str	x1, [x0, #8]
  4109a8:	mov	x0, x19
  4109ac:	bl	410720 <ferror@plt+0xde10>
  4109b0:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3230>
  4109b4:	and	x0, x0, #0x3ff
  4109b8:	add	x2, x1, #0x638
  4109bc:	add	x3, x20, #0x10
  4109c0:	ldr	x2, [x2, x0, lsl #3]
  4109c4:	str	x2, [x20, #16]
  4109c8:	cbz	x2, 4109d0 <ferror@plt+0xe0c0>
  4109cc:	str	x3, [x2, #8]
  4109d0:	add	x1, x1, #0x638
  4109d4:	add	x2, x1, x0, lsl #3
  4109d8:	str	x3, [x1, x0, lsl #3]
  4109dc:	str	x2, [x20, #24]
  4109e0:	ldr	x21, [sp, #496]
  4109e4:	cbz	x21, 410b48 <ferror@plt+0xe238>
  4109e8:	ldrh	w22, [x21], #4
  4109ec:	str	x25, [sp, #64]
  4109f0:	ldr	x25, [x20, #48]
  4109f4:	sub	w22, w22, #0x4
  4109f8:	cmp	w22, #0x3
  4109fc:	sub	x25, x25, #0x30
  410a00:	b.gt	410a44 <ferror@plt+0xe134>
  410a04:	b	410a58 <ferror@plt+0xe148>
  410a08:	cmp	w19, w22
  410a0c:	b.gt	410a58 <ferror@plt+0xe148>
  410a10:	ldrh	w2, [x21, #2]
  410a14:	cmp	w2, #0x35
  410a18:	b.ne	410a2c <ferror@plt+0xe11c>  // b.any
  410a1c:	bl	4025f0 <strcmp@plt>
  410a20:	cbnz	w0, 410a58 <ferror@plt+0xe148>
  410a24:	ldr	x25, [x25, #48]
  410a28:	sub	x25, x25, #0x30
  410a2c:	add	w19, w19, #0x3
  410a30:	and	w19, w19, #0xfffffffc
  410a34:	sub	w22, w22, w19
  410a38:	cmp	w22, #0x3
  410a3c:	add	x21, x21, w19, uxtw
  410a40:	b.le	410a58 <ferror@plt+0xe148>
  410a44:	ldrh	w19, [x21]
  410a48:	add	x1, x25, #0x40
  410a4c:	add	x0, x21, #0x4
  410a50:	cmp	w19, #0x3
  410a54:	b.hi	410a08 <ferror@plt+0xe0f8>  // b.pmore
  410a58:	mov	x0, x20
  410a5c:	bl	4106b0 <ferror@plt+0xdda0>
  410a60:	mov	x2, x24
  410a64:	mov	x1, x23
  410a68:	mov	x0, x20
  410a6c:	bl	410850 <ferror@plt+0xdf40>
  410a70:	mov	w0, #0x0                   	// #0
  410a74:	ldp	x29, x30, [sp]
  410a78:	ldp	x19, x20, [sp, #16]
  410a7c:	ldp	x21, x22, [sp, #32]
  410a80:	ldp	x23, x24, [sp, #48]
  410a84:	ldr	x25, [sp, #64]
  410a88:	add	sp, sp, #0x200
  410a8c:	ret
  410a90:	cmp	w2, #0x11
  410a94:	b.ne	410ab0 <ferror@plt+0xe1a0>  // b.any
  410a98:	ldp	x23, x24, [sp, #48]
  410a9c:	mov	w0, #0x0                   	// #0
  410aa0:	ldp	x29, x30, [sp]
  410aa4:	ldp	x19, x20, [sp, #16]
  410aa8:	add	sp, sp, #0x200
  410aac:	ret
  410ab0:	add	x20, sp, #0x50
  410ab4:	mov	w1, #0x35                  	// #53
  410ab8:	sub	w3, w3, #0x20
  410abc:	add	x2, x19, #0x20
  410ac0:	mov	x0, x20
  410ac4:	mov	w4, #0xffff8000            	// #-32768
  410ac8:	bl	415350 <ferror@plt+0x12a40>
  410acc:	ldr	x1, [sp, #104]
  410ad0:	cbz	x1, 410a98 <ferror@plt+0xe188>
  410ad4:	add	x1, x1, #0x4
  410ad8:	mov	x0, x23
  410adc:	mov	x2, #0x0                   	// #0
  410ae0:	bl	410748 <ferror@plt+0xde38>
  410ae4:	cbz	x0, 410a98 <ferror@plt+0xe188>
  410ae8:	mov	x1, x23
  410aec:	mov	x2, x20
  410af0:	bl	410850 <ferror@plt+0xdf40>
  410af4:	mov	w0, #0x0                   	// #0
  410af8:	ldp	x23, x24, [sp, #48]
  410afc:	b	410aa0 <ferror@plt+0xe190>
  410b00:	mov	x0, x20
  410b04:	bl	4106b0 <ferror@plt+0xdda0>
  410b08:	ldp	x0, x1, [x20, #16]
  410b0c:	str	x0, [x1]
  410b10:	cbz	x0, 410b18 <ferror@plt+0xe208>
  410b14:	str	x1, [x0, #8]
  410b18:	ldp	x0, x1, [x20]
  410b1c:	str	x0, [x1]
  410b20:	cbz	x0, 410b28 <ferror@plt+0xe218>
  410b24:	str	x1, [x0, #8]
  410b28:	mov	x0, x20
  410b2c:	bl	402660 <free@plt>
  410b30:	mov	w0, #0x0                   	// #0
  410b34:	ldp	x29, x30, [sp]
  410b38:	ldp	x19, x20, [sp, #16]
  410b3c:	ldp	x23, x24, [sp, #48]
  410b40:	add	sp, sp, #0x200
  410b44:	ret
  410b48:	mov	x0, x20
  410b4c:	bl	4106b0 <ferror@plt+0xdda0>
  410b50:	mov	w0, #0x0                   	// #0
  410b54:	ldp	x21, x22, [sp, #32]
  410b58:	ldp	x23, x24, [sp, #48]
  410b5c:	b	410aa0 <ferror@plt+0xe190>
  410b60:	mov	w0, #0xffffffff            	// #-1
  410b64:	b	410aa0 <ferror@plt+0xe190>
  410b68:	sub	sp, sp, #0x490
  410b6c:	mov	x2, #0x420                 	// #1056
  410b70:	stp	x29, x30, [sp]
  410b74:	mov	x29, sp
  410b78:	stp	x21, x22, [sp, #32]
  410b7c:	add	x21, sp, #0x70
  410b80:	add	x22, sp, #0x38
  410b84:	stp	x19, x20, [sp, #16]
  410b88:	mov	w20, w1
  410b8c:	mov	x19, x0
  410b90:	mov	w1, #0x0                   	// #0
  410b94:	mov	x0, x21
  410b98:	bl	402490 <memset@plt>
  410b9c:	stp	xzr, xzr, [sp, #56]
  410ba0:	mov	x2, #0x20                  	// #32
  410ba4:	movk	x2, #0x12, lsl #32
  410ba8:	mov	x0, x22
  410bac:	movk	x2, #0x1, lsl #48
  410bb0:	mov	w1, #0x0                   	// #0
  410bb4:	stp	xzr, xzr, [sp, #72]
  410bb8:	stp	xzr, xzr, [sp, #88]
  410bbc:	stp	xzr, x2, [sp, #104]
  410bc0:	str	w20, [sp, #132]
  410bc4:	bl	413b40 <ferror@plt+0x11230>
  410bc8:	tbnz	w0, #31, 410c74 <ferror@plt+0xe364>
  410bcc:	mov	x0, x21
  410bd0:	mov	w3, #0x9                   	// #9
  410bd4:	mov	w2, #0x1d                  	// #29
  410bd8:	mov	w1, #0x420                 	// #1056
  410bdc:	bl	414f08 <ferror@plt+0x125f8>
  410be0:	cbz	x19, 410c1c <ferror@plt+0xe30c>
  410be4:	mov	x0, x19
  410be8:	bl	40d760 <ferror@plt+0xae50>
  410bec:	cmp	w0, #0x0
  410bf0:	mov	w2, #0x35                  	// #53
  410bf4:	mov	x0, x19
  410bf8:	mov	w20, #0x3                   	// #3
  410bfc:	csel	w20, w20, w2, eq  // eq = none
  410c00:	bl	402260 <strlen@plt>
  410c04:	add	w4, w0, #0x1
  410c08:	mov	w2, w20
  410c0c:	mov	x3, x19
  410c10:	mov	x0, x21
  410c14:	mov	w1, #0x420                 	// #1056
  410c18:	bl	414e18 <ferror@plt+0x12508>
  410c1c:	mov	x1, x21
  410c20:	add	x2, sp, #0x30
  410c24:	mov	x0, x22
  410c28:	mov	w19, #0x0                   	// #0
  410c2c:	bl	4148d0 <ferror@plt+0x11fc0>
  410c30:	tbnz	w0, #31, 410c54 <ferror@plt+0xe344>
  410c34:	ldr	x0, [sp, #48]
  410c38:	mov	x1, #0x0                   	// #0
  410c3c:	bl	4108e0 <ferror@plt+0xdfd0>
  410c40:	mov	w19, w0
  410c44:	ldr	x0, [sp, #48]
  410c48:	cbnz	w19, 410c50 <ferror@plt+0xe340>
  410c4c:	ldr	w19, [x0, #20]
  410c50:	bl	402660 <free@plt>
  410c54:	mov	x0, x22
  410c58:	bl	413948 <ferror@plt+0x11038>
  410c5c:	mov	w0, w19
  410c60:	ldp	x29, x30, [sp]
  410c64:	ldp	x19, x20, [sp, #16]
  410c68:	ldp	x21, x22, [sp, #32]
  410c6c:	add	sp, sp, #0x490
  410c70:	ret
  410c74:	mov	w19, #0x0                   	// #0
  410c78:	mov	w0, w19
  410c7c:	ldp	x29, x30, [sp]
  410c80:	ldp	x19, x20, [sp, #16]
  410c84:	ldp	x21, x22, [sp, #32]
  410c88:	add	sp, sp, #0x490
  410c8c:	ret
  410c90:	stp	x29, x30, [sp, #-32]!
  410c94:	mov	w3, w0
  410c98:	mov	x1, #0x10                  	// #16
  410c9c:	mov	x29, sp
  410ca0:	str	x19, [sp, #16]
  410ca4:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x3230>
  410ca8:	add	x19, x19, #0x610
  410cac:	adrp	x2, 419000 <ferror@plt+0x166f0>
  410cb0:	mov	x0, x19
  410cb4:	add	x2, x2, #0xa80
  410cb8:	bl	4023b0 <snprintf@plt>
  410cbc:	mov	x0, x19
  410cc0:	ldr	x19, [sp, #16]
  410cc4:	ldp	x29, x30, [sp], #32
  410cc8:	ret
  410ccc:	nop
  410cd0:	stp	x29, x30, [sp, #-48]!
  410cd4:	mov	x29, sp
  410cd8:	stp	x19, x20, [sp, #16]
  410cdc:	cbz	w0, 410d2c <ferror@plt+0xe41c>
  410ce0:	mov	w20, w0
  410ce4:	adrp	x19, 439000 <stdin@@GLIBC_2.17+0x5230>
  410ce8:	add	x0, x19, #0x638
  410cec:	str	x21, [sp, #32]
  410cf0:	and	x21, x20, #0x3ff
  410cf4:	ldr	x1, [x0, x21, lsl #3]
  410cf8:	cbnz	x1, 410d08 <ferror@plt+0xe3f8>
  410cfc:	b	410d44 <ferror@plt+0xe434>
  410d00:	ldr	x1, [x1]
  410d04:	cbz	x1, 410d44 <ferror@plt+0xe434>
  410d08:	ldr	w0, [x1, #36]
  410d0c:	cmp	w20, w0
  410d10:	b.ne	410d00 <ferror@plt+0xe3f0>  // b.any
  410d14:	ldr	x21, [sp, #32]
  410d18:	add	x19, x1, #0x40
  410d1c:	mov	x0, x19
  410d20:	ldp	x19, x20, [sp, #16]
  410d24:	ldp	x29, x30, [sp], #48
  410d28:	ret
  410d2c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  410d30:	add	x19, x1, #0xe48
  410d34:	mov	x0, x19
  410d38:	ldp	x19, x20, [sp, #16]
  410d3c:	ldp	x29, x30, [sp], #48
  410d40:	ret
  410d44:	mov	w1, w20
  410d48:	mov	x0, #0x0                   	// #0
  410d4c:	bl	410b68 <ferror@plt+0xe258>
  410d50:	cmp	w0, w20
  410d54:	b.ne	410d80 <ferror@plt+0xe470>  // b.any
  410d58:	add	x19, x19, #0x638
  410d5c:	ldr	x1, [x19, x21, lsl #3]
  410d60:	cbnz	x1, 410d70 <ferror@plt+0xe460>
  410d64:	b	410d80 <ferror@plt+0xe470>
  410d68:	ldr	x1, [x1]
  410d6c:	cbz	x1, 410d80 <ferror@plt+0xe470>
  410d70:	ldr	w0, [x1, #36]
  410d74:	cmp	w20, w0
  410d78:	b.ne	410d68 <ferror@plt+0xe458>  // b.any
  410d7c:	b	410d14 <ferror@plt+0xe404>
  410d80:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3230>
  410d84:	add	x1, x1, #0x610
  410d88:	add	x1, x1, #0x10
  410d8c:	mov	w0, w20
  410d90:	mov	x19, x1
  410d94:	bl	402480 <if_indextoname@plt>
  410d98:	cbz	x0, 410db0 <ferror@plt+0xe4a0>
  410d9c:	mov	x0, x19
  410da0:	ldp	x19, x20, [sp, #16]
  410da4:	ldr	x21, [sp, #32]
  410da8:	ldp	x29, x30, [sp], #48
  410dac:	ret
  410db0:	mov	w3, w20
  410db4:	mov	x0, x19
  410db8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  410dbc:	mov	x1, #0x10                  	// #16
  410dc0:	add	x2, x2, #0xa80
  410dc4:	bl	4023b0 <snprintf@plt>
  410dc8:	ldr	x21, [sp, #32]
  410dcc:	b	410d1c <ferror@plt+0xe40c>
  410dd0:	cbz	w0, 410e08 <ferror@plt+0xe4f8>
  410dd4:	and	x2, x0, #0x3ff
  410dd8:	adrp	x1, 439000 <stdin@@GLIBC_2.17+0x5230>
  410ddc:	add	x1, x1, #0x638
  410de0:	ldr	x1, [x1, x2, lsl #3]
  410de4:	cbnz	x1, 410df4 <ferror@plt+0xe4e4>
  410de8:	b	410e08 <ferror@plt+0xe4f8>
  410dec:	ldr	x1, [x1]
  410df0:	cbz	x1, 410e08 <ferror@plt+0xe4f8>
  410df4:	ldr	w2, [x1, #36]
  410df8:	cmp	w0, w2
  410dfc:	b.ne	410dec <ferror@plt+0xe4dc>  // b.any
  410e00:	ldrh	w0, [x1, #40]
  410e04:	ret
  410e08:	mov	w0, #0xffffffff            	// #-1
  410e0c:	ret
  410e10:	cbz	w0, 410e48 <ferror@plt+0xe538>
  410e14:	and	x2, x0, #0x3ff
  410e18:	adrp	x1, 439000 <stdin@@GLIBC_2.17+0x5230>
  410e1c:	add	x1, x1, #0x638
  410e20:	ldr	x1, [x1, x2, lsl #3]
  410e24:	cbnz	x1, 410e34 <ferror@plt+0xe524>
  410e28:	b	410e50 <ferror@plt+0xe540>
  410e2c:	ldr	x1, [x1]
  410e30:	cbz	x1, 410e50 <ferror@plt+0xe540>
  410e34:	ldr	w2, [x1, #36]
  410e38:	cmp	w0, w2
  410e3c:	b.ne	410e2c <ferror@plt+0xe51c>  // b.any
  410e40:	ldr	w0, [x1, #32]
  410e44:	ret
  410e48:	mov	w0, #0x0                   	// #0
  410e4c:	ret
  410e50:	mov	w0, #0xffffffff            	// #-1
  410e54:	ret
  410e58:	cbz	x0, 410f00 <ferror@plt+0xe5f0>
  410e5c:	stp	x29, x30, [sp, #-64]!
  410e60:	mov	x29, sp
  410e64:	stp	x19, x20, [sp, #16]
  410e68:	mov	x20, x0
  410e6c:	bl	410720 <ferror@plt+0xde10>
  410e70:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3230>
  410e74:	and	x0, x0, #0x3ff
  410e78:	add	x1, x1, #0x638
  410e7c:	ldr	x19, [x1, x0, lsl #3]
  410e80:	cbz	x19, 410ec0 <ferror@plt+0xe5b0>
  410e84:	str	x21, [sp, #32]
  410e88:	b	410e94 <ferror@plt+0xe584>
  410e8c:	ldr	x19, [x19]
  410e90:	cbz	x19, 410ebc <ferror@plt+0xe5ac>
  410e94:	mov	x1, x20
  410e98:	add	x0, x19, #0x30
  410e9c:	sub	x21, x19, #0x10
  410ea0:	bl	4025f0 <strcmp@plt>
  410ea4:	cbnz	w0, 410e8c <ferror@plt+0xe57c>
  410ea8:	ldr	w0, [x21, #36]
  410eac:	ldr	x21, [sp, #32]
  410eb0:	ldp	x19, x20, [sp, #16]
  410eb4:	ldp	x29, x30, [sp], #64
  410eb8:	ret
  410ebc:	ldr	x21, [sp, #32]
  410ec0:	mov	x0, x20
  410ec4:	mov	w1, #0x0                   	// #0
  410ec8:	bl	410b68 <ferror@plt+0xe258>
  410ecc:	cbnz	w0, 410eb0 <ferror@plt+0xe5a0>
  410ed0:	mov	x0, x20
  410ed4:	bl	4027c0 <if_nametoindex@plt>
  410ed8:	cbnz	w0, 410eb0 <ferror@plt+0xe5a0>
  410edc:	mov	x0, x20
  410ee0:	add	x2, sp, #0x3c
  410ee4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  410ee8:	add	x1, x1, #0xa80
  410eec:	bl	4027f0 <__isoc99_sscanf@plt>
  410ef0:	cmp	w0, #0x1
  410ef4:	ldr	w1, [sp, #60]
  410ef8:	csel	w0, w1, wzr, eq  // eq = none
  410efc:	b	410eb0 <ferror@plt+0xe5a0>
  410f00:	mov	w0, #0x0                   	// #0
  410f04:	ret
  410f08:	mov	w3, w0
  410f0c:	adrp	x1, 439000 <stdin@@GLIBC_2.17+0x5230>
  410f10:	and	x0, x3, #0x3ff
  410f14:	add	x1, x1, #0x638
  410f18:	ldr	x1, [x1, x0, lsl #3]
  410f1c:	nop
  410f20:	cbz	x1, 410f5c <ferror@plt+0xe64c>
  410f24:	ldr	w2, [x1, #36]
  410f28:	mov	x0, x1
  410f2c:	ldr	x1, [x1]
  410f30:	cmp	w3, w2
  410f34:	b.ne	410f20 <ferror@plt+0xe610>  // b.any
  410f38:	ldr	x2, [x0, #8]
  410f3c:	str	x1, [x2]
  410f40:	cbz	x1, 410f48 <ferror@plt+0xe638>
  410f44:	str	x2, [x1, #8]
  410f48:	ldp	x1, x2, [x0, #16]
  410f4c:	str	x1, [x2]
  410f50:	cbz	x1, 410f58 <ferror@plt+0xe648>
  410f54:	str	x2, [x1, #8]
  410f58:	b	402660 <free@plt>
  410f5c:	ret
  410f60:	stp	x29, x30, [sp, #-32]!
  410f64:	mov	x29, sp
  410f68:	stp	x19, x20, [sp, #16]
  410f6c:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x3230>
  410f70:	add	x19, x19, #0x610
  410f74:	ldr	w1, [x19, #32]
  410f78:	cbz	w1, 410f88 <ferror@plt+0xe678>
  410f7c:	ldp	x19, x20, [sp, #16]
  410f80:	ldp	x29, x30, [sp], #32
  410f84:	ret
  410f88:	mov	x20, x0
  410f8c:	bl	414068 <ferror@plt+0x11758>
  410f90:	tbnz	w0, #31, 410fc4 <ferror@plt+0xe6b4>
  410f94:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  410f98:	mov	x0, x20
  410f9c:	mov	w3, #0x0                   	// #0
  410fa0:	mov	x2, #0x0                   	// #0
  410fa4:	ldr	x1, [x1, #4000]
  410fa8:	bl	4144b0 <ferror@plt+0x11ba0>
  410fac:	tbnz	w0, #31, 410fd8 <ferror@plt+0xe6c8>
  410fb0:	mov	w0, #0x1                   	// #1
  410fb4:	str	w0, [x19, #32]
  410fb8:	ldp	x19, x20, [sp, #16]
  410fbc:	ldp	x29, x30, [sp], #32
  410fc0:	ret
  410fc4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410fc8:	add	x0, x0, #0xa88
  410fcc:	bl	402290 <perror@plt>
  410fd0:	mov	w0, #0x1                   	// #1
  410fd4:	bl	402270 <exit@plt>
  410fd8:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  410fdc:	mov	x2, #0x10                  	// #16
  410fe0:	mov	x1, #0x1                   	// #1
  410fe4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410fe8:	ldr	x3, [x3, #3984]
  410fec:	add	x0, x0, #0xaa8
  410ff0:	ldr	x3, [x3]
  410ff4:	bl	4026d0 <fwrite@plt>
  410ff8:	mov	w0, #0x1                   	// #1
  410ffc:	bl	402270 <exit@plt>
  411000:	stp	x29, x30, [sp, #-32]!
  411004:	adrp	x4, 42f000 <ferror@plt+0x2c6f0>
  411008:	rev16	w3, w0
  41100c:	mov	x29, sp
  411010:	ldr	x4, [x4, #4008]
  411014:	and	w3, w3, #0xffff
  411018:	ldr	w0, [x4]
  41101c:	str	x19, [sp, #16]
  411020:	mov	x19, x1
  411024:	cbnz	w0, 41105c <ferror@plt+0xe74c>
  411028:	adrp	x6, 42f000 <ferror@plt+0x2c6f0>
  41102c:	mov	x4, #0x0                   	// #0
  411030:	add	x6, x6, #0x9c8
  411034:	mov	w5, #0x60                  	// #96
  411038:	b	411044 <ferror@plt+0xe734>
  41103c:	lsl	x5, x4, #4
  411040:	ldr	w5, [x5, x6]
  411044:	cmp	w3, w5
  411048:	mov	w5, w4
  41104c:	add	x4, x4, #0x1
  411050:	b.eq	411080 <ferror@plt+0xe770>  // b.none
  411054:	cmp	x4, #0x33
  411058:	b.ne	41103c <ferror@plt+0xe72c>  // b.any
  41105c:	sxtw	x1, w2
  411060:	mov	x0, x19
  411064:	adrp	x2, 419000 <ferror@plt+0x166f0>
  411068:	add	x2, x2, #0xac0
  41106c:	bl	4023b0 <snprintf@plt>
  411070:	mov	x0, x19
  411074:	ldr	x19, [sp, #16]
  411078:	ldp	x29, x30, [sp], #32
  41107c:	ret
  411080:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411084:	add	x0, x0, #0x9c8
  411088:	add	x5, x0, w5, sxtw #4
  41108c:	ldr	x19, [sp, #16]
  411090:	ldp	x29, x30, [sp], #32
  411094:	ldr	x0, [x5, #8]
  411098:	ret
  41109c:	nop
  4110a0:	stp	x29, x30, [sp, #-48]!
  4110a4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4110a8:	mov	x29, sp
  4110ac:	stp	x19, x20, [sp, #16]
  4110b0:	mov	x20, x1
  4110b4:	mov	x19, #0x0                   	// #0
  4110b8:	stp	x21, x22, [sp, #32]
  4110bc:	mov	x21, x0
  4110c0:	adrp	x22, 42f000 <ferror@plt+0x2c6f0>
  4110c4:	add	x0, x2, #0xac8
  4110c8:	add	x22, x22, #0x9c8
  4110cc:	b	4110e0 <ferror@plt+0xe7d0>
  4110d0:	cmp	x19, #0x33
  4110d4:	b.eq	41111c <ferror@plt+0xe80c>  // b.none
  4110d8:	add	x2, x22, x19, lsl #4
  4110dc:	ldr	x0, [x2, #8]
  4110e0:	mov	x1, x20
  4110e4:	bl	4024e0 <strcasecmp@plt>
  4110e8:	mov	w1, w19
  4110ec:	add	x19, x19, #0x1
  4110f0:	cbnz	w0, 4110d0 <ferror@plt+0xe7c0>
  4110f4:	sbfiz	x1, x1, #4, #32
  4110f8:	adrp	x2, 42f000 <ferror@plt+0x2c6f0>
  4110fc:	add	x2, x2, #0x9c8
  411100:	ldp	x19, x20, [sp, #16]
  411104:	ldr	w1, [x2, x1]
  411108:	rev16	w1, w1
  41110c:	strh	w1, [x21]
  411110:	ldp	x21, x22, [sp, #32]
  411114:	ldp	x29, x30, [sp], #48
  411118:	ret
  41111c:	mov	x1, x20
  411120:	mov	x0, x21
  411124:	mov	w2, #0x0                   	// #0
  411128:	bl	40d028 <ferror@plt+0xa718>
  41112c:	cmp	w0, #0x0
  411130:	csetm	w0, ne  // ne = any
  411134:	ldp	x19, x20, [sp, #16]
  411138:	ldp	x21, x22, [sp, #32]
  41113c:	ldp	x29, x30, [sp], #48
  411140:	ret
  411144:	nop
  411148:	stp	x29, x30, [sp, #-80]!
  41114c:	cmp	w1, #0x4
  411150:	mov	x29, sp
  411154:	stp	x21, x22, [sp, #32]
  411158:	mov	w21, w1
  41115c:	mov	x22, x0
  411160:	stp	x23, x24, [sp, #48]
  411164:	mov	w23, w4
  411168:	stp	x25, x26, [sp, #64]
  41116c:	mov	x25, x3
  411170:	b.eq	411228 <ferror@plt+0xe918>  // b.none
  411174:	cmp	w1, #0x10
  411178:	b.ne	41118c <ferror@plt+0xe87c>  // b.any
  41117c:	cmp	w2, #0x301
  411180:	mov	w0, #0x337                 	// #823
  411184:	ccmp	w2, w0, #0x4, ne  // ne = any
  411188:	b.eq	411260 <ferror@plt+0xe950>  // b.none
  41118c:	ldrb	w3, [x22]
  411190:	sxtw	x24, w23
  411194:	mov	x1, x24
  411198:	mov	x0, x25
  41119c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4111a0:	add	x2, x2, #0x560
  4111a4:	bl	4023b0 <snprintf@plt>
  4111a8:	cmp	w23, #0x2
  4111ac:	ccmp	w21, #0x1, #0x4, gt
  4111b0:	b.le	411210 <ferror@plt+0xe900>
  4111b4:	adrp	x26, 419000 <ferror@plt+0x166f0>
  4111b8:	sub	x22, x22, #0x1
  4111bc:	add	x24, x25, x24
  4111c0:	add	x26, x26, #0xc48
  4111c4:	stp	x19, x20, [sp, #16]
  4111c8:	add	x20, x25, #0x2
  4111cc:	mov	x19, #0x2                   	// #2
  4111d0:	ldrb	w3, [x22, x19]
  4111d4:	sub	x1, x24, x20
  4111d8:	mov	x0, x20
  4111dc:	mov	x2, x26
  4111e0:	add	x20, x20, #0x3
  4111e4:	bl	4023b0 <snprintf@plt>
  4111e8:	add	w0, w19, w19, lsl #1
  4111ec:	sub	w0, w0, #0x1
  4111f0:	cmp	w0, w23
  4111f4:	cset	w1, lt  // lt = tstop
  4111f8:	cmp	w21, w19
  4111fc:	cset	w0, gt
  411200:	add	x19, x19, #0x1
  411204:	tst	w1, w0
  411208:	b.ne	4111d0 <ferror@plt+0xe8c0>  // b.any
  41120c:	ldp	x19, x20, [sp, #16]
  411210:	mov	x0, x25
  411214:	ldp	x21, x22, [sp, #32]
  411218:	ldp	x23, x24, [sp, #48]
  41121c:	ldp	x25, x26, [sp, #64]
  411220:	ldp	x29, x30, [sp], #80
  411224:	ret
  411228:	and	w1, w2, #0xfffffff7
  41122c:	mov	w0, #0x30a                 	// #778
  411230:	cmp	w1, #0x300
  411234:	ccmp	w2, w0, #0x4, ne  // ne = any
  411238:	b.ne	41118c <ferror@plt+0xe87c>  // b.any
  41123c:	mov	w3, w4
  411240:	mov	x2, x25
  411244:	mov	x1, x22
  411248:	mov	w0, #0x2                   	// #2
  41124c:	ldp	x21, x22, [sp, #32]
  411250:	ldp	x23, x24, [sp, #48]
  411254:	ldp	x25, x26, [sp, #64]
  411258:	ldp	x29, x30, [sp], #80
  41125c:	b	4028f0 <inet_ntop@plt>
  411260:	mov	w3, w4
  411264:	mov	x2, x25
  411268:	mov	x1, x22
  41126c:	mov	w0, #0xa                   	// #10
  411270:	b	41124c <ferror@plt+0xe93c>
  411274:	nop
  411278:	stp	x29, x30, [sp, #-352]!
  41127c:	mov	x29, sp
  411280:	stp	x21, x22, [sp, #32]
  411284:	mov	w22, w1
  411288:	mov	x21, x2
  41128c:	mov	w1, #0x2e                  	// #46
  411290:	stp	x23, x24, [sp, #48]
  411294:	mov	x23, x0
  411298:	mov	x0, x2
  41129c:	bl	4026b0 <strchr@plt>
  4112a0:	cbz	x0, 4112e0 <ferror@plt+0xe9d0>
  4112a4:	mov	x1, x21
  4112a8:	add	x0, sp, #0x58
  4112ac:	mov	w2, #0x2                   	// #2
  4112b0:	bl	40d128 <ferror@plt+0xa818>
  4112b4:	cbnz	w0, 4113a4 <ferror@plt+0xea94>
  4112b8:	cmp	w22, #0x3
  4112bc:	mov	w0, #0xffffffff            	// #-1
  4112c0:	b.le	4112d0 <ferror@plt+0xe9c0>
  4112c4:	ldr	w1, [sp, #96]
  4112c8:	mov	w0, #0x4                   	// #4
  4112cc:	str	w1, [x23]
  4112d0:	ldp	x21, x22, [sp, #32]
  4112d4:	ldp	x23, x24, [sp, #48]
  4112d8:	ldp	x29, x30, [sp], #352
  4112dc:	ret
  4112e0:	cmp	w22, #0x0
  4112e4:	mov	w0, #0x1                   	// #1
  4112e8:	b.le	4112d0 <ferror@plt+0xe9c0>
  4112ec:	sub	w22, w22, #0x1
  4112f0:	adrp	x24, 419000 <ferror@plt+0x166f0>
  4112f4:	sub	x23, x23, #0x1
  4112f8:	add	x22, x22, #0x2
  4112fc:	add	x24, x24, #0xc70
  411300:	stp	x19, x20, [sp, #16]
  411304:	mov	x20, #0x1                   	// #1
  411308:	str	x25, [sp, #64]
  41130c:	add	x25, sp, #0x58
  411310:	b	41133c <ferror@plt+0xea2c>
  411314:	ldr	w1, [sp, #88]
  411318:	mov	w0, w20
  41131c:	cmp	w1, #0xff
  411320:	b.hi	41136c <ferror@plt+0xea5c>  // b.pmore
  411324:	strb	w1, [x23, x20]
  411328:	add	x20, x20, #0x1
  41132c:	mov	x21, x19
  411330:	cmp	x20, x22
  411334:	cbz	x19, 4113d4 <ferror@plt+0xeac4>
  411338:	b.eq	4113ec <ferror@plt+0xeadc>  // b.none
  41133c:	mov	w1, #0x3a                  	// #58
  411340:	mov	x0, x21
  411344:	bl	4026b0 <strchr@plt>
  411348:	mov	x19, x0
  41134c:	mov	x2, x25
  411350:	mov	x0, x21
  411354:	mov	x1, x24
  411358:	cbz	x19, 411360 <ferror@plt+0xea50>
  41135c:	strb	wzr, [x19], #1
  411360:	bl	4027f0 <__isoc99_sscanf@plt>
  411364:	cmp	w0, #0x1
  411368:	b.eq	411314 <ferror@plt+0xea04>  // b.none
  41136c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411370:	mov	x2, x21
  411374:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411378:	add	x1, x1, #0xc50
  41137c:	ldr	x0, [x0, #3984]
  411380:	ldr	x0, [x0]
  411384:	bl	4028d0 <fprintf@plt>
  411388:	mov	w0, #0xffffffff            	// #-1
  41138c:	ldp	x19, x20, [sp, #16]
  411390:	ldp	x21, x22, [sp, #32]
  411394:	ldp	x23, x24, [sp, #48]
  411398:	ldr	x25, [sp, #64]
  41139c:	ldp	x29, x30, [sp], #352
  4113a0:	ret
  4113a4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4113a8:	mov	x2, x21
  4113ac:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4113b0:	add	x1, x1, #0xc50
  4113b4:	ldr	x0, [x0, #3984]
  4113b8:	ldr	x0, [x0]
  4113bc:	bl	4028d0 <fprintf@plt>
  4113c0:	mov	w0, #0xffffffff            	// #-1
  4113c4:	ldp	x21, x22, [sp, #32]
  4113c8:	ldp	x23, x24, [sp, #48]
  4113cc:	ldp	x29, x30, [sp], #352
  4113d0:	ret
  4113d4:	ldp	x19, x20, [sp, #16]
  4113d8:	ldp	x21, x22, [sp, #32]
  4113dc:	ldp	x23, x24, [sp, #48]
  4113e0:	ldr	x25, [sp, #64]
  4113e4:	ldp	x29, x30, [sp], #352
  4113e8:	ret
  4113ec:	add	w0, w0, #0x1
  4113f0:	ldp	x19, x20, [sp, #16]
  4113f4:	ldp	x21, x22, [sp, #32]
  4113f8:	ldp	x23, x24, [sp, #48]
  4113fc:	ldr	x25, [sp, #64]
  411400:	ldp	x29, x30, [sp], #352
  411404:	ret
  411408:	stp	x29, x30, [sp, #-64]!
  41140c:	mov	x29, sp
  411410:	stp	x21, x22, [sp, #32]
  411414:	adrp	x22, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  411418:	ldr	w3, [x22, #3488]
  41141c:	cmp	w3, w0
  411420:	b.eq	411484 <ferror@plt+0xeb74>  // b.none
  411424:	stp	x19, x20, [sp, #16]
  411428:	mov	w20, w0
  41142c:	mov	x19, x1
  411430:	stp	x23, x24, [sp, #48]
  411434:	mov	w23, w2
  411438:	bl	402720 <getprotobynumber@plt>
  41143c:	mov	x21, x0
  411440:	cbz	x0, 411454 <ferror@plt+0xeb44>
  411444:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411448:	ldr	x0, [x0, #4008]
  41144c:	ldr	w0, [x0]
  411450:	cbz	w0, 411498 <ferror@plt+0xeb88>
  411454:	mov	w3, w20
  411458:	sxtw	x1, w23
  41145c:	mov	x0, x19
  411460:	adrp	x2, 419000 <ferror@plt+0x166f0>
  411464:	add	x2, x2, #0xc78
  411468:	bl	4023b0 <snprintf@plt>
  41146c:	mov	x0, x19
  411470:	ldp	x19, x20, [sp, #16]
  411474:	ldp	x21, x22, [sp, #32]
  411478:	ldp	x23, x24, [sp, #48]
  41147c:	ldp	x29, x30, [sp], #64
  411480:	ret
  411484:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411488:	ldp	x21, x22, [sp, #32]
  41148c:	ldr	x0, [x0, #1592]
  411490:	ldp	x29, x30, [sp], #64
  411494:	ret
  411498:	ldr	w0, [x22, #3488]
  41149c:	adrp	x24, 43b000 <stdin@@GLIBC_2.17+0x7230>
  4114a0:	cmn	w0, #0x1
  4114a4:	b.eq	4114b0 <ferror@plt+0xeba0>  // b.none
  4114a8:	ldr	x0, [x24, #1592]
  4114ac:	bl	402660 <free@plt>
  4114b0:	ldr	x21, [x21]
  4114b4:	str	w20, [x22, #3488]
  4114b8:	mov	x0, x21
  4114bc:	bl	402510 <strdup@plt>
  4114c0:	mov	x1, x21
  4114c4:	sxtw	x2, w23
  4114c8:	str	x0, [x24, #1592]
  4114cc:	mov	x0, x19
  4114d0:	bl	40eca8 <ferror@plt+0xc398>
  4114d4:	mov	x0, x19
  4114d8:	ldp	x19, x20, [sp, #16]
  4114dc:	ldp	x21, x22, [sp, #32]
  4114e0:	ldp	x23, x24, [sp, #48]
  4114e4:	ldp	x29, x30, [sp], #64
  4114e8:	ret
  4114ec:	nop
  4114f0:	stp	x29, x30, [sp, #-64]!
  4114f4:	mov	x29, sp
  4114f8:	stp	x21, x22, [sp, #32]
  4114fc:	adrp	x21, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  411500:	add	x1, x21, #0xda0
  411504:	stp	x19, x20, [sp, #16]
  411508:	mov	x19, x0
  41150c:	ldr	w20, [x1, #4]
  411510:	cmn	w20, #0x1
  411514:	b.eq	41152c <ferror@plt+0xec1c>  // b.none
  411518:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  41151c:	mov	x1, x19
  411520:	ldr	x0, [x0, #1600]
  411524:	bl	4025f0 <strcmp@plt>
  411528:	cbz	w0, 411544 <ferror@plt+0xec34>
  41152c:	mov	x1, x19
  411530:	add	x0, sp, #0x3f
  411534:	mov	w2, #0xa                   	// #10
  411538:	bl	40cde0 <ferror@plt+0xa4d0>
  41153c:	cbnz	w0, 411558 <ferror@plt+0xec48>
  411540:	ldrb	w20, [sp, #63]
  411544:	mov	w0, w20
  411548:	ldp	x19, x20, [sp, #16]
  41154c:	ldp	x21, x22, [sp, #32]
  411550:	ldp	x29, x30, [sp], #64
  411554:	ret
  411558:	mov	x0, x19
  41155c:	bl	402390 <getprotobyname@plt>
  411560:	mov	x19, x0
  411564:	cbz	x0, 4115d8 <ferror@plt+0xecc8>
  411568:	add	x0, x21, #0xda0
  41156c:	adrp	x22, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411570:	ldr	w0, [x0, #4]
  411574:	cmn	w0, #0x1
  411578:	b.ne	4115ac <ferror@plt+0xec9c>  // b.any
  41157c:	ldr	x0, [x19]
  411580:	add	x21, x21, #0xda0
  411584:	add	x22, x22, #0x638
  411588:	ldr	w20, [x19, #16]
  41158c:	str	w20, [x21, #4]
  411590:	bl	402510 <strdup@plt>
  411594:	str	x0, [x22, #8]
  411598:	mov	w0, w20
  41159c:	ldp	x19, x20, [sp, #16]
  4115a0:	ldp	x21, x22, [sp, #32]
  4115a4:	ldp	x29, x30, [sp], #64
  4115a8:	ret
  4115ac:	add	x0, x22, #0x638
  4115b0:	add	x21, x21, #0xda0
  4115b4:	add	x22, x22, #0x638
  4115b8:	ldr	x0, [x0, #8]
  4115bc:	bl	402660 <free@plt>
  4115c0:	ldr	w20, [x19, #16]
  4115c4:	ldr	x0, [x19]
  4115c8:	str	w20, [x21, #4]
  4115cc:	bl	402510 <strdup@plt>
  4115d0:	str	x0, [x22, #8]
  4115d4:	b	411598 <ferror@plt+0xec88>
  4115d8:	mov	w20, #0xffffffff            	// #-1
  4115dc:	b	411544 <ferror@plt+0xec34>
  4115e0:	mov	x12, #0x31e0                	// #12768
  4115e4:	sub	sp, sp, x12
  4115e8:	mov	x4, x0
  4115ec:	adrp	x3, 419000 <ferror@plt+0x166f0>
  4115f0:	add	x3, x3, #0xc88
  4115f4:	mov	x1, #0x1000                	// #4096
  4115f8:	stp	x29, x30, [sp]
  4115fc:	mov	x29, sp
  411600:	stp	x21, x22, [sp, #32]
  411604:	adrp	x21, 416000 <ferror@plt+0x136f0>
  411608:	add	x2, x21, #0x1d8
  41160c:	stp	x19, x20, [sp, #16]
  411610:	add	x20, sp, #0x1e0
  411614:	mov	x19, x0
  411618:	mov	x0, x20
  41161c:	bl	4023b0 <snprintf@plt>
  411620:	mov	x0, x20
  411624:	mov	w1, #0x80000               	// #524288
  411628:	bl	402780 <open64@plt>
  41162c:	tbnz	w0, #31, 4118a4 <ferror@plt+0xef94>
  411630:	mov	w22, w0
  411634:	mov	w1, #0x40000000            	// #1073741824
  411638:	bl	402740 <setns@plt>
  41163c:	tbnz	w0, #31, 4118dc <ferror@plt+0xefcc>
  411640:	mov	w0, w22
  411644:	bl	402540 <close@plt>
  411648:	mov	w0, #0x20000               	// #131072
  41164c:	bl	4023a0 <unshare@plt>
  411650:	tbnz	w0, #31, 41191c <ferror@plt+0xf00c>
  411654:	mov	x3, #0x4000                	// #16384
  411658:	adrp	x22, 416000 <ferror@plt+0x136f0>
  41165c:	movk	x3, #0x8, lsl #16
  411660:	add	x2, x22, #0xac0
  411664:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411668:	adrp	x0, 419000 <ferror@plt+0x166f0>
  41166c:	add	x1, x1, #0xd08
  411670:	add	x0, x0, #0x318
  411674:	mov	x4, #0x0                   	// #0
  411678:	bl	402280 <mount@plt>
  41167c:	mov	w20, w0
  411680:	cbnz	w0, 411870 <ferror@plt+0xef60>
  411684:	stp	x23, x24, [sp, #48]
  411688:	adrp	x23, 419000 <ferror@plt+0x166f0>
  41168c:	add	x24, x23, #0xd38
  411690:	mov	x0, x24
  411694:	mov	w1, #0x2                   	// #2
  411698:	bl	4023c0 <umount2@plt>
  41169c:	tbnz	w0, #31, 41183c <ferror@plt+0xef2c>
  4116a0:	mov	x3, #0x0                   	// #0
  4116a4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4116a8:	add	x1, x23, #0xd38
  4116ac:	add	x2, x2, #0xd40
  4116b0:	mov	x0, x19
  4116b4:	mov	x4, #0x0                   	// #0
  4116b8:	bl	402280 <mount@plt>
  4116bc:	tbnz	w0, #31, 411950 <ferror@plt+0xf040>
  4116c0:	mov	x0, x19
  4116c4:	bl	402260 <strlen@plt>
  4116c8:	cmp	x0, #0xfe
  4116cc:	b.ls	4116f0 <ferror@plt+0xede0>  // b.plast
  4116d0:	ldp	x23, x24, [sp, #48]
  4116d4:	mov	w0, w20
  4116d8:	mov	x12, #0x31e0                	// #12768
  4116dc:	ldp	x29, x30, [sp]
  4116e0:	ldp	x19, x20, [sp, #16]
  4116e4:	ldp	x21, x22, [sp, #32]
  4116e8:	add	sp, sp, x12
  4116ec:	ret
  4116f0:	mov	x4, x19
  4116f4:	add	x2, x21, #0x1d8
  4116f8:	adrp	x3, 419000 <ferror@plt+0x166f0>
  4116fc:	add	x3, x3, #0xd68
  411700:	mov	x1, #0x10a                 	// #266
  411704:	stp	x25, x26, [sp, #64]
  411708:	add	x25, sp, #0xd0
  41170c:	mov	x0, x25
  411710:	bl	4023b0 <snprintf@plt>
  411714:	mov	x0, x25
  411718:	bl	402360 <opendir@plt>
  41171c:	mov	x19, x0
  411720:	cbz	x0, 411864 <ferror@plt+0xef54>
  411724:	adrp	x26, 419000 <ferror@plt+0x166f0>
  411728:	mov	x0, #0x11e0                	// #4576
  41172c:	mov	x1, #0x21e0                	// #8672
  411730:	add	x26, x26, #0xd80
  411734:	add	x24, sp, x0
  411738:	add	x23, sp, x1
  41173c:	stp	x27, x28, [sp, #80]
  411740:	mov	w27, #0x2e2e                	// #11822
  411744:	nop
  411748:	mov	x0, x19
  41174c:	bl	402680 <readdir64@plt>
  411750:	mov	x5, x0
  411754:	mov	x3, x25
  411758:	add	x2, x21, #0x1d8
  41175c:	mov	x0, x24
  411760:	mov	x1, #0x1000                	// #4096
  411764:	cbz	x5, 41180c <ferror@plt+0xeefc>
  411768:	add	x28, x5, #0x13
  41176c:	ldurh	w5, [x5, #19]
  411770:	mov	x4, x28
  411774:	cmp	w5, #0x2e
  411778:	b.eq	411748 <ferror@plt+0xee38>  // b.none
  41177c:	cmp	w5, w27
  411780:	b.eq	411858 <ferror@plt+0xef48>  // b.none
  411784:	bl	4023b0 <snprintf@plt>
  411788:	mov	x3, x28
  41178c:	mov	x2, x26
  411790:	mov	x1, #0x1000                	// #4096
  411794:	mov	x0, x23
  411798:	bl	4023b0 <snprintf@plt>
  41179c:	add	x2, x22, #0xac0
  4117a0:	mov	x1, x23
  4117a4:	mov	x0, x24
  4117a8:	mov	x4, #0x0                   	// #0
  4117ac:	mov	x3, #0x1000                	// #4096
  4117b0:	bl	402280 <mount@plt>
  4117b4:	tbz	w0, #31, 411748 <ferror@plt+0xee38>
  4117b8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4117bc:	ldr	x0, [x0, #3984]
  4117c0:	ldr	x28, [x0]
  4117c4:	bl	402870 <__errno_location@plt>
  4117c8:	ldr	w0, [x0]
  4117cc:	bl	402530 <strerror@plt>
  4117d0:	mov	x4, x0
  4117d4:	mov	x3, x23
  4117d8:	mov	x2, x24
  4117dc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4117e0:	add	x1, x1, #0xd88
  4117e4:	mov	x0, x28
  4117e8:	bl	4028d0 <fprintf@plt>
  4117ec:	mov	x0, x19
  4117f0:	bl	402680 <readdir64@plt>
  4117f4:	mov	x5, x0
  4117f8:	mov	x3, x25
  4117fc:	add	x2, x21, #0x1d8
  411800:	mov	x0, x24
  411804:	mov	x1, #0x1000                	// #4096
  411808:	cbnz	x5, 411768 <ferror@plt+0xee58>
  41180c:	mov	x0, x19
  411810:	bl	402520 <closedir@plt>
  411814:	mov	w0, w20
  411818:	mov	x12, #0x31e0                	// #12768
  41181c:	ldp	x29, x30, [sp]
  411820:	ldp	x19, x20, [sp, #16]
  411824:	ldp	x21, x22, [sp, #32]
  411828:	ldp	x23, x24, [sp, #48]
  41182c:	ldp	x25, x26, [sp, #64]
  411830:	ldp	x27, x28, [sp, #80]
  411834:	add	sp, sp, x12
  411838:	ret
  41183c:	mov	x0, x24
  411840:	add	x1, sp, #0x60
  411844:	bl	402650 <statvfs64@plt>
  411848:	cbnz	w0, 4116a0 <ferror@plt+0xed90>
  41184c:	ldr	x3, [sp, #168]
  411850:	and	x3, x3, #0x1
  411854:	b	4116a4 <ferror@plt+0xed94>
  411858:	ldrb	w5, [x28, #2]
  41185c:	cbz	w5, 411748 <ferror@plt+0xee38>
  411860:	b	411784 <ferror@plt+0xee74>
  411864:	ldp	x23, x24, [sp, #48]
  411868:	ldp	x25, x26, [sp, #64]
  41186c:	b	4116d4 <ferror@plt+0xedc4>
  411870:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411874:	mov	w20, #0xffffffff            	// #-1
  411878:	ldr	x0, [x0, #3984]
  41187c:	ldr	x19, [x0]
  411880:	bl	402870 <__errno_location@plt>
  411884:	ldr	w0, [x0]
  411888:	bl	402530 <strerror@plt>
  41188c:	mov	x2, x0
  411890:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411894:	mov	x0, x19
  411898:	add	x1, x1, #0xd10
  41189c:	bl	4028d0 <fprintf@plt>
  4118a0:	b	4116d4 <ferror@plt+0xedc4>
  4118a4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4118a8:	mov	w20, #0xffffffff            	// #-1
  4118ac:	ldr	x0, [x0, #3984]
  4118b0:	ldr	x21, [x0]
  4118b4:	bl	402870 <__errno_location@plt>
  4118b8:	ldr	w0, [x0]
  4118bc:	bl	402530 <strerror@plt>
  4118c0:	mov	x3, x0
  4118c4:	mov	x2, x19
  4118c8:	mov	x0, x21
  4118cc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4118d0:	add	x1, x1, #0xc98
  4118d4:	bl	4028d0 <fprintf@plt>
  4118d8:	b	4116d4 <ferror@plt+0xedc4>
  4118dc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4118e0:	mov	w20, #0xffffffff            	// #-1
  4118e4:	ldr	x0, [x0, #3984]
  4118e8:	ldr	x21, [x0]
  4118ec:	bl	402870 <__errno_location@plt>
  4118f0:	ldr	w0, [x0]
  4118f4:	bl	402530 <strerror@plt>
  4118f8:	mov	x3, x0
  4118fc:	mov	x2, x19
  411900:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411904:	add	x1, x1, #0xcc0
  411908:	mov	x0, x21
  41190c:	bl	4028d0 <fprintf@plt>
  411910:	mov	w0, w22
  411914:	bl	402540 <close@plt>
  411918:	b	4116d4 <ferror@plt+0xedc4>
  41191c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411920:	mov	w20, #0xffffffff            	// #-1
  411924:	ldr	x0, [x0, #3984]
  411928:	ldr	x19, [x0]
  41192c:	bl	402870 <__errno_location@plt>
  411930:	ldr	w0, [x0]
  411934:	bl	402530 <strerror@plt>
  411938:	mov	x2, x0
  41193c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411940:	mov	x0, x19
  411944:	add	x1, x1, #0xcf0
  411948:	bl	4028d0 <fprintf@plt>
  41194c:	b	4116d4 <ferror@plt+0xedc4>
  411950:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411954:	mov	w20, #0xffffffff            	// #-1
  411958:	ldr	x0, [x0, #3984]
  41195c:	ldr	x19, [x0]
  411960:	bl	402870 <__errno_location@plt>
  411964:	ldr	w0, [x0]
  411968:	bl	402530 <strerror@plt>
  41196c:	mov	x2, x0
  411970:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411974:	mov	x0, x19
  411978:	add	x1, x1, #0xd48
  41197c:	bl	4028d0 <fprintf@plt>
  411980:	ldp	x23, x24, [sp, #48]
  411984:	b	4116d4 <ferror@plt+0xedc4>
  411988:	mov	x12, #0x1020                	// #4128
  41198c:	sub	sp, sp, x12
  411990:	mov	w1, #0x2f                  	// #47
  411994:	stp	x29, x30, [sp]
  411998:	mov	x29, sp
  41199c:	str	x19, [sp, #16]
  4119a0:	mov	x19, x0
  4119a4:	bl	4026b0 <strchr@plt>
  4119a8:	cbz	x0, 4119cc <ferror@plt+0xf0bc>
  4119ac:	mov	x0, x19
  4119b0:	mov	w1, #0x0                   	// #0
  4119b4:	bl	402780 <open64@plt>
  4119b8:	mov	x12, #0x1020                	// #4128
  4119bc:	ldp	x29, x30, [sp]
  4119c0:	ldr	x19, [sp, #16]
  4119c4:	add	sp, sp, x12
  4119c8:	ret
  4119cc:	mov	x4, x19
  4119d0:	adrp	x3, 419000 <ferror@plt+0x166f0>
  4119d4:	adrp	x2, 416000 <ferror@plt+0x136f0>
  4119d8:	add	x3, x3, #0xc88
  4119dc:	add	x2, x2, #0x1d8
  4119e0:	add	x0, sp, #0x20
  4119e4:	mov	x19, x0
  4119e8:	mov	x1, #0x1000                	// #4096
  4119ec:	bl	4023b0 <snprintf@plt>
  4119f0:	mov	x0, x19
  4119f4:	mov	w1, #0x0                   	// #0
  4119f8:	bl	402780 <open64@plt>
  4119fc:	mov	x12, #0x1020                	// #4128
  411a00:	ldp	x29, x30, [sp]
  411a04:	ldr	x19, [sp, #16]
  411a08:	add	sp, sp, x12
  411a0c:	ret
  411a10:	stp	x29, x30, [sp, #-48]!
  411a14:	mov	x29, sp
  411a18:	stp	x19, x20, [sp, #16]
  411a1c:	mov	x20, x1
  411a20:	stp	x21, x22, [sp, #32]
  411a24:	mov	x21, x0
  411a28:	adrp	x0, 419000 <ferror@plt+0x166f0>
  411a2c:	add	x0, x0, #0xc88
  411a30:	bl	402360 <opendir@plt>
  411a34:	cbz	x0, 411aa0 <ferror@plt+0xf190>
  411a38:	mov	x19, x0
  411a3c:	mov	w22, #0x2e2e                	// #11822
  411a40:	mov	x0, x19
  411a44:	bl	402680 <readdir64@plt>
  411a48:	mov	x1, x20
  411a4c:	mov	x2, x0
  411a50:	cbz	x0, 411a78 <ferror@plt+0xf168>
  411a54:	add	x3, x2, #0x13
  411a58:	ldurh	w2, [x2, #19]
  411a5c:	mov	x0, x3
  411a60:	cmp	w2, #0x2e
  411a64:	b.eq	411a40 <ferror@plt+0xf130>  // b.none
  411a68:	cmp	w2, w22
  411a6c:	b.eq	411a94 <ferror@plt+0xf184>  // b.none
  411a70:	blr	x21
  411a74:	cbz	w0, 411a40 <ferror@plt+0xf130>
  411a78:	mov	x0, x19
  411a7c:	bl	402520 <closedir@plt>
  411a80:	mov	w0, #0x0                   	// #0
  411a84:	ldp	x19, x20, [sp, #16]
  411a88:	ldp	x21, x22, [sp, #32]
  411a8c:	ldp	x29, x30, [sp], #48
  411a90:	ret
  411a94:	ldrb	w2, [x3, #2]
  411a98:	cbz	w2, 411a40 <ferror@plt+0xf130>
  411a9c:	b	411a70 <ferror@plt+0xf160>
  411aa0:	mov	w0, #0xffffffff            	// #-1
  411aa4:	b	411a84 <ferror@plt+0xf174>
  411aa8:	cbnz	w0, 411ab0 <ferror@plt+0xf1a0>
  411aac:	ret
  411ab0:	stp	x29, x30, [sp, #-32]!
  411ab4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411ab8:	mov	x29, sp
  411abc:	ldr	x0, [x0, #4016]
  411ac0:	stp	x19, x20, [sp, #16]
  411ac4:	adrp	x20, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411ac8:	and	w19, w1, #0xff
  411acc:	ldr	x0, [x0]
  411ad0:	bl	412bc8 <ferror@plt+0x102b8>
  411ad4:	str	x0, [x20, #1608]
  411ad8:	cbz	x0, 411b18 <ferror@plt+0xf208>
  411adc:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  411ae0:	ldr	x1, [x1, #4056]
  411ae4:	ldr	w1, [x1]
  411ae8:	cbnz	w1, 411afc <ferror@plt+0xf1ec>
  411aec:	cbnz	w19, 411b08 <ferror@plt+0xf1f8>
  411af0:	ldp	x19, x20, [sp, #16]
  411af4:	ldp	x29, x30, [sp], #32
  411af8:	ret
  411afc:	mov	w1, #0x1                   	// #1
  411b00:	bl	412c70 <ferror@plt+0x10360>
  411b04:	cbz	w19, 411af0 <ferror@plt+0xf1e0>
  411b08:	ldr	x0, [x20, #1608]
  411b0c:	ldp	x19, x20, [sp, #16]
  411b10:	ldp	x29, x30, [sp], #32
  411b14:	b	412e10 <ferror@plt+0x10500>
  411b18:	adrp	x0, 419000 <ferror@plt+0x166f0>
  411b1c:	add	x0, x0, #0xda8
  411b20:	bl	402290 <perror@plt>
  411b24:	mov	w0, #0x1                   	// #1
  411b28:	bl	402270 <exit@plt>
  411b2c:	nop
  411b30:	mov	w1, #0x1                   	// #1
  411b34:	b	411aa8 <ferror@plt+0xf198>
  411b38:	stp	x29, x30, [sp, #-32]!
  411b3c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411b40:	mov	x29, sp
  411b44:	str	x19, [sp, #16]
  411b48:	add	x19, x0, #0x648
  411b4c:	ldr	x0, [x0, #1608]
  411b50:	cbz	x0, 411b68 <ferror@plt+0xf258>
  411b54:	bl	412e50 <ferror@plt+0x10540>
  411b58:	mov	x0, x19
  411b5c:	ldr	x19, [sp, #16]
  411b60:	ldp	x29, x30, [sp], #32
  411b64:	b	412c00 <ferror@plt+0x102f0>
  411b68:	ldr	x19, [sp, #16]
  411b6c:	ldp	x29, x30, [sp], #32
  411b70:	ret
  411b74:	nop
  411b78:	mov	w1, #0x0                   	// #0
  411b7c:	b	411aa8 <ferror@plt+0xf198>
  411b80:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411b84:	add	x0, x1, #0x648
  411b88:	ldr	x1, [x1, #1608]
  411b8c:	cbz	x1, 411b94 <ferror@plt+0xf284>
  411b90:	b	412c00 <ferror@plt+0x102f0>
  411b94:	ret
  411b98:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411b9c:	ldr	x0, [x0, #1608]
  411ba0:	cmp	x0, #0x0
  411ba4:	cset	w0, ne  // ne = any
  411ba8:	ret
  411bac:	nop
  411bb0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411bb4:	ldr	x0, [x0, #1608]
  411bb8:	ret
  411bbc:	nop
  411bc0:	stp	x29, x30, [sp, #-32]!
  411bc4:	mov	x1, x0
  411bc8:	mov	x29, sp
  411bcc:	str	x19, [sp, #16]
  411bd0:	adrp	x19, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411bd4:	ldr	x0, [x19, #1608]
  411bd8:	cbz	x0, 411bf4 <ferror@plt+0xf2e4>
  411bdc:	cbz	x1, 411be8 <ferror@plt+0xf2d8>
  411be0:	bl	412c78 <ferror@plt+0x10368>
  411be4:	ldr	x0, [x19, #1608]
  411be8:	ldr	x19, [sp, #16]
  411bec:	ldp	x29, x30, [sp], #32
  411bf0:	b	412db0 <ferror@plt+0x104a0>
  411bf4:	ldr	x19, [sp, #16]
  411bf8:	ldp	x29, x30, [sp], #32
  411bfc:	ret
  411c00:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411c04:	ldr	x0, [x0, #1608]
  411c08:	cbz	x0, 411c10 <ferror@plt+0xf300>
  411c0c:	b	412db8 <ferror@plt+0x104a8>
  411c10:	ret
  411c14:	nop
  411c18:	stp	x29, x30, [sp, #-32]!
  411c1c:	mov	w2, w0
  411c20:	tst	w0, #0x6
  411c24:	mov	x29, sp
  411c28:	str	x19, [sp, #16]
  411c2c:	adrp	x19, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411c30:	mov	x3, x1
  411c34:	ldr	x0, [x19, #1608]
  411c38:	b.eq	411c58 <ferror@plt+0xf348>  // b.none
  411c3c:	cbz	x0, 411c68 <ferror@plt+0xf358>
  411c40:	cbz	x1, 411c4c <ferror@plt+0xf33c>
  411c44:	bl	412c78 <ferror@plt+0x10368>
  411c48:	ldr	x0, [x19, #1608]
  411c4c:	ldr	x19, [sp, #16]
  411c50:	ldp	x29, x30, [sp], #32
  411c54:	b	412e10 <ferror@plt+0x10500>
  411c58:	cbz	x0, 411c68 <ferror@plt+0xf358>
  411c5c:	ldr	x19, [sp, #16]
  411c60:	ldp	x29, x30, [sp], #32
  411c64:	ret
  411c68:	mov	w0, #0x5                   	// #5
  411c6c:	tst	w2, w0
  411c70:	b.eq	411c5c <ferror@plt+0xf34c>  // b.none
  411c74:	ldr	x19, [sp, #16]
  411c78:	mov	x1, x3
  411c7c:	ldp	x29, x30, [sp], #32
  411c80:	adrp	x0, 416000 <ferror@plt+0x136f0>
  411c84:	add	x0, x0, #0xba8
  411c88:	b	402850 <printf@plt>
  411c8c:	nop
  411c90:	adrp	x3, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411c94:	mov	w2, w0
  411c98:	tst	w0, #0x6
  411c9c:	ldr	x0, [x3, #1608]
  411ca0:	b.eq	411cac <ferror@plt+0xf39c>  // b.none
  411ca4:	cbz	x0, 411cb4 <ferror@plt+0xf3a4>
  411ca8:	b	412e50 <ferror@plt+0x10540>
  411cac:	cbz	x0, 411cb4 <ferror@plt+0xf3a4>
  411cb0:	ret
  411cb4:	mov	w0, #0x5                   	// #5
  411cb8:	tst	w2, w0
  411cbc:	b.eq	411cb0 <ferror@plt+0xf3a0>  // b.none
  411cc0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  411cc4:	add	x0, x0, #0xba8
  411cc8:	b	402850 <printf@plt>
  411ccc:	nop
  411cd0:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411cd4:	mov	w5, w0
  411cd8:	tst	w0, #0x6
  411cdc:	mov	x6, x2
  411ce0:	ldr	x0, [x7, #1608]
  411ce4:	mov	x2, x3
  411ce8:	b.eq	411d00 <ferror@plt+0xf3f0>  // b.none
  411cec:	cbz	x0, 411d08 <ferror@plt+0xf3f8>
  411cf0:	cbz	x6, 411d28 <ferror@plt+0xf418>
  411cf4:	mov	w2, w4
  411cf8:	mov	x1, x6
  411cfc:	b	4131d0 <ferror@plt+0x108c0>
  411d00:	cbz	x0, 411d08 <ferror@plt+0xf3f8>
  411d04:	ret
  411d08:	mov	w0, #0x5                   	// #5
  411d0c:	tst	w5, w0
  411d10:	b.eq	411d04 <ferror@plt+0xf3f4>  // b.none
  411d14:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411d18:	mov	w3, w4
  411d1c:	ldr	x0, [x0, #4016]
  411d20:	ldr	x0, [x0]
  411d24:	b	4125c0 <ferror@plt+0xfcb0>
  411d28:	mov	w1, w4
  411d2c:	b	412fc8 <ferror@plt+0x106b8>
  411d30:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411d34:	mov	w5, w0
  411d38:	tst	w0, #0x6
  411d3c:	mov	x6, x2
  411d40:	ldr	x0, [x7, #1608]
  411d44:	mov	x2, x3
  411d48:	b.eq	411d60 <ferror@plt+0xf450>  // b.none
  411d4c:	cbz	x0, 411d68 <ferror@plt+0xf458>
  411d50:	cbz	x6, 411d88 <ferror@plt+0xf478>
  411d54:	mov	x2, x4
  411d58:	mov	x1, x6
  411d5c:	b	413200 <ferror@plt+0x108f0>
  411d60:	cbz	x0, 411d68 <ferror@plt+0xf458>
  411d64:	ret
  411d68:	mov	w0, #0x5                   	// #5
  411d6c:	tst	w5, w0
  411d70:	b.eq	411d64 <ferror@plt+0xf454>  // b.none
  411d74:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411d78:	mov	x3, x4
  411d7c:	ldr	x0, [x0, #4016]
  411d80:	ldr	x0, [x0]
  411d84:	b	4125c0 <ferror@plt+0xfcb0>
  411d88:	mov	x1, x4
  411d8c:	b	412fd8 <ferror@plt+0x106c8>
  411d90:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411d94:	mov	w5, w0
  411d98:	tst	w0, #0x6
  411d9c:	mov	w6, w1
  411da0:	ldr	x0, [x7, #1608]
  411da4:	mov	x1, x2
  411da8:	mov	x2, x3
  411dac:	and	w3, w4, #0xff
  411db0:	b.eq	411dc4 <ferror@plt+0xf4b4>  // b.none
  411db4:	cbz	x0, 411dcc <ferror@plt+0xf4bc>
  411db8:	cbz	x1, 411dec <ferror@plt+0xf4dc>
  411dbc:	mov	w2, w3
  411dc0:	b	413110 <ferror@plt+0x10800>
  411dc4:	cbz	x0, 411dcc <ferror@plt+0xf4bc>
  411dc8:	ret
  411dcc:	mov	w0, #0x5                   	// #5
  411dd0:	tst	w5, w0
  411dd4:	b.eq	411dc8 <ferror@plt+0xf4b8>  // b.none
  411dd8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411ddc:	mov	w1, w6
  411de0:	ldr	x0, [x0, #4016]
  411de4:	ldr	x0, [x0]
  411de8:	b	4125c0 <ferror@plt+0xfcb0>
  411dec:	mov	w1, w3
  411df0:	b	412f60 <ferror@plt+0x10650>
  411df4:	nop
  411df8:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411dfc:	mov	w5, w0
  411e00:	tst	w0, #0x6
  411e04:	mov	w6, w1
  411e08:	ldr	x0, [x7, #1608]
  411e0c:	mov	x1, x2
  411e10:	mov	x2, x3
  411e14:	and	w3, w4, #0xffff
  411e18:	b.eq	411e2c <ferror@plt+0xf51c>  // b.none
  411e1c:	cbz	x0, 411e34 <ferror@plt+0xf524>
  411e20:	cbz	x1, 411e54 <ferror@plt+0xf544>
  411e24:	mov	w2, w3
  411e28:	b	413140 <ferror@plt+0x10830>
  411e2c:	cbz	x0, 411e34 <ferror@plt+0xf524>
  411e30:	ret
  411e34:	mov	w0, #0x5                   	// #5
  411e38:	tst	w5, w0
  411e3c:	b.eq	411e30 <ferror@plt+0xf520>  // b.none
  411e40:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411e44:	mov	w1, w6
  411e48:	ldr	x0, [x0, #4016]
  411e4c:	ldr	x0, [x0]
  411e50:	b	4125c0 <ferror@plt+0xfcb0>
  411e54:	mov	w1, w3
  411e58:	b	412f70 <ferror@plt+0x10660>
  411e5c:	nop
  411e60:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411e64:	mov	w5, w0
  411e68:	tst	w0, #0x6
  411e6c:	mov	x6, x2
  411e70:	ldr	x0, [x7, #1608]
  411e74:	mov	x2, x3
  411e78:	b.eq	411e90 <ferror@plt+0xf580>  // b.none
  411e7c:	cbz	x0, 411e98 <ferror@plt+0xf588>
  411e80:	cbz	x6, 411eb8 <ferror@plt+0xf5a8>
  411e84:	mov	w2, w4
  411e88:	mov	x1, x6
  411e8c:	b	413080 <ferror@plt+0x10770>
  411e90:	cbz	x0, 411e98 <ferror@plt+0xf588>
  411e94:	ret
  411e98:	mov	w0, #0x5                   	// #5
  411e9c:	tst	w5, w0
  411ea0:	b.eq	411e94 <ferror@plt+0xf584>  // b.none
  411ea4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411ea8:	mov	w3, w4
  411eac:	ldr	x0, [x0, #4016]
  411eb0:	ldr	x0, [x0]
  411eb4:	b	4125c0 <ferror@plt+0xfcb0>
  411eb8:	mov	w1, w4
  411ebc:	b	412f80 <ferror@plt+0x10670>
  411ec0:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411ec4:	mov	w5, w0
  411ec8:	tst	w0, #0x6
  411ecc:	mov	x6, x2
  411ed0:	ldr	x0, [x7, #1608]
  411ed4:	mov	x2, x3
  411ed8:	b.eq	411ef0 <ferror@plt+0xf5e0>  // b.none
  411edc:	cbz	x0, 411ef8 <ferror@plt+0xf5e8>
  411ee0:	cbz	x6, 411f18 <ferror@plt+0xf608>
  411ee4:	mov	x2, x4
  411ee8:	mov	x1, x6
  411eec:	b	4130b0 <ferror@plt+0x107a0>
  411ef0:	cbz	x0, 411ef8 <ferror@plt+0xf5e8>
  411ef4:	ret
  411ef8:	mov	w0, #0x5                   	// #5
  411efc:	tst	w5, w0
  411f00:	b.eq	411ef4 <ferror@plt+0xf5e4>  // b.none
  411f04:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411f08:	mov	x3, x4
  411f0c:	ldr	x0, [x0, #4016]
  411f10:	ldr	x0, [x0]
  411f14:	b	4125c0 <ferror@plt+0xfcb0>
  411f18:	mov	x1, x4
  411f1c:	b	412f90 <ferror@plt+0x10680>
  411f20:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411f24:	mov	w5, w0
  411f28:	tst	w0, #0x6
  411f2c:	mov	x6, x2
  411f30:	ldr	x0, [x7, #1608]
  411f34:	mov	x2, x3
  411f38:	b.eq	411f50 <ferror@plt+0xf640>  // b.none
  411f3c:	cbz	x0, 411f58 <ferror@plt+0xf648>
  411f40:	cbz	x6, 411f78 <ferror@plt+0xf668>
  411f44:	mov	x2, x4
  411f48:	mov	x1, x6
  411f4c:	b	413170 <ferror@plt+0x10860>
  411f50:	cbz	x0, 411f58 <ferror@plt+0xf648>
  411f54:	ret
  411f58:	mov	w0, #0x5                   	// #5
  411f5c:	tst	w5, w0
  411f60:	b.eq	411f54 <ferror@plt+0xf644>  // b.none
  411f64:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411f68:	mov	x3, x4
  411f6c:	ldr	x0, [x0, #4016]
  411f70:	ldr	x0, [x0]
  411f74:	b	4125c0 <ferror@plt+0xfcb0>
  411f78:	mov	x1, x4
  411f7c:	b	412fb0 <ferror@plt+0x106a0>
  411f80:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411f84:	mov	w5, w0
  411f88:	tst	w0, #0x6
  411f8c:	mov	x6, x2
  411f90:	ldr	x0, [x7, #1608]
  411f94:	mov	x2, x3
  411f98:	b.eq	411fb0 <ferror@plt+0xf6a0>  // b.none
  411f9c:	cbz	x0, 411fb8 <ferror@plt+0xf6a8>
  411fa0:	cbz	x6, 411fd8 <ferror@plt+0xf6c8>
  411fa4:	mov	x2, x4
  411fa8:	mov	x1, x6
  411fac:	b	4131a0 <ferror@plt+0x10890>
  411fb0:	cbz	x0, 411fb8 <ferror@plt+0xf6a8>
  411fb4:	ret
  411fb8:	mov	w0, #0x5                   	// #5
  411fbc:	tst	w5, w0
  411fc0:	b.eq	411fb4 <ferror@plt+0xf6a4>  // b.none
  411fc4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411fc8:	mov	x3, x4
  411fcc:	ldr	x0, [x0, #4016]
  411fd0:	ldr	x0, [x0]
  411fd4:	b	4125c0 <ferror@plt+0xfcb0>
  411fd8:	mov	x1, x4
  411fdc:	b	412fb8 <ferror@plt+0x106a8>
  411fe0:	adrp	x5, 43b000 <stdin@@GLIBC_2.17+0x7230>
  411fe4:	mov	w4, w0
  411fe8:	tst	w0, #0x6
  411fec:	fmov	d1, d0
  411ff0:	ldr	x0, [x5, #1608]
  411ff4:	b.eq	412008 <ferror@plt+0xf6f8>  // b.none
  411ff8:	cbz	x0, 412010 <ferror@plt+0xf700>
  411ffc:	cbz	x2, 412034 <ferror@plt+0xf724>
  412000:	mov	x1, x2
  412004:	b	413048 <ferror@plt+0x10738>
  412008:	cbz	x0, 412010 <ferror@plt+0xf700>
  41200c:	ret
  412010:	mov	w0, #0x5                   	// #5
  412014:	tst	w4, w0
  412018:	b.eq	41200c <ferror@plt+0xf6fc>  // b.none
  41201c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412020:	fmov	d0, d1
  412024:	mov	x2, x3
  412028:	ldr	x0, [x0, #4016]
  41202c:	ldr	x0, [x0]
  412030:	b	4125c0 <ferror@plt+0xfcb0>
  412034:	b	412f50 <ferror@plt+0x10640>
  412038:	stp	x29, x30, [sp, #-112]!
  41203c:	mov	x3, x0
  412040:	adrp	x2, 419000 <ferror@plt+0x166f0>
  412044:	mov	x29, sp
  412048:	stp	x19, x20, [sp, #16]
  41204c:	add	x20, sp, #0x30
  412050:	mov	x19, x0
  412054:	add	x2, x2, #0xdb8
  412058:	mov	x0, x20
  41205c:	str	x21, [sp, #32]
  412060:	mov	w21, w1
  412064:	mov	x1, #0x40                  	// #64
  412068:	bl	4023b0 <snprintf@plt>
  41206c:	mov	w4, w21
  412070:	mov	x3, x20
  412074:	mov	x2, x19
  412078:	mov	w1, #0x6                   	// #6
  41207c:	mov	w0, #0x4                   	// #4
  412080:	bl	411e60 <ferror@plt+0xf550>
  412084:	ldp	x19, x20, [sp, #16]
  412088:	ldr	x21, [sp, #32]
  41208c:	ldp	x29, x30, [sp], #112
  412090:	ret
  412094:	nop
  412098:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  41209c:	mov	w5, w0
  4120a0:	tst	w0, #0x6
  4120a4:	mov	w6, w1
  4120a8:	ldr	x0, [x7, #1608]
  4120ac:	mov	x1, x2
  4120b0:	mov	x2, x3
  4120b4:	b.eq	4120dc <ferror@plt+0xf7cc>  // b.none
  4120b8:	cbz	x0, 4120e4 <ferror@plt+0xf7d4>
  4120bc:	cmp	x1, #0x0
  4120c0:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  4120c4:	b.eq	412110 <ferror@plt+0xf800>  // b.none
  4120c8:	cmp	x1, #0x0
  4120cc:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  4120d0:	b.eq	412108 <ferror@plt+0xf7f8>  // b.none
  4120d4:	mov	x1, x4
  4120d8:	b	412eb8 <ferror@plt+0x105a8>
  4120dc:	cbz	x0, 4120e4 <ferror@plt+0xf7d4>
  4120e0:	ret
  4120e4:	mov	w0, #0x5                   	// #5
  4120e8:	tst	w5, w0
  4120ec:	b.eq	4120e0 <ferror@plt+0xf7d0>  // b.none
  4120f0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4120f4:	mov	x3, x4
  4120f8:	mov	w1, w6
  4120fc:	ldr	x0, [x0, #4016]
  412100:	ldr	x0, [x0]
  412104:	b	4125c0 <ferror@plt+0xfcb0>
  412108:	mov	x2, x4
  41210c:	b	412fe8 <ferror@plt+0x106d8>
  412110:	b	412c78 <ferror@plt+0x10368>
  412114:	nop
  412118:	stp	x29, x30, [sp, #-112]!
  41211c:	mov	x3, x0
  412120:	adrp	x2, 419000 <ferror@plt+0x166f0>
  412124:	mov	x29, sp
  412128:	stp	x19, x20, [sp, #16]
  41212c:	add	x20, sp, #0x30
  412130:	mov	x19, x0
  412134:	add	x2, x2, #0xdc0
  412138:	mov	x0, x20
  41213c:	str	x21, [sp, #32]
  412140:	mov	x21, x1
  412144:	mov	x1, #0x40                  	// #64
  412148:	bl	4023b0 <snprintf@plt>
  41214c:	mov	x4, x21
  412150:	mov	x3, x20
  412154:	mov	x2, x19
  412158:	mov	w1, #0x6                   	// #6
  41215c:	mov	w0, #0x4                   	// #4
  412160:	bl	412098 <ferror@plt+0xf788>
  412164:	ldp	x19, x20, [sp, #16]
  412168:	ldr	x21, [sp, #32]
  41216c:	ldp	x29, x30, [sp], #112
  412170:	ret
  412174:	nop
  412178:	sub	sp, sp, #0x10
  41217c:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  412180:	mov	w5, w0
  412184:	tst	w0, #0x6
  412188:	mov	w6, w1
  41218c:	mov	x1, x2
  412190:	str	x3, [sp, #8]
  412194:	and	w2, w4, #0xff
  412198:	ldr	x0, [x7, #1608]
  41219c:	b.eq	4121b0 <ferror@plt+0xf8a0>  // b.none
  4121a0:	cbz	x0, 4121bc <ferror@plt+0xf8ac>
  4121a4:	cbz	x1, 4121fc <ferror@plt+0xf8ec>
  4121a8:	add	sp, sp, #0x10
  4121ac:	b	413018 <ferror@plt+0x10708>
  4121b0:	cbz	x0, 4121bc <ferror@plt+0xf8ac>
  4121b4:	add	sp, sp, #0x10
  4121b8:	ret
  4121bc:	mov	w0, #0x5                   	// #5
  4121c0:	tst	w5, w0
  4121c4:	b.eq	4121b4 <ferror@plt+0xf8a4>  // b.none
  4121c8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4121cc:	cmp	w2, #0x0
  4121d0:	adrp	x3, 419000 <ferror@plt+0x166f0>
  4121d4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4121d8:	ldr	x0, [x0, #4016]
  4121dc:	add	x2, x2, #0xdd0
  4121e0:	add	x3, x3, #0xdc8
  4121e4:	mov	w1, w6
  4121e8:	csel	x3, x3, x2, ne  // ne = any
  4121ec:	ldr	x0, [x0]
  4121f0:	ldr	x2, [sp, #8]
  4121f4:	add	sp, sp, #0x10
  4121f8:	b	4125c0 <ferror@plt+0xfcb0>
  4121fc:	mov	w1, w2
  412200:	add	sp, sp, #0x10
  412204:	b	412f18 <ferror@plt+0x10608>
  412208:	stp	x29, x30, [sp, #-96]!
  41220c:	adrp	x5, 43b000 <stdin@@GLIBC_2.17+0x7230>
  412210:	tst	w0, #0x6
  412214:	mov	x29, sp
  412218:	stp	x19, x20, [sp, #16]
  41221c:	mov	x19, x2
  412220:	mov	x2, x3
  412224:	ldr	x3, [x5, #1608]
  412228:	b.eq	412270 <ferror@plt+0xf960>  // b.none
  41222c:	cbz	x3, 412280 <ferror@plt+0xf970>
  412230:	add	x20, sp, #0x20
  412234:	mov	x3, x4
  412238:	mov	x0, x20
  41223c:	mov	x1, #0x40                  	// #64
  412240:	adrp	x2, 419000 <ferror@plt+0x166f0>
  412244:	add	x2, x2, #0xdd8
  412248:	bl	4023b0 <snprintf@plt>
  41224c:	mov	x4, x20
  412250:	mov	x2, x19
  412254:	mov	x3, #0x0                   	// #0
  412258:	mov	w1, #0x6                   	// #6
  41225c:	mov	w0, #0x2                   	// #2
  412260:	bl	412098 <ferror@plt+0xf788>
  412264:	ldp	x19, x20, [sp, #16]
  412268:	ldp	x29, x30, [sp], #96
  41226c:	ret
  412270:	cbz	x3, 412280 <ferror@plt+0xf970>
  412274:	ldp	x19, x20, [sp, #16]
  412278:	ldp	x29, x30, [sp], #96
  41227c:	ret
  412280:	mov	w3, #0x5                   	// #5
  412284:	tst	w0, w3
  412288:	b.eq	412274 <ferror@plt+0xf964>  // b.none
  41228c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412290:	mov	x3, x4
  412294:	ldr	x0, [x0, #4016]
  412298:	ldr	x0, [x0]
  41229c:	bl	4125c0 <ferror@plt+0xfcb0>
  4122a0:	b	412274 <ferror@plt+0xf964>
  4122a4:	nop
  4122a8:	stp	x29, x30, [sp, #-112]!
  4122ac:	tst	w0, #0x6
  4122b0:	mov	x29, sp
  4122b4:	stp	x19, x20, [sp, #16]
  4122b8:	adrp	x20, 43b000 <stdin@@GLIBC_2.17+0x7230>
  4122bc:	mov	x19, x2
  4122c0:	mov	x2, x3
  4122c4:	ldr	x3, [x20, #1608]
  4122c8:	b.eq	412314 <ferror@plt+0xfa04>  // b.none
  4122cc:	cbz	x3, 412324 <ferror@plt+0xfa14>
  4122d0:	str	x21, [sp, #32]
  4122d4:	add	x21, sp, #0x30
  4122d8:	mov	w3, w4
  4122dc:	mov	x0, x21
  4122e0:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4122e4:	mov	x1, #0x40                  	// #64
  4122e8:	add	x2, x2, #0xc70
  4122ec:	bl	4023b0 <snprintf@plt>
  4122f0:	ldr	x0, [x20, #1608]
  4122f4:	cbz	x19, 412348 <ferror@plt+0xfa38>
  4122f8:	mov	x2, x21
  4122fc:	mov	x1, x19
  412300:	bl	412fe8 <ferror@plt+0x106d8>
  412304:	ldp	x19, x20, [sp, #16]
  412308:	ldr	x21, [sp, #32]
  41230c:	ldp	x29, x30, [sp], #112
  412310:	ret
  412314:	cbz	x3, 412324 <ferror@plt+0xfa14>
  412318:	ldp	x19, x20, [sp, #16]
  41231c:	ldp	x29, x30, [sp], #112
  412320:	ret
  412324:	mov	w3, #0x5                   	// #5
  412328:	tst	w0, w3
  41232c:	b.eq	412318 <ferror@plt+0xfa08>  // b.none
  412330:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412334:	mov	w3, w4
  412338:	ldr	x0, [x0, #4016]
  41233c:	ldr	x0, [x0]
  412340:	bl	4125c0 <ferror@plt+0xfcb0>
  412344:	b	412318 <ferror@plt+0xfa08>
  412348:	mov	x1, x21
  41234c:	bl	412eb8 <ferror@plt+0x105a8>
  412350:	ldr	x21, [sp, #32]
  412354:	b	412318 <ferror@plt+0xfa08>
  412358:	adrp	x7, 43b000 <stdin@@GLIBC_2.17+0x7230>
  41235c:	mov	w5, w0
  412360:	tst	w0, #0x6
  412364:	mov	x6, x3
  412368:	ldr	x0, [x7, #1608]
  41236c:	b.eq	412380 <ferror@plt+0xfa70>  // b.none
  412370:	cbz	x0, 412388 <ferror@plt+0xfa78>
  412374:	cbz	x2, 4123ac <ferror@plt+0xfa9c>
  412378:	mov	x1, x2
  41237c:	b	413230 <ferror@plt+0x10920>
  412380:	cbz	x0, 412388 <ferror@plt+0xfa78>
  412384:	ret
  412388:	mov	w0, #0x5                   	// #5
  41238c:	tst	w5, w0
  412390:	b.eq	412384 <ferror@plt+0xfa74>  // b.none
  412394:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412398:	mov	x3, x4
  41239c:	mov	x2, x6
  4123a0:	ldr	x0, [x0, #4016]
  4123a4:	ldr	x0, [x0]
  4123a8:	b	4125c0 <ferror@plt+0xfcb0>
  4123ac:	b	412f40 <ferror@plt+0x10630>
  4123b0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7230>
  4123b4:	ldr	x0, [x0, #1608]
  4123b8:	cbz	x0, 4123c0 <ferror@plt+0xfab0>
  4123bc:	ret
  4123c0:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  4123c4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4123c8:	add	x0, x0, #0xba8
  4123cc:	ldr	x1, [x1, #4048]
  4123d0:	ldr	x1, [x1]
  4123d4:	b	402850 <printf@plt>
  4123d8:	cmp	w1, #0x0
  4123dc:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4123e0:	b.eq	412484 <ferror@plt+0xfb74>  // b.none
  4123e4:	stp	x29, x30, [sp, #-32]!
  4123e8:	cmp	w0, #0x2
  4123ec:	mov	x29, sp
  4123f0:	b.eq	412418 <ferror@plt+0xfb08>  // b.none
  4123f4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4123f8:	ldr	x0, [x0, #4016]
  4123fc:	ldr	x0, [x0]
  412400:	bl	4023d0 <fileno@plt>
  412404:	bl	402760 <isatty@plt>
  412408:	cbnz	w0, 412418 <ferror@plt+0xfb08>
  41240c:	mov	w0, #0x0                   	// #0
  412410:	ldp	x29, x30, [sp], #32
  412414:	ret
  412418:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7230>
  41241c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412420:	add	x0, x0, #0xde0
  412424:	stp	x19, x20, [sp, #16]
  412428:	mov	w19, #0x1                   	// #1
  41242c:	add	x20, x1, #0x650
  412430:	str	w19, [x1, #1616]
  412434:	bl	402880 <getenv@plt>
  412438:	cbz	x0, 412498 <ferror@plt+0xfb88>
  41243c:	mov	w1, #0x3b                  	// #59
  412440:	bl	402550 <strrchr@plt>
  412444:	mov	x2, x0
  412448:	mov	w0, w19
  41244c:	cbz	x2, 41248c <ferror@plt+0xfb7c>
  412450:	ldrb	w3, [x2, #1]
  412454:	sub	w0, w3, #0x30
  412458:	and	w0, w0, #0xff
  41245c:	cmp	w0, #0x6
  412460:	cset	w1, ls  // ls = plast
  412464:	cmp	w3, #0x38
  412468:	csinc	w0, w1, wzr, ne  // ne = any
  41246c:	cbz	w0, 412498 <ferror@plt+0xfb88>
  412470:	ldrb	w1, [x2, #2]
  412474:	cbnz	w1, 41248c <ferror@plt+0xfb7c>
  412478:	str	w19, [x20, #4]
  41247c:	ldp	x19, x20, [sp, #16]
  412480:	b	412410 <ferror@plt+0xfb00>
  412484:	mov	w0, #0x0                   	// #0
  412488:	ret
  41248c:	ldp	x19, x20, [sp, #16]
  412490:	ldp	x29, x30, [sp], #32
  412494:	ret
  412498:	mov	w0, w19
  41249c:	ldp	x19, x20, [sp, #16]
  4124a0:	ldp	x29, x30, [sp], #32
  4124a4:	ret
  4124a8:	cbz	x1, 4125a8 <ferror@plt+0xfc98>
  4124ac:	stp	x29, x30, [sp, #-48]!
  4124b0:	mov	x29, sp
  4124b4:	stp	x19, x20, [sp, #16]
  4124b8:	mov	x19, x0
  4124bc:	mov	x20, x1
  4124c0:	str	x21, [sp, #32]
  4124c4:	bl	402260 <strlen@plt>
  4124c8:	add	x3, x0, #0x10
  4124cc:	add	x2, x0, #0x1
  4124d0:	and	x3, x3, #0xfffffffffffffff0
  4124d4:	mov	x1, x19
  4124d8:	sub	sp, sp, x3
  4124dc:	mov	x0, sp
  4124e0:	bl	402230 <memcpy@plt>
  4124e4:	mov	x21, x0
  4124e8:	mov	w1, #0x3d                  	// #61
  4124ec:	bl	4027d0 <strchrnul@plt>
  4124f0:	mov	x19, x0
  4124f4:	ldrb	w0, [x0]
  4124f8:	cbz	w0, 412500 <ferror@plt+0xfbf0>
  4124fc:	strb	wzr, [x19], #1
  412500:	mov	x0, x21
  412504:	adrp	x1, 419000 <ferror@plt+0x166f0>
  412508:	add	x1, x1, #0xdf0
  41250c:	bl	40d898 <ferror@plt+0xaf88>
  412510:	tst	w0, #0xff
  412514:	b.ne	412570 <ferror@plt+0xfc60>  // b.any
  412518:	ldrb	w0, [x19]
  41251c:	cbz	w0, 412588 <ferror@plt+0xfc78>
  412520:	adrp	x1, 419000 <ferror@plt+0x166f0>
  412524:	mov	x0, x19
  412528:	add	x1, x1, #0xdf8
  41252c:	bl	4025f0 <strcmp@plt>
  412530:	cbz	w0, 412588 <ferror@plt+0xfc78>
  412534:	adrp	x1, 419000 <ferror@plt+0x166f0>
  412538:	mov	x0, x19
  41253c:	add	x1, x1, #0xe00
  412540:	bl	4025f0 <strcmp@plt>
  412544:	cbnz	w0, 412558 <ferror@plt+0xfc48>
  412548:	mov	w1, #0x1                   	// #1
  41254c:	mov	w0, w1
  412550:	str	w1, [x20]
  412554:	b	412574 <ferror@plt+0xfc64>
  412558:	adrp	x1, 419000 <ferror@plt+0x166f0>
  41255c:	mov	x0, x19
  412560:	add	x1, x1, #0xe08
  412564:	bl	4025f0 <strcmp@plt>
  412568:	cbz	w0, 4125b0 <ferror@plt+0xfca0>
  41256c:	nop
  412570:	mov	w0, #0x0                   	// #0
  412574:	mov	sp, x29
  412578:	ldp	x19, x20, [sp, #16]
  41257c:	ldr	x21, [sp, #32]
  412580:	ldp	x29, x30, [sp], #48
  412584:	ret
  412588:	mov	w1, #0x2                   	// #2
  41258c:	str	w1, [x20]
  412590:	mov	w0, #0x1                   	// #1
  412594:	mov	sp, x29
  412598:	ldp	x19, x20, [sp, #16]
  41259c:	ldr	x21, [sp, #32]
  4125a0:	ldp	x29, x30, [sp], #48
  4125a4:	ret
  4125a8:	mov	w0, #0x0                   	// #0
  4125ac:	ret
  4125b0:	mov	w0, #0x1                   	// #1
  4125b4:	str	wzr, [x20]
  4125b8:	b	412574 <ferror@plt+0xfc64>
  4125bc:	nop
  4125c0:	stp	x29, x30, [sp, #-288]!
  4125c4:	adrp	x8, 43b000 <stdin@@GLIBC_2.17+0x7230>
  4125c8:	mov	w10, #0xffffffd8            	// #-40
  4125cc:	mov	x29, sp
  4125d0:	ldr	w12, [x8, #1616]
  4125d4:	add	x11, sp, #0xf0
  4125d8:	mov	w9, #0xffffff80            	// #-128
  4125dc:	stp	x21, x22, [sp, #32]
  4125e0:	mov	x22, x2
  4125e4:	add	x2, sp, #0x120
  4125e8:	stp	x2, x2, [sp, #80]
  4125ec:	cmp	w12, #0x0
  4125f0:	str	x11, [sp, #96]
  4125f4:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  4125f8:	stp	w10, w9, [sp, #104]
  4125fc:	str	q0, [sp, #112]
  412600:	str	q1, [sp, #128]
  412604:	str	q2, [sp, #144]
  412608:	str	q3, [sp, #160]
  41260c:	str	q4, [sp, #176]
  412610:	str	q5, [sp, #192]
  412614:	str	q6, [sp, #208]
  412618:	str	q7, [sp, #224]
  41261c:	stp	x3, x4, [sp, #248]
  412620:	stp	x5, x6, [sp, #264]
  412624:	str	x7, [sp, #280]
  412628:	b.eq	4126d0 <ferror@plt+0xfdc0>  // b.none
  41262c:	add	x8, x8, #0x650
  412630:	stp	x19, x20, [sp, #16]
  412634:	mov	x20, x0
  412638:	ldr	w0, [x8, #4]
  41263c:	cbnz	w0, 4126c0 <ferror@plt+0xfdb0>
  412640:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412644:	add	x0, x0, #0xe88
  412648:	add	x0, x0, #0x20
  41264c:	ldr	w2, [x0, w1, uxtw #2]
  412650:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  412654:	add	x3, x3, #0xcf8
  412658:	adrp	x21, 416000 <ferror@plt+0x136f0>
  41265c:	add	x21, x21, #0xba8
  412660:	mov	x1, x21
  412664:	mov	x0, x20
  412668:	ldr	x2, [x3, w2, uxtw #3]
  41266c:	bl	4028d0 <fprintf@plt>
  412670:	mov	w19, w0
  412674:	ldp	x4, x5, [sp, #80]
  412678:	mov	x1, x22
  41267c:	ldp	x6, x7, [sp, #96]
  412680:	add	x2, sp, #0x30
  412684:	mov	x0, x20
  412688:	stp	x4, x5, [sp, #48]
  41268c:	stp	x6, x7, [sp, #64]
  412690:	bl	402840 <vfprintf@plt>
  412694:	add	w19, w19, w0
  412698:	mov	x1, x21
  41269c:	mov	x0, x20
  4126a0:	adrp	x2, 419000 <ferror@plt+0x166f0>
  4126a4:	add	x2, x2, #0xe10
  4126a8:	bl	4028d0 <fprintf@plt>
  4126ac:	add	w0, w19, w0
  4126b0:	ldp	x19, x20, [sp, #16]
  4126b4:	ldp	x21, x22, [sp, #32]
  4126b8:	ldp	x29, x30, [sp], #288
  4126bc:	ret
  4126c0:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4126c4:	add	x0, x0, #0xe88
  4126c8:	ldr	w2, [x0, w1, uxtw #2]
  4126cc:	b	412650 <ferror@plt+0xfd40>
  4126d0:	ldp	x6, x7, [sp, #80]
  4126d4:	mov	x1, x22
  4126d8:	ldp	x4, x5, [sp, #96]
  4126dc:	add	x2, sp, #0x30
  4126e0:	stp	x6, x7, [sp, #48]
  4126e4:	stp	x4, x5, [sp, #64]
  4126e8:	bl	402840 <vfprintf@plt>
  4126ec:	ldp	x21, x22, [sp, #32]
  4126f0:	ldp	x29, x30, [sp], #288
  4126f4:	ret
  4126f8:	and	w0, w0, #0xff
  4126fc:	cmp	w0, #0x2
  412700:	b.eq	412714 <ferror@plt+0xfe04>  // b.none
  412704:	cmp	w0, #0xa
  412708:	mov	w1, #0x3                   	// #3
  41270c:	mov	w0, #0x6                   	// #6
  412710:	csel	w0, w0, w1, ne  // ne = any
  412714:	ret
  412718:	and	w0, w0, #0xff
  41271c:	cmp	w0, #0x2
  412720:	b.eq	412738 <ferror@plt+0xfe28>  // b.none
  412724:	cmp	w0, #0x6
  412728:	mov	w1, #0x4                   	// #4
  41272c:	mov	w0, #0x6                   	// #6
  412730:	csel	w0, w0, w1, ne  // ne = any
  412734:	ret
  412738:	mov	w0, #0x5                   	// #5
  41273c:	ret
  412740:	stp	x29, x30, [sp, #-80]!
  412744:	mov	x29, sp
  412748:	stp	x19, x20, [sp, #16]
  41274c:	mov	x20, x1
  412750:	mov	x19, x3
  412754:	stp	x21, x22, [sp, #32]
  412758:	mov	w22, w0
  41275c:	mov	x21, x2
  412760:	stp	x25, x26, [sp, #64]
  412764:	bl	402870 <__errno_location@plt>
  412768:	cmp	w22, #0x1c
  41276c:	mov	x25, x0
  412770:	b.eq	412794 <ferror@plt+0xfe84>  // b.none
  412774:	mov	w1, #0x61                  	// #97
  412778:	str	w1, [x25]
  41277c:	mov	x0, #0x0                   	// #0
  412780:	ldp	x19, x20, [sp, #16]
  412784:	ldp	x21, x22, [sp, #32]
  412788:	ldp	x25, x26, [sp, #64]
  41278c:	ldp	x29, x30, [sp], #80
  412790:	ret
  412794:	stp	x23, x24, [sp, #48]
  412798:	adrp	x26, 416000 <ferror@plt+0x136f0>
  41279c:	mov	x24, x21
  4127a0:	add	x26, x26, #0x950
  4127a4:	mov	w23, #0x2f                  	// #47
  4127a8:	str	wzr, [x0]
  4127ac:	b	4127c0 <ferror@plt+0xfeb0>
  4127b0:	tbnz	w22, #8, 412818 <ferror@plt+0xff08>
  4127b4:	add	x19, x19, x1
  4127b8:	strb	w23, [x24, w0, sxtw]
  4127bc:	add	x24, x2, #0x1
  4127c0:	ldr	w22, [x20]
  4127c4:	mov	x1, x19
  4127c8:	mov	x2, x26
  4127cc:	mov	x0, x24
  4127d0:	rev	w22, w22
  4127d4:	add	x20, x20, #0x4
  4127d8:	lsr	w3, w22, #12
  4127dc:	bl	4023b0 <snprintf@plt>
  4127e0:	sxtw	x1, w0
  4127e4:	cmp	x19, w0, sxtw
  4127e8:	add	x2, x24, x1
  4127ec:	mvn	x1, x1
  4127f0:	b.hi	4127b0 <ferror@plt+0xfea0>  // b.pmore
  4127f4:	mov	w1, #0xfffffff9            	// #-7
  4127f8:	mov	x0, #0x0                   	// #0
  4127fc:	ldp	x23, x24, [sp, #48]
  412800:	str	w1, [x25]
  412804:	ldp	x19, x20, [sp, #16]
  412808:	ldp	x21, x22, [sp, #32]
  41280c:	ldp	x25, x26, [sp, #64]
  412810:	ldp	x29, x30, [sp], #80
  412814:	ret
  412818:	mov	x0, x21
  41281c:	ldp	x19, x20, [sp, #16]
  412820:	ldp	x21, x22, [sp, #32]
  412824:	ldp	x23, x24, [sp, #48]
  412828:	ldp	x25, x26, [sp, #64]
  41282c:	ldp	x29, x30, [sp], #80
  412830:	ret
  412834:	nop
  412838:	stp	x29, x30, [sp, #-80]!
  41283c:	mov	x29, sp
  412840:	stp	x19, x20, [sp, #16]
  412844:	lsr	x19, x3, #2
  412848:	mov	x20, x2
  41284c:	stp	x21, x22, [sp, #32]
  412850:	mov	w22, w0
  412854:	mov	x21, x1
  412858:	bl	402870 <__errno_location@plt>
  41285c:	mov	x1, x0
  412860:	cmp	w22, #0x1c
  412864:	b.ne	41294c <ferror@plt+0x1003c>  // b.any
  412868:	str	wzr, [x0]
  41286c:	cbz	w19, 4128f8 <ferror@plt+0xffe8>
  412870:	sub	w19, w19, #0x1
  412874:	mov	x22, #0xfffff               	// #1048575
  412878:	add	x19, x19, #0x1
  41287c:	str	x23, [sp, #48]
  412880:	add	x23, sp, #0x48
  412884:	add	x19, x20, x19, lsl #2
  412888:	b	4128c4 <ferror@plt+0xffb4>
  41288c:	ldr	x2, [sp, #72]
  412890:	lsl	w0, w0, #12
  412894:	rev	w0, w0
  412898:	cmp	x2, x21
  41289c:	b.eq	4128dc <ferror@plt+0xffcc>  // b.none
  4128a0:	str	w0, [x20]
  4128a4:	add	x21, x2, #0x1
  4128a8:	ldrb	w2, [x2]
  4128ac:	cmp	w2, #0x2f
  4128b0:	cbz	w2, 41292c <ferror@plt+0x1001c>
  4128b4:	add	x20, x20, #0x4
  4128b8:	b.ne	4128dc <ferror@plt+0xffcc>  // b.any
  4128bc:	cmp	x20, x19
  4128c0:	b.eq	4128f4 <ferror@plt+0xffe4>  // b.none
  4128c4:	mov	x1, x23
  4128c8:	mov	x0, x21
  4128cc:	mov	w2, #0x0                   	// #0
  4128d0:	bl	402250 <strtoul@plt>
  4128d4:	cmp	x0, x22
  4128d8:	b.ls	41288c <ferror@plt+0xff7c>  // b.plast
  4128dc:	ldr	x23, [sp, #48]
  4128e0:	mov	w0, #0x0                   	// #0
  4128e4:	ldp	x19, x20, [sp, #16]
  4128e8:	ldp	x21, x22, [sp, #32]
  4128ec:	ldp	x29, x30, [sp], #80
  4128f0:	ret
  4128f4:	ldr	x23, [sp, #48]
  4128f8:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  4128fc:	mov	x2, #0x18                  	// #24
  412900:	mov	x1, #0x1                   	// #1
  412904:	ldr	x3, [x3, #3984]
  412908:	adrp	x0, 419000 <ferror@plt+0x166f0>
  41290c:	add	x0, x0, #0xec8
  412910:	ldr	x3, [x3]
  412914:	bl	4026d0 <fwrite@plt>
  412918:	mov	w0, #0x0                   	// #0
  41291c:	ldp	x19, x20, [sp, #16]
  412920:	ldp	x21, x22, [sp, #32]
  412924:	ldp	x29, x30, [sp], #80
  412928:	ret
  41292c:	orr	w1, w0, #0x10000
  412930:	mov	w0, #0x1                   	// #1
  412934:	ldr	x23, [sp, #48]
  412938:	str	w1, [x20]
  41293c:	ldp	x19, x20, [sp, #16]
  412940:	ldp	x21, x22, [sp, #32]
  412944:	ldp	x29, x30, [sp], #80
  412948:	ret
  41294c:	mov	w2, #0x61                  	// #97
  412950:	mov	w0, #0xffffffff            	// #-1
  412954:	str	w2, [x1]
  412958:	b	4128e4 <ferror@plt+0xffd4>
  41295c:	nop
  412960:	stp	x29, x30, [sp, #-32]!
  412964:	mov	x29, sp
  412968:	stp	x19, x20, [sp, #16]
  41296c:	mov	x19, x0
  412970:	mov	w20, w1
  412974:	ldrb	w0, [x0, #13]
  412978:	ldr	x1, [x19]
  41297c:	cbnz	w0, 4129ac <ferror@plt+0x1009c>
  412980:	mov	w0, #0x2c                  	// #44
  412984:	strb	w0, [x19, #13]
  412988:	mov	w0, w20
  41298c:	bl	402350 <putc@plt>
  412990:	strb	wzr, [x19, #13]
  412994:	ldr	w0, [x19, #8]
  412998:	add	w0, w0, #0x1
  41299c:	str	w0, [x19, #8]
  4129a0:	ldp	x19, x20, [sp, #16]
  4129a4:	ldp	x29, x30, [sp], #32
  4129a8:	ret
  4129ac:	bl	402350 <putc@plt>
  4129b0:	ldr	x1, [x19]
  4129b4:	b	412980 <ferror@plt+0x10070>
  4129b8:	stp	x29, x30, [sp, #-48]!
  4129bc:	mov	x29, sp
  4129c0:	stp	x19, x20, [sp, #16]
  4129c4:	mov	x20, x0
  4129c8:	mov	w0, #0xa                   	// #10
  4129cc:	ldr	x1, [x20]
  4129d0:	bl	402350 <putc@plt>
  4129d4:	ldr	w0, [x20, #8]
  4129d8:	cbz	w0, 412a18 <ferror@plt+0x10108>
  4129dc:	str	x21, [sp, #32]
  4129e0:	adrp	x21, 419000 <ferror@plt+0x166f0>
  4129e4:	add	x21, x21, #0xee8
  4129e8:	mov	w19, #0x0                   	// #0
  4129ec:	nop
  4129f0:	ldr	x3, [x20]
  4129f4:	mov	x0, x21
  4129f8:	mov	x2, #0x4                   	// #4
  4129fc:	mov	x1, #0x1                   	// #1
  412a00:	add	w19, w19, #0x1
  412a04:	bl	4026d0 <fwrite@plt>
  412a08:	ldr	w0, [x20, #8]
  412a0c:	cmp	w19, w0
  412a10:	b.cc	4129f0 <ferror@plt+0x100e0>  // b.lo, b.ul, b.last
  412a14:	ldr	x21, [sp, #32]
  412a18:	ldp	x19, x20, [sp, #16]
  412a1c:	ldp	x29, x30, [sp], #48
  412a20:	ret
  412a24:	nop
  412a28:	stp	x29, x30, [sp, #-16]!
  412a2c:	adrp	x3, 419000 <ferror@plt+0x166f0>
  412a30:	adrp	x1, 419000 <ferror@plt+0x166f0>
  412a34:	mov	x29, sp
  412a38:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412a3c:	add	x3, x3, #0xf98
  412a40:	add	x1, x1, #0xef0
  412a44:	add	x0, x0, #0xf00
  412a48:	mov	w2, #0x85                  	// #133
  412a4c:	bl	402860 <__assert_fail@plt>
  412a50:	stp	x29, x30, [sp, #-48]!
  412a54:	mov	x29, sp
  412a58:	stp	x19, x20, [sp, #16]
  412a5c:	mov	x20, x0
  412a60:	mov	x19, x1
  412a64:	mov	w0, #0x22                  	// #34
  412a68:	ldr	x1, [x20]
  412a6c:	bl	402350 <putc@plt>
  412a70:	ldrb	w0, [x19]
  412a74:	cbz	w0, 412b04 <ferror@plt+0x101f4>
  412a78:	stp	x21, x22, [sp, #32]
  412a7c:	adrp	x22, 419000 <ferror@plt+0x166f0>
  412a80:	adrp	x21, 419000 <ferror@plt+0x166f0>
  412a84:	add	x22, x22, #0xf20
  412a88:	add	x21, x21, #0xf48
  412a8c:	b	412ac0 <ferror@plt+0x101b0>
  412a90:	cmp	w0, #0x8
  412a94:	b.eq	412bac <ferror@plt+0x1029c>  // b.none
  412a98:	cmp	w0, #0x9
  412a9c:	b.ne	412ba0 <ferror@plt+0x10290>  // b.any
  412aa0:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412aa4:	mov	x2, #0x2                   	// #2
  412aa8:	add	x0, x0, #0xf10
  412aac:	mov	x1, #0x1                   	// #1
  412ab0:	bl	4026d0 <fwrite@plt>
  412ab4:	nop
  412ab8:	ldrb	w0, [x19, #1]!
  412abc:	cbz	w0, 412b00 <ferror@plt+0x101f0>
  412ac0:	cmp	w0, #0xd
  412ac4:	ldr	x3, [x20]
  412ac8:	b.eq	412b78 <ferror@plt+0x10268>  // b.none
  412acc:	b.hi	412b18 <ferror@plt+0x10208>  // b.pmore
  412ad0:	cmp	w0, #0xa
  412ad4:	b.eq	412b60 <ferror@plt+0x10250>  // b.none
  412ad8:	b.ls	412a90 <ferror@plt+0x10180>  // b.plast
  412adc:	cmp	w0, #0xc
  412ae0:	b.ne	412ba0 <ferror@plt+0x10290>  // b.any
  412ae4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412ae8:	mov	x2, #0x2                   	// #2
  412aec:	add	x0, x0, #0xf28
  412af0:	mov	x1, #0x1                   	// #1
  412af4:	bl	4026d0 <fwrite@plt>
  412af8:	ldrb	w0, [x19, #1]!
  412afc:	cbnz	w0, 412ac0 <ferror@plt+0x101b0>
  412b00:	ldp	x21, x22, [sp, #32]
  412b04:	mov	w0, #0x22                  	// #34
  412b08:	ldr	x1, [x20]
  412b0c:	ldp	x19, x20, [sp, #16]
  412b10:	ldp	x29, x30, [sp], #48
  412b14:	b	402350 <putc@plt>
  412b18:	cmp	w0, #0x27
  412b1c:	b.eq	412b8c <ferror@plt+0x1027c>  // b.none
  412b20:	cmp	w0, #0x5c
  412b24:	b.ne	412b40 <ferror@plt+0x10230>  // b.any
  412b28:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412b2c:	mov	x2, #0x2                   	// #2
  412b30:	mov	x1, #0x1                   	// #1
  412b34:	add	x0, x0, #0xf38
  412b38:	bl	4026d0 <fwrite@plt>
  412b3c:	b	412ab8 <ferror@plt+0x101a8>
  412b40:	cmp	w0, #0x22
  412b44:	b.ne	412ba0 <ferror@plt+0x10290>  // b.any
  412b48:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412b4c:	mov	x2, #0x2                   	// #2
  412b50:	mov	x1, #0x1                   	// #1
  412b54:	add	x0, x0, #0xf40
  412b58:	bl	4026d0 <fwrite@plt>
  412b5c:	b	412ab8 <ferror@plt+0x101a8>
  412b60:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412b64:	mov	x2, #0x2                   	// #2
  412b68:	mov	x1, #0x1                   	// #1
  412b6c:	add	x0, x0, #0xf18
  412b70:	bl	4026d0 <fwrite@plt>
  412b74:	b	412ab8 <ferror@plt+0x101a8>
  412b78:	mov	x0, x22
  412b7c:	mov	x2, #0x2                   	// #2
  412b80:	mov	x1, #0x1                   	// #1
  412b84:	bl	4026d0 <fwrite@plt>
  412b88:	b	412ab8 <ferror@plt+0x101a8>
  412b8c:	mov	x0, x21
  412b90:	mov	x2, #0x2                   	// #2
  412b94:	mov	x1, #0x1                   	// #1
  412b98:	bl	4026d0 <fwrite@plt>
  412b9c:	b	412ab8 <ferror@plt+0x101a8>
  412ba0:	mov	x1, x3
  412ba4:	bl	402350 <putc@plt>
  412ba8:	b	412ab8 <ferror@plt+0x101a8>
  412bac:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412bb0:	mov	x2, #0x2                   	// #2
  412bb4:	mov	x1, #0x1                   	// #1
  412bb8:	add	x0, x0, #0xf30
  412bbc:	bl	4026d0 <fwrite@plt>
  412bc0:	b	412ab8 <ferror@plt+0x101a8>
  412bc4:	nop
  412bc8:	stp	x29, x30, [sp, #-32]!
  412bcc:	mov	x29, sp
  412bd0:	str	x19, [sp, #16]
  412bd4:	mov	x19, x0
  412bd8:	mov	x0, #0x10                  	// #16
  412bdc:	bl	402410 <malloc@plt>
  412be0:	cbz	x0, 412bf0 <ferror@plt+0x102e0>
  412be4:	str	x19, [x0]
  412be8:	str	wzr, [x0, #8]
  412bec:	strh	wzr, [x0, #12]
  412bf0:	ldr	x19, [sp, #16]
  412bf4:	ldp	x29, x30, [sp], #32
  412bf8:	ret
  412bfc:	nop
  412c00:	stp	x29, x30, [sp, #-32]!
  412c04:	mov	x29, sp
  412c08:	stp	x19, x20, [sp, #16]
  412c0c:	mov	x19, x0
  412c10:	ldr	x20, [x0]
  412c14:	ldr	w0, [x20, #8]
  412c18:	cbnz	w0, 412c48 <ferror@plt+0x10338>
  412c1c:	ldr	x1, [x20]
  412c20:	mov	w0, #0xa                   	// #10
  412c24:	bl	402380 <fputc@plt>
  412c28:	ldr	x0, [x20]
  412c2c:	bl	402700 <fflush@plt>
  412c30:	mov	x0, x20
  412c34:	bl	402660 <free@plt>
  412c38:	str	xzr, [x19]
  412c3c:	ldp	x19, x20, [sp, #16]
  412c40:	ldp	x29, x30, [sp], #32
  412c44:	ret
  412c48:	adrp	x3, 419000 <ferror@plt+0x166f0>
  412c4c:	add	x3, x3, #0xf98
  412c50:	adrp	x1, 419000 <ferror@plt+0x166f0>
  412c54:	adrp	x0, 419000 <ferror@plt+0x166f0>
  412c58:	add	x3, x3, #0x10
  412c5c:	add	x1, x1, #0xef0
  412c60:	add	x0, x0, #0xf50
  412c64:	mov	w2, #0x6e                  	// #110
  412c68:	bl	402860 <__assert_fail@plt>
  412c6c:	nop
  412c70:	strb	w1, [x0, #12]
  412c74:	ret
  412c78:	stp	x29, x30, [sp, #-32]!
  412c7c:	mov	x29, sp
  412c80:	stp	x19, x20, [sp, #16]
  412c84:	mov	x19, x0
  412c88:	mov	x20, x1
  412c8c:	ldrb	w0, [x0, #13]
  412c90:	cbnz	w0, 412cdc <ferror@plt+0x103cc>
  412c94:	ldrb	w0, [x19, #12]
  412c98:	mov	w1, #0x2c                  	// #44
  412c9c:	strb	w1, [x19, #13]
  412ca0:	cbz	w0, 412cac <ferror@plt+0x1039c>
  412ca4:	mov	x0, x19
  412ca8:	bl	4129b8 <ferror@plt+0x100a8>
  412cac:	strb	wzr, [x19, #13]
  412cb0:	mov	x1, x20
  412cb4:	mov	x0, x19
  412cb8:	bl	412a50 <ferror@plt+0x10140>
  412cbc:	ldr	x1, [x19]
  412cc0:	mov	w0, #0x3a                  	// #58
  412cc4:	bl	402350 <putc@plt>
  412cc8:	ldrb	w0, [x19, #12]
  412ccc:	cbnz	w0, 412ce8 <ferror@plt+0x103d8>
  412cd0:	ldp	x19, x20, [sp, #16]
  412cd4:	ldp	x29, x30, [sp], #32
  412cd8:	ret
  412cdc:	ldr	x1, [x19]
  412ce0:	bl	402350 <putc@plt>
  412ce4:	b	412c94 <ferror@plt+0x10384>
  412ce8:	ldr	x1, [x19]
  412cec:	mov	w0, #0x20                  	// #32
  412cf0:	ldp	x19, x20, [sp, #16]
  412cf4:	ldp	x29, x30, [sp], #32
  412cf8:	b	402350 <putc@plt>
  412cfc:	nop
  412d00:	stp	x29, x30, [sp, #-272]!
  412d04:	mov	w9, #0xffffffd0            	// #-48
  412d08:	mov	x29, sp
  412d0c:	stp	x19, x20, [sp, #16]
  412d10:	mov	x19, x0
  412d14:	add	x10, sp, #0xe0
  412d18:	str	q0, [sp, #96]
  412d1c:	mov	w0, #0xffffff80            	// #-128
  412d20:	mov	x20, x1
  412d24:	ldrb	w8, [x19, #13]
  412d28:	add	x1, sp, #0x110
  412d2c:	stp	x1, x1, [sp, #64]
  412d30:	str	x10, [sp, #80]
  412d34:	stp	w9, w0, [sp, #88]
  412d38:	str	q1, [sp, #112]
  412d3c:	str	q2, [sp, #128]
  412d40:	str	q3, [sp, #144]
  412d44:	str	q4, [sp, #160]
  412d48:	str	q5, [sp, #176]
  412d4c:	str	q6, [sp, #192]
  412d50:	str	q7, [sp, #208]
  412d54:	stp	x2, x3, [sp, #224]
  412d58:	stp	x4, x5, [sp, #240]
  412d5c:	stp	x6, x7, [sp, #256]
  412d60:	ldr	x0, [x19]
  412d64:	cbnz	w8, 412d98 <ferror@plt+0x10488>
  412d68:	ldp	x6, x7, [sp, #64]
  412d6c:	mov	w1, #0x2c                  	// #44
  412d70:	ldp	x4, x5, [sp, #80]
  412d74:	strb	w1, [x19, #13]
  412d78:	add	x2, sp, #0x20
  412d7c:	mov	x1, x20
  412d80:	stp	x6, x7, [sp, #32]
  412d84:	stp	x4, x5, [sp, #48]
  412d88:	bl	402840 <vfprintf@plt>
  412d8c:	ldp	x19, x20, [sp, #16]
  412d90:	ldp	x29, x30, [sp], #272
  412d94:	ret
  412d98:	mov	x1, x0
  412d9c:	mov	w0, w8
  412da0:	bl	402350 <putc@plt>
  412da4:	ldr	x0, [x19]
  412da8:	b	412d68 <ferror@plt+0x10458>
  412dac:	nop
  412db0:	mov	w1, #0x7b                  	// #123
  412db4:	b	412960 <ferror@plt+0x10050>
  412db8:	stp	x29, x30, [sp, #-32]!
  412dbc:	mov	x29, sp
  412dc0:	ldr	w1, [x0, #8]
  412dc4:	str	x19, [sp, #16]
  412dc8:	cbz	w1, 412e0c <ferror@plt+0x104fc>
  412dcc:	ldrb	w2, [x0, #13]
  412dd0:	sub	w1, w1, #0x1
  412dd4:	str	w1, [x0, #8]
  412dd8:	mov	x19, x0
  412ddc:	cbz	w2, 412dec <ferror@plt+0x104dc>
  412de0:	ldrb	w1, [x0, #12]
  412de4:	cbz	w1, 412dec <ferror@plt+0x104dc>
  412de8:	bl	4129b8 <ferror@plt+0x100a8>
  412dec:	ldr	x1, [x19]
  412df0:	mov	w0, #0x7d                  	// #125
  412df4:	bl	402350 <putc@plt>
  412df8:	mov	w0, #0x2c                  	// #44
  412dfc:	strb	w0, [x19, #13]
  412e00:	ldr	x19, [sp, #16]
  412e04:	ldp	x29, x30, [sp], #32
  412e08:	ret
  412e0c:	bl	412a28 <ferror@plt+0x10118>
  412e10:	stp	x29, x30, [sp, #-32]!
  412e14:	mov	w1, #0x5b                  	// #91
  412e18:	mov	x29, sp
  412e1c:	str	x19, [sp, #16]
  412e20:	mov	x19, x0
  412e24:	bl	412960 <ferror@plt+0x10050>
  412e28:	ldrb	w0, [x19, #12]
  412e2c:	cbnz	w0, 412e3c <ferror@plt+0x1052c>
  412e30:	ldr	x19, [sp, #16]
  412e34:	ldp	x29, x30, [sp], #32
  412e38:	ret
  412e3c:	ldr	x1, [x19]
  412e40:	mov	w0, #0x20                  	// #32
  412e44:	ldr	x19, [sp, #16]
  412e48:	ldp	x29, x30, [sp], #32
  412e4c:	b	402350 <putc@plt>
  412e50:	stp	x29, x30, [sp, #-32]!
  412e54:	mov	x29, sp
  412e58:	str	x19, [sp, #16]
  412e5c:	mov	x19, x0
  412e60:	ldrb	w0, [x0, #12]
  412e64:	cbz	w0, 412e70 <ferror@plt+0x10560>
  412e68:	ldrb	w0, [x19, #13]
  412e6c:	cbnz	w0, 412ea4 <ferror@plt+0x10594>
  412e70:	ldr	w0, [x19, #8]
  412e74:	strb	wzr, [x19, #13]
  412e78:	cbz	w0, 412eb4 <ferror@plt+0x105a4>
  412e7c:	ldr	x1, [x19]
  412e80:	sub	w0, w0, #0x1
  412e84:	str	w0, [x19, #8]
  412e88:	mov	w0, #0x5d                  	// #93
  412e8c:	bl	402350 <putc@plt>
  412e90:	mov	w0, #0x2c                  	// #44
  412e94:	strb	w0, [x19, #13]
  412e98:	ldr	x19, [sp, #16]
  412e9c:	ldp	x29, x30, [sp], #32
  412ea0:	ret
  412ea4:	ldr	x1, [x19]
  412ea8:	mov	w0, #0x20                  	// #32
  412eac:	bl	402350 <putc@plt>
  412eb0:	b	412e70 <ferror@plt+0x10560>
  412eb4:	bl	412a28 <ferror@plt+0x10118>
  412eb8:	stp	x29, x30, [sp, #-32]!
  412ebc:	mov	x29, sp
  412ec0:	stp	x19, x20, [sp, #16]
  412ec4:	mov	x19, x0
  412ec8:	mov	x20, x1
  412ecc:	ldrb	w0, [x0, #13]
  412ed0:	cbnz	w0, 412ef0 <ferror@plt+0x105e0>
  412ed4:	mov	w0, #0x2c                  	// #44
  412ed8:	strb	w0, [x19, #13]
  412edc:	mov	x1, x20
  412ee0:	mov	x0, x19
  412ee4:	ldp	x19, x20, [sp, #16]
  412ee8:	ldp	x29, x30, [sp], #32
  412eec:	b	412a50 <ferror@plt+0x10140>
  412ef0:	ldr	x1, [x19]
  412ef4:	bl	402350 <putc@plt>
  412ef8:	mov	w0, #0x2c                  	// #44
  412efc:	strb	w0, [x19, #13]
  412f00:	mov	x1, x20
  412f04:	mov	x0, x19
  412f08:	ldp	x19, x20, [sp, #16]
  412f0c:	ldp	x29, x30, [sp], #32
  412f10:	b	412a50 <ferror@plt+0x10140>
  412f14:	nop
  412f18:	tst	w1, #0xff
  412f1c:	adrp	x3, 419000 <ferror@plt+0x166f0>
  412f20:	adrp	x2, 419000 <ferror@plt+0x166f0>
  412f24:	add	x3, x3, #0xdd0
  412f28:	add	x2, x2, #0xdc8
  412f2c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  412f30:	csel	x2, x2, x3, ne  // ne = any
  412f34:	add	x1, x1, #0xba8
  412f38:	b	412d00 <ferror@plt+0x103f0>
  412f3c:	nop
  412f40:	adrp	x1, 419000 <ferror@plt+0x166f0>
  412f44:	add	x1, x1, #0xf68
  412f48:	b	412d00 <ferror@plt+0x103f0>
  412f4c:	nop
  412f50:	adrp	x1, 416000 <ferror@plt+0x136f0>
  412f54:	add	x1, x1, #0x660
  412f58:	b	412d00 <ferror@plt+0x103f0>
  412f5c:	nop
  412f60:	and	w2, w1, #0xff
  412f64:	adrp	x1, 419000 <ferror@plt+0x166f0>
  412f68:	add	x1, x1, #0xf70
  412f6c:	b	412d00 <ferror@plt+0x103f0>
  412f70:	and	w2, w1, #0xffff
  412f74:	adrp	x1, 419000 <ferror@plt+0x166f0>
  412f78:	add	x1, x1, #0xf78
  412f7c:	b	412d00 <ferror@plt+0x103f0>
  412f80:	mov	w2, w1
  412f84:	adrp	x3, 416000 <ferror@plt+0x136f0>
  412f88:	add	x1, x3, #0x950
  412f8c:	b	412d00 <ferror@plt+0x103f0>
  412f90:	mov	x2, x1
  412f94:	adrp	x3, 419000 <ferror@plt+0x166f0>
  412f98:	add	x1, x3, #0xf80
  412f9c:	b	412d00 <ferror@plt+0x103f0>
  412fa0:	mov	x2, x1
  412fa4:	adrp	x3, 419000 <ferror@plt+0x166f0>
  412fa8:	add	x1, x3, #0xf88
  412fac:	b	412d00 <ferror@plt+0x103f0>
  412fb0:	b	412f90 <ferror@plt+0x10680>
  412fb4:	nop
  412fb8:	mov	x2, x1
  412fbc:	adrp	x3, 416000 <ferror@plt+0x136f0>
  412fc0:	add	x1, x3, #0x738
  412fc4:	b	412d00 <ferror@plt+0x103f0>
  412fc8:	mov	w2, w1
  412fcc:	adrp	x3, 419000 <ferror@plt+0x166f0>
  412fd0:	add	x1, x3, #0xc80
  412fd4:	b	412d00 <ferror@plt+0x103f0>
  412fd8:	mov	x2, x1
  412fdc:	adrp	x3, 419000 <ferror@plt+0x166f0>
  412fe0:	add	x1, x3, #0xf90
  412fe4:	b	412d00 <ferror@plt+0x103f0>
  412fe8:	stp	x29, x30, [sp, #-32]!
  412fec:	mov	x29, sp
  412ff0:	stp	x19, x20, [sp, #16]
  412ff4:	mov	x20, x2
  412ff8:	mov	x19, x0
  412ffc:	bl	412c78 <ferror@plt+0x10368>
  413000:	mov	x1, x20
  413004:	mov	x0, x19
  413008:	ldp	x19, x20, [sp, #16]
  41300c:	ldp	x29, x30, [sp], #32
  413010:	b	412eb8 <ferror@plt+0x105a8>
  413014:	nop
  413018:	stp	x29, x30, [sp, #-32]!
  41301c:	mov	x29, sp
  413020:	stp	x19, x20, [sp, #16]
  413024:	and	w20, w2, #0xff
  413028:	mov	x19, x0
  41302c:	bl	412c78 <ferror@plt+0x10368>
  413030:	mov	w1, w20
  413034:	mov	x0, x19
  413038:	ldp	x19, x20, [sp, #16]
  41303c:	ldp	x29, x30, [sp], #32
  413040:	b	412f18 <ferror@plt+0x10608>
  413044:	nop
  413048:	stp	x29, x30, [sp, #-32]!
  41304c:	mov	x29, sp
  413050:	str	d8, [sp, #24]
  413054:	fmov	d8, d0
  413058:	str	x19, [sp, #16]
  41305c:	mov	x19, x0
  413060:	bl	412c78 <ferror@plt+0x10368>
  413064:	fmov	d0, d8
  413068:	mov	x0, x19
  41306c:	ldr	d8, [sp, #24]
  413070:	ldr	x19, [sp, #16]
  413074:	ldp	x29, x30, [sp], #32
  413078:	b	412f50 <ferror@plt+0x10640>
  41307c:	nop
  413080:	stp	x29, x30, [sp, #-32]!
  413084:	mov	x29, sp
  413088:	stp	x19, x20, [sp, #16]
  41308c:	mov	w20, w2
  413090:	mov	x19, x0
  413094:	bl	412c78 <ferror@plt+0x10368>
  413098:	mov	w1, w20
  41309c:	mov	x0, x19
  4130a0:	ldp	x19, x20, [sp, #16]
  4130a4:	ldp	x29, x30, [sp], #32
  4130a8:	b	412f80 <ferror@plt+0x10670>
  4130ac:	nop
  4130b0:	stp	x29, x30, [sp, #-32]!
  4130b4:	mov	x29, sp
  4130b8:	stp	x19, x20, [sp, #16]
  4130bc:	mov	x20, x2
  4130c0:	mov	x19, x0
  4130c4:	bl	412c78 <ferror@plt+0x10368>
  4130c8:	mov	x1, x20
  4130cc:	mov	x0, x19
  4130d0:	ldp	x19, x20, [sp, #16]
  4130d4:	ldp	x29, x30, [sp], #32
  4130d8:	b	412f90 <ferror@plt+0x10680>
  4130dc:	nop
  4130e0:	stp	x29, x30, [sp, #-32]!
  4130e4:	mov	x29, sp
  4130e8:	stp	x19, x20, [sp, #16]
  4130ec:	mov	x20, x2
  4130f0:	mov	x19, x0
  4130f4:	bl	412c78 <ferror@plt+0x10368>
  4130f8:	mov	x1, x20
  4130fc:	mov	x0, x19
  413100:	ldp	x19, x20, [sp, #16]
  413104:	ldp	x29, x30, [sp], #32
  413108:	b	412fa0 <ferror@plt+0x10690>
  41310c:	nop
  413110:	stp	x29, x30, [sp, #-32]!
  413114:	mov	x29, sp
  413118:	stp	x19, x20, [sp, #16]
  41311c:	and	w20, w2, #0xff
  413120:	mov	x19, x0
  413124:	bl	412c78 <ferror@plt+0x10368>
  413128:	mov	w1, w20
  41312c:	mov	x0, x19
  413130:	ldp	x19, x20, [sp, #16]
  413134:	ldp	x29, x30, [sp], #32
  413138:	b	412f60 <ferror@plt+0x10650>
  41313c:	nop
  413140:	stp	x29, x30, [sp, #-32]!
  413144:	mov	x29, sp
  413148:	stp	x19, x20, [sp, #16]
  41314c:	and	w20, w2, #0xffff
  413150:	mov	x19, x0
  413154:	bl	412c78 <ferror@plt+0x10368>
  413158:	mov	w1, w20
  41315c:	mov	x0, x19
  413160:	ldp	x19, x20, [sp, #16]
  413164:	ldp	x29, x30, [sp], #32
  413168:	b	412f70 <ferror@plt+0x10660>
  41316c:	nop
  413170:	stp	x29, x30, [sp, #-32]!
  413174:	mov	x29, sp
  413178:	stp	x19, x20, [sp, #16]
  41317c:	mov	x20, x2
  413180:	mov	x19, x0
  413184:	bl	412c78 <ferror@plt+0x10368>
  413188:	mov	x1, x20
  41318c:	mov	x0, x19
  413190:	ldp	x19, x20, [sp, #16]
  413194:	ldp	x29, x30, [sp], #32
  413198:	b	412fb0 <ferror@plt+0x106a0>
  41319c:	nop
  4131a0:	stp	x29, x30, [sp, #-32]!
  4131a4:	mov	x29, sp
  4131a8:	stp	x19, x20, [sp, #16]
  4131ac:	mov	x20, x2
  4131b0:	mov	x19, x0
  4131b4:	bl	412c78 <ferror@plt+0x10368>
  4131b8:	mov	x1, x20
  4131bc:	mov	x0, x19
  4131c0:	ldp	x19, x20, [sp, #16]
  4131c4:	ldp	x29, x30, [sp], #32
  4131c8:	b	412fb8 <ferror@plt+0x106a8>
  4131cc:	nop
  4131d0:	stp	x29, x30, [sp, #-32]!
  4131d4:	mov	x29, sp
  4131d8:	stp	x19, x20, [sp, #16]
  4131dc:	mov	w20, w2
  4131e0:	mov	x19, x0
  4131e4:	bl	412c78 <ferror@plt+0x10368>
  4131e8:	mov	w1, w20
  4131ec:	mov	x0, x19
  4131f0:	ldp	x19, x20, [sp, #16]
  4131f4:	ldp	x29, x30, [sp], #32
  4131f8:	b	412fc8 <ferror@plt+0x106b8>
  4131fc:	nop
  413200:	stp	x29, x30, [sp, #-32]!
  413204:	mov	x29, sp
  413208:	stp	x19, x20, [sp, #16]
  41320c:	mov	x20, x2
  413210:	mov	x19, x0
  413214:	bl	412c78 <ferror@plt+0x10368>
  413218:	mov	x1, x20
  41321c:	mov	x0, x19
  413220:	ldp	x19, x20, [sp, #16]
  413224:	ldp	x29, x30, [sp], #32
  413228:	b	412fd8 <ferror@plt+0x106c8>
  41322c:	nop
  413230:	stp	x29, x30, [sp, #-32]!
  413234:	mov	x29, sp
  413238:	str	x19, [sp, #16]
  41323c:	mov	x19, x0
  413240:	bl	412c78 <ferror@plt+0x10368>
  413244:	mov	x0, x19
  413248:	ldr	x19, [sp, #16]
  41324c:	ldp	x29, x30, [sp], #32
  413250:	b	412f40 <ferror@plt+0x10630>
  413254:	nop
  413258:	mov	x4, x0
  41325c:	stp	x29, x30, [sp, #-48]!
  413260:	mov	x7, #0x20                  	// #32
  413264:	mov	x29, sp
  413268:	ldr	w5, [x4, #28]
  41326c:	mov	w6, w1
  413270:	ldr	w0, [x0]
  413274:	movk	x7, #0x12, lsl #32
  413278:	add	w5, w5, #0x1
  41327c:	movk	x7, #0x301, lsl #48
  413280:	stp	w5, w5, [x4, #28]
  413284:	add	x1, sp, #0x10
  413288:	stp	xzr, xzr, [sp, #24]
  41328c:	mov	w3, #0x0                   	// #0
  413290:	mov	x2, #0x20                  	// #32
  413294:	str	x7, [sp, #16]
  413298:	str	w5, [sp, #24]
  41329c:	strb	w6, [sp, #32]
  4132a0:	str	xzr, [sp, #40]
  4132a4:	bl	402690 <send@plt>
  4132a8:	ldp	x29, x30, [sp], #48
  4132ac:	ret
  4132b0:	stp	x29, x30, [sp, #-48]!
  4132b4:	mov	x29, sp
  4132b8:	stp	x19, x20, [sp, #16]
  4132bc:	mov	w20, w2
  4132c0:	stp	x21, x22, [sp, #32]
  4132c4:	mov	w22, w0
  4132c8:	mov	x21, x1
  4132cc:	b	4132e8 <ferror@plt+0x109d8>
  4132d0:	bl	402870 <__errno_location@plt>
  4132d4:	mov	x19, x0
  4132d8:	ldr	w0, [x0]
  4132dc:	cmp	w0, #0x4
  4132e0:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4132e4:	b.ne	413318 <ferror@plt+0x10a08>  // b.any
  4132e8:	mov	x1, x21
  4132ec:	mov	w2, w20
  4132f0:	mov	w0, w22
  4132f4:	bl	402240 <recvmsg@plt>
  4132f8:	mov	w1, w0
  4132fc:	tbnz	w0, #31, 4132d0 <ferror@plt+0x109c0>
  413300:	cbz	w0, 41335c <ferror@plt+0x10a4c>
  413304:	mov	w0, w1
  413308:	ldp	x19, x20, [sp, #16]
  41330c:	ldp	x21, x22, [sp, #32]
  413310:	ldp	x29, x30, [sp], #48
  413314:	ret
  413318:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  41331c:	ldr	x1, [x1, #3984]
  413320:	ldr	x20, [x1]
  413324:	bl	402530 <strerror@plt>
  413328:	ldr	w3, [x19]
  41332c:	mov	x2, x0
  413330:	adrp	x1, 419000 <ferror@plt+0x166f0>
  413334:	mov	x0, x20
  413338:	add	x1, x1, #0xfc8
  41333c:	bl	4028d0 <fprintf@plt>
  413340:	ldr	w1, [x19]
  413344:	ldp	x19, x20, [sp, #16]
  413348:	neg	w1, w1
  41334c:	mov	w0, w1
  413350:	ldp	x21, x22, [sp, #32]
  413354:	ldp	x29, x30, [sp], #48
  413358:	ret
  41335c:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  413360:	mov	x1, #0x1                   	// #1
  413364:	adrp	x0, 419000 <ferror@plt+0x166f0>
  413368:	mov	x2, #0xf                   	// #15
  41336c:	ldr	x3, [x3, #3984]
  413370:	add	x0, x0, #0xfb8
  413374:	ldr	x3, [x3]
  413378:	bl	4026d0 <fwrite@plt>
  41337c:	mov	w1, #0xffffffc3            	// #-61
  413380:	b	413304 <ferror@plt+0x109f4>
  413384:	nop
  413388:	stp	x29, x30, [sp, #-64]!
  41338c:	mov	x29, sp
  413390:	stp	x21, x22, [sp, #32]
  413394:	mov	x22, x2
  413398:	mov	w2, #0x22                  	// #34
  41339c:	ldr	x21, [x1, #16]
  4133a0:	stp	x19, x20, [sp, #16]
  4133a4:	mov	x20, x1
  4133a8:	stp	x23, x24, [sp, #48]
  4133ac:	mov	w24, w0
  4133b0:	stp	xzr, xzr, [x21]
  4133b4:	bl	4132b0 <ferror@plt+0x109a0>
  4133b8:	sxtw	x19, w0
  4133bc:	tbnz	w19, #31, 4133fc <ferror@plt+0x10aec>
  4133c0:	cmp	w19, #0x8, lsl #12
  4133c4:	mov	x0, #0x8000                	// #32768
  4133c8:	csel	x19, x19, x0, ge  // ge = tcont
  4133cc:	mov	x0, x19
  4133d0:	bl	402410 <malloc@plt>
  4133d4:	mov	x23, x0
  4133d8:	cbz	x0, 413420 <ferror@plt+0x10b10>
  4133dc:	stp	x23, x19, [x21]
  4133e0:	mov	x1, x20
  4133e4:	mov	w0, w24
  4133e8:	mov	w2, #0x0                   	// #0
  4133ec:	bl	4132b0 <ferror@plt+0x109a0>
  4133f0:	mov	w19, w0
  4133f4:	tbnz	w0, #31, 413414 <ferror@plt+0x10b04>
  4133f8:	str	x23, [x22]
  4133fc:	mov	w0, w19
  413400:	ldp	x19, x20, [sp, #16]
  413404:	ldp	x21, x22, [sp, #32]
  413408:	ldp	x23, x24, [sp, #48]
  41340c:	ldp	x29, x30, [sp], #64
  413410:	ret
  413414:	mov	x0, x23
  413418:	bl	402660 <free@plt>
  41341c:	b	4133fc <ferror@plt+0x10aec>
  413420:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  413424:	adrp	x0, 419000 <ferror@plt+0x166f0>
  413428:	mov	x2, #0x20                  	// #32
  41342c:	mov	x1, #0x1                   	// #1
  413430:	ldr	x3, [x3, #3984]
  413434:	mov	w19, #0xfffffff4            	// #-12
  413438:	add	x0, x0, #0xfe8
  41343c:	ldr	x3, [x3]
  413440:	bl	4026d0 <fwrite@plt>
  413444:	b	4133fc <ferror@plt+0x10aec>
  413448:	mov	w0, #0x0                   	// #0
  41344c:	ret
  413450:	stp	x29, x30, [sp, #-240]!
  413454:	mov	x7, x2
  413458:	mov	w5, #0x10                  	// #16
  41345c:	mov	x29, sp
  413460:	str	xzr, [sp, #152]
  413464:	mov	w6, #0xc                   	// #12
  413468:	stp	xzr, xzr, [sp, #192]
  41346c:	stp	xzr, xzr, [sp, #208]
  413470:	stp	x19, x20, [sp, #16]
  413474:	mov	x20, x3
  413478:	stp	x25, x26, [sp, #64]
  41347c:	stp	x27, x28, [sp, #80]
  413480:	mov	x28, x0
  413484:	and	w0, w4, #0xff
  413488:	str	x2, [sp, #104]
  41348c:	str	w0, [sp, #136]
  413490:	strh	w5, [sp, #152]
  413494:	str	wzr, [sp, #160]
  413498:	str	w6, [sp, #192]
  41349c:	stp	x1, x2, [sp, #200]
  4134a0:	add	x2, sp, #0x98
  4134a4:	str	x2, [sp, #184]
  4134a8:	stp	xzr, xzr, [sp, #224]
  4134ac:	cbz	x7, 41378c <ferror@plt+0x10e7c>
  4134b0:	ldr	w19, [x28, #28]
  4134b4:	mov	x2, x1
  4134b8:	add	w19, w19, #0x1
  4134bc:	add	w4, w19, w7
  4134c0:	mov	w1, w19
  4134c4:	b	4134d8 <ferror@plt+0x10bc8>
  4134c8:	add	w1, w1, #0x1
  4134cc:	add	x2, x2, #0x10
  4134d0:	cmp	w1, w4
  4134d4:	b.eq	413500 <ferror@plt+0x10bf0>  // b.none
  4134d8:	ldr	x0, [x2]
  4134dc:	str	w1, [x0, #8]
  4134e0:	cbnz	x20, 4134c8 <ferror@plt+0x10bb8>
  4134e4:	ldrh	w3, [x0, #6]
  4134e8:	add	w1, w1, #0x1
  4134ec:	add	x2, x2, #0x10
  4134f0:	cmp	w1, w4
  4134f4:	orr	w3, w3, #0x4
  4134f8:	strh	w3, [x0, #6]
  4134fc:	b.ne	4134d8 <ferror@plt+0x10bc8>  // b.any
  413500:	ldr	x0, [sp, #104]
  413504:	sub	x0, x0, #0x1
  413508:	add	w19, w19, w0
  41350c:	str	w19, [x28, #28]
  413510:	ldr	w0, [x28]
  413514:	add	x26, sp, #0xb8
  413518:	mov	x1, x26
  41351c:	mov	w2, #0x0                   	// #0
  413520:	bl	4024b0 <sendmsg@plt>
  413524:	tbnz	w0, #31, 413814 <ferror@plt+0x10f04>
  413528:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  41352c:	stp	x21, x22, [sp, #32]
  413530:	mov	w21, w19
  413534:	ldr	x0, [sp, #104]
  413538:	add	x2, sp, #0x90
  41353c:	ldr	x1, [x1, #3984]
  413540:	sub	x21, x21, x0
  413544:	add	x0, sp, #0xa8
  413548:	stp	x23, x24, [sp, #48]
  41354c:	str	xzr, [sp, #96]
  413550:	str	x2, [sp, #112]
  413554:	str	x1, [sp, #128]
  413558:	mov	x1, #0x1                   	// #1
  41355c:	str	x0, [sp, #200]
  413560:	str	x1, [sp, #208]
  413564:	ldr	w3, [sp, #96]
  413568:	mov	x1, x26
  41356c:	ldr	w0, [x28]
  413570:	ldr	x2, [sp, #112]
  413574:	str	w3, [sp, #124]
  413578:	bl	413388 <ferror@plt+0x10a78>
  41357c:	mov	w4, w0
  413580:	tbnz	w0, #31, 4137a8 <ferror@plt+0x10e98>
  413584:	ldr	w2, [sp, #192]
  413588:	cmp	w2, #0xc
  41358c:	b.ne	4138b0 <ferror@plt+0x10fa0>  // b.any
  413590:	mov	w22, w0
  413594:	cmp	w0, #0xf
  413598:	ldr	x23, [sp, #144]
  41359c:	b.le	413640 <ferror@plt+0x10d30>
  4135a0:	ldr	w27, [x23]
  4135a4:	subs	w3, w27, #0x10
  4135a8:	ccmp	w0, w27, #0x1, pl  // pl = nfrst
  4135ac:	b.lt	41366c <ferror@plt+0x10d5c>  // b.tstop
  4135b0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4135b4:	adrp	x24, 41a000 <ferror@plt+0x176f0>
  4135b8:	ldr	x25, [x0, #3984]
  4135bc:	b	4135d0 <ferror@plt+0x10cc0>
  4135c0:	ldr	w27, [x23]
  4135c4:	subs	w3, w27, #0x10
  4135c8:	ccmp	w27, w22, #0x0, pl  // pl = nfrst
  4135cc:	b.gt	41366c <ferror@plt+0x10d5c>
  4135d0:	ldr	w1, [sp, #156]
  4135d4:	cbnz	w1, 413620 <ferror@plt+0x10d10>
  4135d8:	ldr	w2, [x23, #12]
  4135dc:	ldr	w1, [x28, #8]
  4135e0:	cmp	w2, w1
  4135e4:	b.ne	413620 <ferror@plt+0x10d10>  // b.any
  4135e8:	ldr	w0, [x23, #8]
  4135ec:	cmp	w0, w19
  4135f0:	b.hi	413620 <ferror@plt+0x10d10>  // b.pmore
  4135f4:	cmp	x21, w0, uxtw
  4135f8:	b.hi	413620 <ferror@plt+0x10d10>  // b.pmore
  4135fc:	ldrh	w0, [x23, #4]
  413600:	cmp	w0, #0x2
  413604:	b.eq	4136f4 <ferror@plt+0x10de4>  // b.none
  413608:	cbnz	x20, 413760 <ferror@plt+0x10e50>
  41360c:	ldr	x3, [x25]
  413610:	add	x0, x24, #0xa0
  413614:	mov	x2, #0x14                  	// #20
  413618:	mov	x1, #0x1                   	// #1
  41361c:	bl	4026d0 <fwrite@plt>
  413620:	add	w4, w27, #0x3
  413624:	and	w4, w4, #0xfffffffc
  413628:	sub	w22, w22, w4
  41362c:	add	x23, x23, w4, uxtw
  413630:	cmp	w22, #0xf
  413634:	mov	w4, w22
  413638:	b.hi	4135c0 <ferror@plt+0x10cb0>  // b.pmore
  41363c:	ldr	x23, [sp, #144]
  413640:	mov	x0, x23
  413644:	str	w4, [sp, #124]
  413648:	bl	402660 <free@plt>
  41364c:	ldr	w0, [sp, #232]
  413650:	ldr	w4, [sp, #124]
  413654:	tbnz	w0, #5, 4136c8 <ferror@plt+0x10db8>
  413658:	cbnz	w4, 41388c <ferror@plt+0x10f7c>
  41365c:	ldr	x0, [sp, #96]
  413660:	add	x23, x0, #0x1
  413664:	str	x23, [sp, #96]
  413668:	b	413564 <ferror@plt+0x10c54>
  41366c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413670:	ldr	w1, [sp, #232]
  413674:	ldr	x0, [x0, #3984]
  413678:	ldr	x3, [x0]
  41367c:	tbz	w1, #5, 413870 <ferror@plt+0x10f60>
  413680:	mov	x2, #0x12                  	// #18
  413684:	mov	x1, #0x1                   	// #1
  413688:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  41368c:	add	x0, x0, #0x50
  413690:	bl	4026d0 <fwrite@plt>
  413694:	ldr	x0, [sp, #144]
  413698:	mov	w4, #0xffffffff            	// #-1
  41369c:	str	w4, [sp, #96]
  4136a0:	bl	402660 <free@plt>
  4136a4:	ldp	x21, x22, [sp, #32]
  4136a8:	ldp	x23, x24, [sp, #48]
  4136ac:	ldr	w4, [sp, #96]
  4136b0:	mov	w0, w4
  4136b4:	ldp	x19, x20, [sp, #16]
  4136b8:	ldp	x25, x26, [sp, #64]
  4136bc:	ldp	x27, x28, [sp, #80]
  4136c0:	ldp	x29, x30, [sp], #240
  4136c4:	ret
  4136c8:	ldr	x0, [sp, #128]
  4136cc:	mov	x2, #0x12                  	// #18
  4136d0:	mov	x1, #0x1                   	// #1
  4136d4:	ldr	x3, [x0]
  4136d8:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  4136dc:	add	x0, x0, #0xb8
  4136e0:	bl	4026d0 <fwrite@plt>
  4136e4:	ldr	x0, [sp, #96]
  4136e8:	add	x23, x0, #0x1
  4136ec:	str	x23, [sp, #96]
  4136f0:	b	413564 <ferror@plt+0x10c54>
  4136f4:	ldr	w4, [x23, #16]
  4136f8:	cmp	w3, #0x13
  4136fc:	b.ls	413830 <ferror@plt+0x10f20>  // b.plast
  413700:	str	w4, [sp, #140]
  413704:	cbz	w4, 413794 <ferror@plt+0x10e84>
  413708:	bl	402870 <__errno_location@plt>
  41370c:	ldp	w2, w4, [sp, #136]
  413710:	neg	w1, w4
  413714:	str	w1, [x0]
  413718:	cmp	w2, #0x0
  41371c:	ldr	w0, [x28, #36]
  413720:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  413724:	b.ne	4137c4 <ferror@plt+0x10eb4>  // b.any
  413728:	ldr	x0, [sp, #144]
  41372c:	cbz	x20, 4137b4 <ferror@plt+0x10ea4>
  413730:	str	x0, [x20]
  413734:	ldr	x0, [sp, #96]
  413738:	add	x23, x0, #0x1
  41373c:	ldr	x0, [sp, #104]
  413740:	cmp	x0, x23
  413744:	b.hi	413664 <ferror@plt+0x10d54>  // b.pmore
  413748:	ldr	w0, [sp, #124]
  41374c:	cmp	w4, #0x0
  413750:	ldp	x21, x22, [sp, #32]
  413754:	csinv	w4, w4, w0, eq  // eq = none
  413758:	ldp	x23, x24, [sp, #48]
  41375c:	b	4136b0 <ferror@plt+0x10da0>
  413760:	ldr	x0, [sp, #144]
  413764:	mov	w4, #0x0                   	// #0
  413768:	ldp	x21, x22, [sp, #32]
  41376c:	ldp	x23, x24, [sp, #48]
  413770:	str	x0, [x20]
  413774:	mov	w0, w4
  413778:	ldp	x19, x20, [sp, #16]
  41377c:	ldp	x25, x26, [sp, #64]
  413780:	ldp	x27, x28, [sp, #80]
  413784:	ldp	x29, x30, [sp], #240
  413788:	ret
  41378c:	mov	w19, #0x0                   	// #0
  413790:	b	413510 <ferror@plt+0x10c00>
  413794:	mov	x0, x23
  413798:	mov	x1, #0x0                   	// #0
  41379c:	bl	413448 <ferror@plt+0x10b38>
  4137a0:	ldr	w4, [sp, #140]
  4137a4:	b	413728 <ferror@plt+0x10e18>
  4137a8:	ldp	x21, x22, [sp, #32]
  4137ac:	ldp	x23, x24, [sp, #48]
  4137b0:	b	4136b0 <ferror@plt+0x10da0>
  4137b4:	str	w4, [sp, #140]
  4137b8:	bl	402660 <free@plt>
  4137bc:	ldr	w4, [sp, #140]
  4137c0:	b	413734 <ferror@plt+0x10e24>
  4137c4:	mov	x0, x23
  4137c8:	mov	x1, #0x0                   	// #0
  4137cc:	str	w4, [sp, #140]
  4137d0:	bl	413448 <ferror@plt+0x10b38>
  4137d4:	ldr	w4, [sp, #140]
  4137d8:	cbnz	w0, 413728 <ferror@plt+0x10e18>
  4137dc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4137e0:	str	w4, [sp, #140]
  4137e4:	ldr	x1, [x0, #3984]
  4137e8:	ldr	w0, [x23, #16]
  4137ec:	ldr	x24, [x1]
  4137f0:	neg	w0, w0
  4137f4:	bl	402530 <strerror@plt>
  4137f8:	mov	x2, x0
  4137fc:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413800:	mov	x0, x24
  413804:	add	x1, x1, #0x88
  413808:	bl	4028d0 <fprintf@plt>
  41380c:	ldr	w4, [sp, #140]
  413810:	b	413728 <ferror@plt+0x10e18>
  413814:	mov	w4, #0xffffffff            	// #-1
  413818:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  41381c:	add	x0, x0, #0x10
  413820:	str	w4, [sp, #96]
  413824:	bl	402290 <perror@plt>
  413828:	ldr	w4, [sp, #96]
  41382c:	b	4136b0 <ferror@plt+0x10da0>
  413830:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  413834:	mov	w4, #0xffffffff            	// #-1
  413838:	mov	x2, #0x10                  	// #16
  41383c:	mov	x1, #0x1                   	// #1
  413840:	ldr	x3, [x3, #3984]
  413844:	adrp	x0, 417000 <ferror@plt+0x146f0>
  413848:	add	x0, x0, #0x358
  41384c:	str	w4, [sp, #96]
  413850:	ldr	x3, [x3]
  413854:	bl	4026d0 <fwrite@plt>
  413858:	ldr	x0, [sp, #144]
  41385c:	bl	402660 <free@plt>
  413860:	ldr	w4, [sp, #96]
  413864:	ldp	x21, x22, [sp, #32]
  413868:	ldp	x23, x24, [sp, #48]
  41386c:	b	4136b0 <ferror@plt+0x10da0>
  413870:	mov	w2, w27
  413874:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413878:	add	x1, x1, #0x68
  41387c:	mov	x0, x3
  413880:	bl	4028d0 <fprintf@plt>
  413884:	mov	w0, #0x1                   	// #1
  413888:	bl	402270 <exit@plt>
  41388c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413890:	mov	w2, w4
  413894:	add	x1, x1, #0xd0
  413898:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41389c:	ldr	x0, [x0, #3984]
  4138a0:	ldr	x0, [x0]
  4138a4:	bl	4028d0 <fprintf@plt>
  4138a8:	mov	w0, #0x1                   	// #1
  4138ac:	bl	402270 <exit@plt>
  4138b0:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4138b4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4138b8:	add	x1, x1, #0x30
  4138bc:	b	41389c <ferror@plt+0x10f8c>
  4138c0:	mov	w0, #0x0                   	// #0
  4138c4:	ret
  4138c8:	stp	x29, x30, [sp, #-48]!
  4138cc:	mov	w5, #0x1                   	// #1
  4138d0:	mov	w4, #0x4                   	// #4
  4138d4:	mov	x29, sp
  4138d8:	str	x19, [sp, #16]
  4138dc:	mov	x19, x0
  4138e0:	ldr	w0, [x0]
  4138e4:	add	x3, sp, #0x2c
  4138e8:	mov	w2, #0xc                   	// #12
  4138ec:	mov	w1, #0x10e                 	// #270
  4138f0:	str	w5, [sp, #44]
  4138f4:	bl	402420 <setsockopt@plt>
  4138f8:	tbnz	w0, #31, 413908 <ferror@plt+0x10ff8>
  4138fc:	ldr	w0, [x19, #48]
  413900:	orr	w0, w0, #0x4
  413904:	str	w0, [x19, #48]
  413908:	ldr	x19, [sp, #16]
  41390c:	ldp	x29, x30, [sp], #48
  413910:	ret
  413914:	nop
  413918:	stp	x29, x30, [sp, #-32]!
  41391c:	mov	w4, #0x4                   	// #4
  413920:	mov	w2, #0x1                   	// #1
  413924:	mov	x29, sp
  413928:	ldr	w0, [x0]
  41392c:	add	x3, sp, #0x1c
  413930:	str	w1, [sp, #28]
  413934:	mov	w1, #0x10e                 	// #270
  413938:	bl	402420 <setsockopt@plt>
  41393c:	ldp	x29, x30, [sp], #32
  413940:	ret
  413944:	nop
  413948:	stp	x29, x30, [sp, #-32]!
  41394c:	mov	x29, sp
  413950:	str	x19, [sp, #16]
  413954:	mov	x19, x0
  413958:	ldr	w0, [x0]
  41395c:	tbnz	w0, #31, 41396c <ferror@plt+0x1105c>
  413960:	bl	402540 <close@plt>
  413964:	mov	w0, #0xffffffff            	// #-1
  413968:	str	w0, [x19]
  41396c:	ldr	x19, [sp, #16]
  413970:	ldp	x29, x30, [sp], #32
  413974:	ret
  413978:	stp	x29, x30, [sp, #-64]!
  41397c:	mov	w3, #0x8000                	// #32768
  413980:	mov	x29, sp
  413984:	stp	x19, x20, [sp, #16]
  413988:	mov	x19, x0
  41398c:	mov	w20, #0x1                   	// #1
  413990:	str	x21, [sp, #32]
  413994:	mov	w21, w1
  413998:	stp	xzr, xzr, [x0, #32]
  41399c:	mov	w1, #0x3                   	// #3
  4139a0:	movk	w1, #0x8, lsl #16
  4139a4:	stp	xzr, xzr, [x19]
  4139a8:	mov	w0, #0x10                  	// #16
  4139ac:	stp	xzr, xzr, [x19, #16]
  4139b0:	str	w2, [x19, #36]
  4139b4:	str	xzr, [x19, #48]
  4139b8:	stp	w3, w20, [sp, #56]
  4139bc:	bl	4026f0 <socket@plt>
  4139c0:	str	w0, [x19]
  4139c4:	tbnz	w0, #31, 413adc <ferror@plt+0x111cc>
  4139c8:	add	x3, sp, #0x38
  4139cc:	mov	w1, w20
  4139d0:	mov	w4, #0x4                   	// #4
  4139d4:	mov	w2, #0x7                   	// #7
  4139d8:	bl	402420 <setsockopt@plt>
  4139dc:	tbnz	w0, #31, 413af0 <ferror@plt+0x111e0>
  4139e0:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  4139e4:	ldr	w0, [x19]
  4139e8:	mov	w1, w20
  4139ec:	mov	w4, #0x4                   	// #4
  4139f0:	ldr	x3, [x3, #4024]
  4139f4:	mov	w2, #0x8                   	// #8
  4139f8:	bl	402420 <setsockopt@plt>
  4139fc:	tbnz	w0, #31, 413b04 <ferror@plt+0x111f4>
  413a00:	mov	x20, x19
  413a04:	mov	w2, #0xb                   	// #11
  413a08:	mov	w1, #0x10e                 	// #270
  413a0c:	add	x3, sp, #0x3c
  413a10:	mov	w4, #0x4                   	// #4
  413a14:	ldr	w0, [x20], #4
  413a18:	bl	402420 <setsockopt@plt>
  413a1c:	stur	wzr, [x19, #6]
  413a20:	ldr	w0, [x19]
  413a24:	mov	w2, #0x10                  	// #16
  413a28:	strh	w2, [x19, #4]
  413a2c:	mov	x1, x20
  413a30:	strh	wzr, [x19, #10]
  413a34:	mov	w2, #0xc                   	// #12
  413a38:	str	w21, [x19, #12]
  413a3c:	bl	4022f0 <bind@plt>
  413a40:	tbnz	w0, #31, 413b18 <ferror@plt+0x11208>
  413a44:	ldr	w0, [x19]
  413a48:	mov	w3, #0xc                   	// #12
  413a4c:	mov	x1, x20
  413a50:	add	x2, sp, #0x34
  413a54:	str	w3, [sp, #52]
  413a58:	bl	4028b0 <getsockname@plt>
  413a5c:	tbnz	w0, #31, 413b2c <ferror@plt+0x1121c>
  413a60:	ldr	w2, [sp, #52]
  413a64:	cmp	w2, #0xc
  413a68:	b.ne	413abc <ferror@plt+0x111ac>  // b.any
  413a6c:	ldrh	w2, [x19, #4]
  413a70:	cmp	w2, #0x10
  413a74:	b.ne	413a9c <ferror@plt+0x1118c>  // b.any
  413a78:	mov	x0, #0x0                   	// #0
  413a7c:	bl	402400 <time@plt>
  413a80:	mov	x1, x0
  413a84:	mov	w0, #0x0                   	// #0
  413a88:	str	w1, [x19, #28]
  413a8c:	ldp	x19, x20, [sp, #16]
  413a90:	ldr	x21, [sp, #32]
  413a94:	ldp	x29, x30, [sp], #64
  413a98:	ret
  413a9c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413aa0:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413aa4:	add	x1, x1, #0x180
  413aa8:	ldr	x0, [x0, #3984]
  413aac:	ldr	x0, [x0]
  413ab0:	bl	4028d0 <fprintf@plt>
  413ab4:	mov	w0, #0xffffffff            	// #-1
  413ab8:	b	413a8c <ferror@plt+0x1117c>
  413abc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413ac0:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413ac4:	add	x1, x1, #0x160
  413ac8:	ldr	x0, [x0, #3984]
  413acc:	ldr	x0, [x0]
  413ad0:	bl	4028d0 <fprintf@plt>
  413ad4:	mov	w0, #0xffffffff            	// #-1
  413ad8:	b	413a8c <ferror@plt+0x1117c>
  413adc:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413ae0:	add	x0, x0, #0xe8
  413ae4:	bl	402290 <perror@plt>
  413ae8:	mov	w0, #0xffffffff            	// #-1
  413aec:	b	413a8c <ferror@plt+0x1117c>
  413af0:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413af4:	add	x0, x0, #0x108
  413af8:	bl	402290 <perror@plt>
  413afc:	mov	w0, #0xffffffff            	// #-1
  413b00:	b	413a8c <ferror@plt+0x1117c>
  413b04:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413b08:	add	x0, x0, #0x118
  413b0c:	bl	402290 <perror@plt>
  413b10:	mov	w0, #0xffffffff            	// #-1
  413b14:	b	413a8c <ferror@plt+0x1117c>
  413b18:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413b1c:	add	x0, x0, #0x128
  413b20:	bl	402290 <perror@plt>
  413b24:	mov	w0, #0xffffffff            	// #-1
  413b28:	b	413a8c <ferror@plt+0x1117c>
  413b2c:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413b30:	add	x0, x0, #0x148
  413b34:	bl	402290 <perror@plt>
  413b38:	mov	w0, #0xffffffff            	// #-1
  413b3c:	b	413a8c <ferror@plt+0x1117c>
  413b40:	mov	w2, #0x0                   	// #0
  413b44:	b	413978 <ferror@plt+0x11068>
  413b48:	stp	x29, x30, [sp, #-192]!
  413b4c:	mov	x29, sp
  413b50:	stp	x19, x20, [sp, #16]
  413b54:	mov	x19, x0
  413b58:	mov	x0, #0x18                  	// #24
  413b5c:	movk	x0, #0x6a, lsl #32
  413b60:	stp	xzr, xzr, [sp, #48]
  413b64:	movk	x0, #0x301, lsl #48
  413b68:	str	x0, [sp, #40]
  413b6c:	add	x20, sp, #0x28
  413b70:	ldr	w0, [x19, #28]
  413b74:	strb	w1, [sp, #56]
  413b78:	add	w0, w0, #0x1
  413b7c:	stp	w0, w0, [x19, #28]
  413b80:	str	w0, [sp, #48]
  413b84:	stp	xzr, xzr, [sp, #64]
  413b88:	stp	xzr, xzr, [sp, #80]
  413b8c:	stp	xzr, xzr, [sp, #96]
  413b90:	stp	xzr, xzr, [sp, #112]
  413b94:	stp	xzr, xzr, [sp, #128]
  413b98:	stp	xzr, xzr, [sp, #144]
  413b9c:	stp	xzr, xzr, [sp, #160]
  413ba0:	stp	xzr, xzr, [sp, #176]
  413ba4:	cbz	x2, 413bb8 <ferror@plt+0x112a8>
  413ba8:	mov	x0, x20
  413bac:	mov	w1, #0x98                  	// #152
  413bb0:	blr	x2
  413bb4:	cbnz	w0, 413bcc <ferror@plt+0x112bc>
  413bb8:	ldr	w0, [x19]
  413bbc:	mov	x1, x20
  413bc0:	mov	w3, #0x0                   	// #0
  413bc4:	mov	x2, #0x98                  	// #152
  413bc8:	bl	402690 <send@plt>
  413bcc:	ldp	x19, x20, [sp, #16]
  413bd0:	ldp	x29, x30, [sp], #192
  413bd4:	ret
  413bd8:	stp	x29, x30, [sp, #-192]!
  413bdc:	mov	x29, sp
  413be0:	stp	x19, x20, [sp, #16]
  413be4:	mov	x19, x0
  413be8:	mov	x0, #0x18                  	// #24
  413bec:	movk	x0, #0x16, lsl #32
  413bf0:	stp	xzr, xzr, [sp, #48]
  413bf4:	movk	x0, #0x301, lsl #48
  413bf8:	str	x0, [sp, #40]
  413bfc:	add	x20, sp, #0x28
  413c00:	ldr	w0, [x19, #28]
  413c04:	strb	w1, [sp, #56]
  413c08:	add	w0, w0, #0x1
  413c0c:	stp	w0, w0, [x19, #28]
  413c10:	str	w0, [sp, #48]
  413c14:	stp	xzr, xzr, [sp, #64]
  413c18:	stp	xzr, xzr, [sp, #80]
  413c1c:	stp	xzr, xzr, [sp, #96]
  413c20:	stp	xzr, xzr, [sp, #112]
  413c24:	stp	xzr, xzr, [sp, #128]
  413c28:	stp	xzr, xzr, [sp, #144]
  413c2c:	stp	xzr, xzr, [sp, #160]
  413c30:	stp	xzr, xzr, [sp, #176]
  413c34:	cbz	x2, 413c48 <ferror@plt+0x11338>
  413c38:	mov	x0, x20
  413c3c:	mov	w1, #0x98                  	// #152
  413c40:	blr	x2
  413c44:	cbnz	w0, 413c5c <ferror@plt+0x1134c>
  413c48:	ldr	w0, [x19]
  413c4c:	mov	x1, x20
  413c50:	mov	w3, #0x0                   	// #0
  413c54:	mov	x2, #0x98                  	// #152
  413c58:	bl	402690 <send@plt>
  413c5c:	ldp	x19, x20, [sp, #16]
  413c60:	ldp	x29, x30, [sp], #192
  413c64:	ret
  413c68:	mov	x4, x0
  413c6c:	stp	x29, x30, [sp, #-48]!
  413c70:	mov	x7, #0x1c                  	// #28
  413c74:	mov	x29, sp
  413c78:	ldr	w5, [x4, #28]
  413c7c:	mov	w6, w1
  413c80:	ldr	w0, [x0]
  413c84:	movk	x7, #0x4a, lsl #32
  413c88:	add	w5, w5, #0x1
  413c8c:	movk	x7, #0x301, lsl #48
  413c90:	stp	w5, w5, [x4, #28]
  413c94:	add	x1, sp, #0x10
  413c98:	stp	xzr, xzr, [sp, #24]
  413c9c:	mov	w3, #0x0                   	// #0
  413ca0:	mov	x2, #0x1c                  	// #28
  413ca4:	str	x7, [sp, #16]
  413ca8:	str	w5, [sp, #24]
  413cac:	strb	w6, [sp, #32]
  413cb0:	str	wzr, [sp, #40]
  413cb4:	bl	402690 <send@plt>
  413cb8:	ldp	x29, x30, [sp], #48
  413cbc:	ret
  413cc0:	stp	x29, x30, [sp, #-192]!
  413cc4:	mov	x29, sp
  413cc8:	stp	x19, x20, [sp, #16]
  413ccc:	mov	x19, x0
  413cd0:	mov	x0, #0x1c                  	// #28
  413cd4:	movk	x0, #0x1a, lsl #32
  413cd8:	stp	xzr, xzr, [sp, #40]
  413cdc:	movk	x0, #0x301, lsl #48
  413ce0:	str	x0, [sp, #32]
  413ce4:	add	x20, sp, #0x20
  413ce8:	ldr	w0, [x19, #28]
  413cec:	strb	w1, [sp, #48]
  413cf0:	add	w0, w0, #0x1
  413cf4:	stp	w0, w0, [x19, #28]
  413cf8:	str	w0, [sp, #40]
  413cfc:	stp	xzr, xzr, [sp, #56]
  413d00:	stp	xzr, xzr, [sp, #72]
  413d04:	stp	xzr, xzr, [sp, #88]
  413d08:	stp	xzr, xzr, [sp, #104]
  413d0c:	stp	xzr, xzr, [sp, #120]
  413d10:	stp	xzr, xzr, [sp, #136]
  413d14:	stp	xzr, xzr, [sp, #152]
  413d18:	stp	xzr, xzr, [sp, #168]
  413d1c:	str	wzr, [sp, #184]
  413d20:	cbz	x2, 413d34 <ferror@plt+0x11424>
  413d24:	mov	x0, x20
  413d28:	mov	w1, #0x9c                  	// #156
  413d2c:	blr	x2
  413d30:	cbnz	w0, 413d48 <ferror@plt+0x11438>
  413d34:	ldr	w0, [x19]
  413d38:	mov	x1, x20
  413d3c:	mov	w3, #0x0                   	// #0
  413d40:	mov	x2, #0x9c                  	// #156
  413d44:	bl	402690 <send@plt>
  413d48:	ldp	x19, x20, [sp, #16]
  413d4c:	ldp	x29, x30, [sp], #192
  413d50:	ret
  413d54:	nop
  413d58:	mov	x4, x0
  413d5c:	stp	x29, x30, [sp, #-48]!
  413d60:	mov	x7, #0x1c                  	// #28
  413d64:	mov	x29, sp
  413d68:	ldr	w5, [x4, #28]
  413d6c:	mov	w6, w1
  413d70:	ldr	w0, [x0]
  413d74:	movk	x7, #0x22, lsl #32
  413d78:	add	w5, w5, #0x1
  413d7c:	movk	x7, #0x301, lsl #48
  413d80:	stp	w5, w5, [x4, #28]
  413d84:	add	x1, sp, #0x10
  413d88:	stp	xzr, xzr, [sp, #24]
  413d8c:	mov	w3, #0x0                   	// #0
  413d90:	mov	x2, #0x1c                  	// #28
  413d94:	str	x7, [sp, #16]
  413d98:	str	w5, [sp, #24]
  413d9c:	strb	w6, [sp, #32]
  413da0:	str	wzr, [sp, #40]
  413da4:	bl	402690 <send@plt>
  413da8:	ldp	x29, x30, [sp], #48
  413dac:	ret
  413db0:	stp	x29, x30, [sp, #-336]!
  413db4:	mov	x29, sp
  413db8:	stp	x19, x20, [sp, #16]
  413dbc:	mov	x19, x0
  413dc0:	mov	x20, x2
  413dc4:	stp	x21, x22, [sp, #32]
  413dc8:	add	x22, sp, #0x30
  413dcc:	mov	w21, w1
  413dd0:	mov	x0, x22
  413dd4:	mov	w1, #0x0                   	// #0
  413dd8:	mov	x2, #0x11c                 	// #284
  413ddc:	bl	402490 <memset@plt>
  413de0:	ldr	w0, [x19, #28]
  413de4:	mov	x1, #0x1c                  	// #28
  413de8:	movk	x1, #0x1e, lsl #32
  413dec:	strb	w21, [sp, #64]
  413df0:	add	w0, w0, #0x1
  413df4:	movk	x1, #0x301, lsl #48
  413df8:	stp	w0, w0, [x19, #28]
  413dfc:	str	x1, [sp, #48]
  413e00:	str	w0, [sp, #56]
  413e04:	cbz	x20, 413e18 <ferror@plt+0x11508>
  413e08:	mov	x0, x22
  413e0c:	mov	w1, #0x11c                 	// #284
  413e10:	blr	x20
  413e14:	cbnz	w0, 413e2c <ferror@plt+0x1151c>
  413e18:	ldr	w0, [x19]
  413e1c:	mov	x1, x22
  413e20:	mov	w3, #0x0                   	// #0
  413e24:	mov	x2, #0x11c                 	// #284
  413e28:	bl	402690 <send@plt>
  413e2c:	ldp	x19, x20, [sp, #16]
  413e30:	ldp	x21, x22, [sp, #32]
  413e34:	ldp	x29, x30, [sp], #336
  413e38:	ret
  413e3c:	nop
  413e40:	mov	x4, x0
  413e44:	stp	x29, x30, [sp, #-48]!
  413e48:	mov	x7, #0x14                  	// #20
  413e4c:	mov	x29, sp
  413e50:	ldr	w5, [x4, #28]
  413e54:	mov	w6, w1
  413e58:	ldr	w0, [x0]
  413e5c:	movk	x7, #0x42, lsl #32
  413e60:	add	w5, w5, #0x1
  413e64:	movk	x7, #0x301, lsl #48
  413e68:	stp	w5, w5, [x4, #28]
  413e6c:	add	x1, sp, #0x18
  413e70:	stur	xzr, [sp, #36]
  413e74:	mov	w3, #0x0                   	// #0
  413e78:	mov	x2, #0x14                  	// #20
  413e7c:	str	x7, [sp, #24]
  413e80:	str	w5, [sp, #32]
  413e84:	strb	w6, [sp, #40]
  413e88:	bl	402690 <send@plt>
  413e8c:	ldp	x29, x30, [sp], #48
  413e90:	ret
  413e94:	nop
  413e98:	mov	x4, x0
  413e9c:	stp	x29, x30, [sp, #-48]!
  413ea0:	mov	x7, #0x18                  	// #24
  413ea4:	mov	x29, sp
  413ea8:	ldr	w5, [x4, #28]
  413eac:	mov	w6, w1
  413eb0:	ldr	w0, [x0]
  413eb4:	movk	x7, #0x56, lsl #32
  413eb8:	add	w5, w5, #0x1
  413ebc:	movk	x7, #0x301, lsl #48
  413ec0:	stp	w5, w5, [x4, #28]
  413ec4:	mov	x2, #0x18                  	// #24
  413ec8:	stp	xzr, xzr, [sp, #32]
  413ecc:	add	x1, sp, x2
  413ed0:	mov	w3, #0x0                   	// #0
  413ed4:	str	x7, [sp, #24]
  413ed8:	str	w5, [sp, #32]
  413edc:	strb	w6, [sp, #40]
  413ee0:	bl	402690 <send@plt>
  413ee4:	ldp	x29, x30, [sp], #48
  413ee8:	ret
  413eec:	nop
  413ef0:	mov	x4, x0
  413ef4:	stp	x29, x30, [sp, #-48]!
  413ef8:	mov	x7, #0x14                  	// #20
  413efc:	mov	x29, sp
  413f00:	ldr	w5, [x4, #28]
  413f04:	mov	w6, w1
  413f08:	ldr	w0, [x0]
  413f0c:	movk	x7, #0x52, lsl #32
  413f10:	add	w5, w5, #0x1
  413f14:	movk	x7, #0x301, lsl #48
  413f18:	stp	w5, w5, [x4, #28]
  413f1c:	add	x1, sp, #0x18
  413f20:	stur	xzr, [sp, #36]
  413f24:	mov	w3, #0x0                   	// #0
  413f28:	mov	x2, #0x14                  	// #20
  413f2c:	str	x7, [sp, #24]
  413f30:	str	w5, [sp, #32]
  413f34:	strb	w6, [sp, #40]
  413f38:	bl	402690 <send@plt>
  413f3c:	ldp	x29, x30, [sp], #48
  413f40:	ret
  413f44:	nop
  413f48:	sub	sp, sp, #0x450
  413f4c:	stp	x29, x30, [sp]
  413f50:	mov	x29, sp
  413f54:	stp	x19, x20, [sp, #16]
  413f58:	mov	x19, x0
  413f5c:	mov	x20, x2
  413f60:	stp	x21, x22, [sp, #32]
  413f64:	add	x22, sp, #0x38
  413f68:	mov	w21, w1
  413f6c:	mov	x0, x22
  413f70:	mov	w1, #0x0                   	// #0
  413f74:	mov	x2, #0x414                 	// #1044
  413f78:	bl	402490 <memset@plt>
  413f7c:	ldr	w0, [x19, #28]
  413f80:	mov	x1, #0x14                  	// #20
  413f84:	movk	x1, #0x5a, lsl #32
  413f88:	strb	w21, [sp, #72]
  413f8c:	add	w0, w0, #0x1
  413f90:	movk	x1, #0x301, lsl #48
  413f94:	stp	w0, w0, [x19, #28]
  413f98:	str	x1, [sp, #56]
  413f9c:	str	w0, [sp, #64]
  413fa0:	cbz	x20, 413fdc <ferror@plt+0x116cc>
  413fa4:	mov	x0, x22
  413fa8:	mov	w1, #0x414                 	// #1044
  413fac:	blr	x20
  413fb0:	cbnz	w0, 413fc8 <ferror@plt+0x116b8>
  413fb4:	ldr	w0, [x19]
  413fb8:	mov	x1, x22
  413fbc:	ldr	w2, [sp, #56]
  413fc0:	mov	w3, #0x0                   	// #0
  413fc4:	bl	402690 <send@plt>
  413fc8:	ldp	x29, x30, [sp]
  413fcc:	ldp	x19, x20, [sp, #16]
  413fd0:	ldp	x21, x22, [sp, #32]
  413fd4:	add	sp, sp, #0x450
  413fd8:	ret
  413fdc:	mov	w0, #0xffffffea            	// #-22
  413fe0:	b	413fc8 <ferror@plt+0x116b8>
  413fe4:	nop
  413fe8:	stp	x29, x30, [sp, #-64]!
  413fec:	cmp	w1, #0x0
  413ff0:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  413ff4:	mov	x29, sp
  413ff8:	b.eq	414008 <ferror@plt+0x116f8>  // b.none
  413ffc:	bl	413258 <ferror@plt+0x10948>
  414000:	ldp	x29, x30, [sp], #64
  414004:	ret
  414008:	mov	x5, x0
  41400c:	mov	x9, #0x28                  	// #40
  414010:	ldr	w0, [x0]
  414014:	mov	w4, w1
  414018:	mov	w6, w2
  41401c:	movk	x9, #0x12, lsl #32
  414020:	ldr	w7, [x5, #28]
  414024:	mov	w8, #0x8                   	// #8
  414028:	movk	x9, #0x301, lsl #48
  41402c:	movk	w8, #0x1d, lsl #16
  414030:	add	w7, w7, #0x1
  414034:	stp	w7, w7, [x5, #28]
  414038:	stp	xzr, xzr, [sp, #32]
  41403c:	add	x1, sp, #0x18
  414040:	mov	w3, #0x0                   	// #0
  414044:	mov	x2, #0x28                  	// #40
  414048:	str	x9, [sp, #24]
  41404c:	str	w7, [sp, #32]
  414050:	strb	w4, [sp, #40]
  414054:	str	xzr, [sp, #48]
  414058:	stp	w8, w6, [sp, #56]
  41405c:	bl	402690 <send@plt>
  414060:	ldp	x29, x30, [sp], #64
  414064:	ret
  414068:	cbz	w1, 414070 <ferror@plt+0x11760>
  41406c:	b	413258 <ferror@plt+0x10948>
  414070:	mov	w2, #0x1                   	// #1
  414074:	b	413fe8 <ferror@plt+0x116d8>
  414078:	sub	sp, sp, #0x450
  41407c:	cmp	w1, #0x0
  414080:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  414084:	stp	x29, x30, [sp]
  414088:	mov	x29, sp
  41408c:	b.ne	414104 <ferror@plt+0x117f4>  // b.any
  414090:	stp	x19, x20, [sp, #16]
  414094:	mov	x20, x0
  414098:	mov	w19, w1
  41409c:	stp	x21, x22, [sp, #32]
  4140a0:	add	x22, sp, #0x30
  4140a4:	mov	w1, #0x0                   	// #0
  4140a8:	mov	x21, x2
  4140ac:	mov	x0, x22
  4140b0:	mov	x2, #0x420                 	// #1056
  4140b4:	bl	402490 <memset@plt>
  4140b8:	ldr	w0, [x20, #28]
  4140bc:	mov	x1, #0x20                  	// #32
  4140c0:	movk	x1, #0x12, lsl #32
  4140c4:	strb	w19, [sp, #64]
  4140c8:	add	w0, w0, #0x1
  4140cc:	movk	x1, #0x301, lsl #48
  4140d0:	stp	w0, w0, [x20, #28]
  4140d4:	str	x1, [sp, #48]
  4140d8:	str	w0, [sp, #56]
  4140dc:	cbz	x21, 41413c <ferror@plt+0x1182c>
  4140e0:	mov	x0, x22
  4140e4:	mov	w1, #0x420                 	// #1056
  4140e8:	blr	x21
  4140ec:	cbz	w0, 414114 <ferror@plt+0x11804>
  4140f0:	ldp	x29, x30, [sp]
  4140f4:	ldp	x19, x20, [sp, #16]
  4140f8:	ldp	x21, x22, [sp, #32]
  4140fc:	add	sp, sp, #0x450
  414100:	ret
  414104:	bl	413258 <ferror@plt+0x10948>
  414108:	ldp	x29, x30, [sp]
  41410c:	add	sp, sp, #0x450
  414110:	ret
  414114:	ldr	w2, [sp, #48]
  414118:	mov	x1, x22
  41411c:	ldr	w0, [x20]
  414120:	mov	w3, #0x0                   	// #0
  414124:	bl	402690 <send@plt>
  414128:	ldp	x29, x30, [sp]
  41412c:	ldp	x19, x20, [sp, #16]
  414130:	ldp	x21, x22, [sp, #32]
  414134:	add	sp, sp, #0x450
  414138:	ret
  41413c:	mov	w0, #0xffffffea            	// #-22
  414140:	ldp	x29, x30, [sp]
  414144:	ldp	x19, x20, [sp, #16]
  414148:	ldp	x21, x22, [sp, #32]
  41414c:	add	sp, sp, #0x450
  414150:	ret
  414154:	nop
  414158:	stp	x29, x30, [sp, #-192]!
  41415c:	mov	x5, #0x20                  	// #32
  414160:	movk	x5, #0x1e, lsl #32
  414164:	mov	x29, sp
  414168:	stp	x19, x20, [sp, #16]
  41416c:	mov	x19, x0
  414170:	movk	x5, #0x301, lsl #48
  414174:	stp	xzr, xzr, [sp, #40]
  414178:	mov	w4, #0x7                   	// #7
  41417c:	ldr	w2, [x19, #28]
  414180:	str	x5, [sp, #32]
  414184:	add	x20, sp, #0x20
  414188:	add	w2, w2, #0x1
  41418c:	stp	w2, w2, [x19, #28]
  414190:	str	w2, [sp, #40]
  414194:	mov	x3, x1
  414198:	strb	w4, [sp, #48]
  41419c:	mov	x0, x20
  4141a0:	stp	xzr, xzr, [sp, #56]
  4141a4:	mov	w1, #0xa0                  	// #160
  4141a8:	stp	xzr, xzr, [sp, #72]
  4141ac:	stp	xzr, xzr, [sp, #88]
  4141b0:	stp	xzr, xzr, [sp, #104]
  4141b4:	stp	xzr, xzr, [sp, #120]
  4141b8:	stp	xzr, xzr, [sp, #136]
  4141bc:	stp	xzr, xzr, [sp, #152]
  4141c0:	stp	xzr, xzr, [sp, #168]
  4141c4:	str	xzr, [sp, #184]
  4141c8:	blr	x3
  4141cc:	cbnz	w0, 4141e4 <ferror@plt+0x118d4>
  4141d0:	ldr	w0, [x19]
  4141d4:	mov	x1, x20
  4141d8:	mov	w3, #0x0                   	// #0
  4141dc:	mov	x2, #0xa0                  	// #160
  4141e0:	bl	402690 <send@plt>
  4141e4:	ldp	x19, x20, [sp, #16]
  4141e8:	ldp	x29, x30, [sp], #192
  4141ec:	ret
  4141f0:	mov	x4, x0
  4141f4:	stp	x29, x30, [sp, #-48]!
  4141f8:	mov	x8, #0x1c                  	// #28
  4141fc:	mov	x29, sp
  414200:	ldr	w5, [x4, #28]
  414204:	mov	w7, w1
  414208:	ldr	w0, [x0]
  41420c:	mov	w6, w2
  414210:	add	w5, w5, #0x1
  414214:	movk	x8, #0x5e, lsl #32
  414218:	movk	x8, #0x301, lsl #48
  41421c:	stp	w5, w5, [x4, #28]
  414220:	stp	xzr, xzr, [sp, #24]
  414224:	add	x1, sp, #0x10
  414228:	mov	w3, #0x0                   	// #0
  41422c:	mov	x2, #0x1c                  	// #28
  414230:	str	x8, [sp, #16]
  414234:	str	w5, [sp, #24]
  414238:	strb	w7, [sp, #32]
  41423c:	str	w6, [sp, #40]
  414240:	bl	402690 <send@plt>
  414244:	ldp	x29, x30, [sp], #48
  414248:	ret
  41424c:	nop
  414250:	stp	x29, x30, [sp, #-16]!
  414254:	sxtw	x2, w2
  414258:	mov	w3, #0x0                   	// #0
  41425c:	mov	x29, sp
  414260:	ldr	w0, [x0]
  414264:	bl	402690 <send@plt>
  414268:	ldp	x29, x30, [sp], #16
  41426c:	ret
  414270:	sub	sp, sp, #0x420
  414274:	sxtw	x2, w2
  414278:	mov	w3, #0x0                   	// #0
  41427c:	stp	x29, x30, [sp]
  414280:	mov	x29, sp
  414284:	str	x19, [sp, #16]
  414288:	mov	x19, x0
  41428c:	ldr	w0, [x0]
  414290:	bl	402690 <send@plt>
  414294:	tbnz	w0, #31, 414300 <ferror@plt+0x119f0>
  414298:	ldr	w0, [x19]
  41429c:	add	x19, sp, #0x20
  4142a0:	mov	x1, x19
  4142a4:	mov	w3, #0x42                  	// #66
  4142a8:	mov	x2, #0x400                 	// #1024
  4142ac:	bl	402560 <recv@plt>
  4142b0:	mov	w1, w0
  4142b4:	tbnz	w0, #31, 414310 <ferror@plt+0x11a00>
  4142b8:	cmp	w0, #0xf
  4142bc:	b.gt	4142e8 <ferror@plt+0x119d8>
  4142c0:	b	4142fc <ferror@plt+0x119ec>
  4142c4:	cmp	w2, w1
  4142c8:	sub	w1, w1, w0
  4142cc:	b.hi	4142fc <ferror@plt+0x119ec>  // b.pmore
  4142d0:	ldrh	w3, [x19, #4]
  4142d4:	cmp	w3, #0x2
  4142d8:	b.eq	414330 <ferror@plt+0x11a20>  // b.none
  4142dc:	cmp	w1, #0xf
  4142e0:	add	x19, x19, w0, uxtw
  4142e4:	b.le	4142fc <ferror@plt+0x119ec>
  4142e8:	ldr	w2, [x19]
  4142ec:	add	w0, w2, #0x3
  4142f0:	cmp	w2, #0xf
  4142f4:	and	w0, w0, #0xfffffffc
  4142f8:	b.hi	4142c4 <ferror@plt+0x119b4>  // b.pmore
  4142fc:	mov	w0, #0x0                   	// #0
  414300:	ldp	x29, x30, [sp]
  414304:	ldr	x19, [sp, #16]
  414308:	add	sp, sp, #0x420
  41430c:	ret
  414310:	bl	402870 <__errno_location@plt>
  414314:	ldr	w0, [x0]
  414318:	ldp	x29, x30, [sp]
  41431c:	cmp	w0, #0xb
  414320:	csetm	w0, ne  // ne = any
  414324:	ldr	x19, [sp, #16]
  414328:	add	sp, sp, #0x420
  41432c:	ret
  414330:	cmp	w2, #0x23
  414334:	b.ls	414354 <ferror@plt+0x11a44>  // b.plast
  414338:	bl	402870 <__errno_location@plt>
  41433c:	mov	x2, x0
  414340:	ldr	w1, [x19, #16]
  414344:	mov	w0, #0xffffffff            	// #-1
  414348:	neg	w1, w1
  41434c:	str	w1, [x2]
  414350:	b	414300 <ferror@plt+0x119f0>
  414354:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414358:	adrp	x0, 417000 <ferror@plt+0x146f0>
  41435c:	mov	x2, #0x10                  	// #16
  414360:	add	x0, x0, #0x358
  414364:	ldr	x3, [x3, #3984]
  414368:	mov	x1, #0x1                   	// #1
  41436c:	ldr	x3, [x3]
  414370:	bl	4026d0 <fwrite@plt>
  414374:	mov	w0, #0xffffffff            	// #-1
  414378:	b	414300 <ferror@plt+0x119f0>
  41437c:	nop
  414380:	mov	x4, x0
  414384:	stp	x29, x30, [sp, #-144]!
  414388:	mov	w13, w1
  41438c:	mov	x29, sp
  414390:	ldr	w5, [x4, #28]
  414394:	mov	x10, x2
  414398:	ldr	w0, [x0]
  41439c:	add	w14, w3, #0x10
  4143a0:	add	x7, sp, #0x28
  4143a4:	add	x6, sp, #0x18
  4143a8:	add	w5, w5, #0x1
  4143ac:	sxtw	x3, w3
  4143b0:	stp	w5, w5, [x4, #28]
  4143b4:	add	x4, sp, #0x38
  4143b8:	mov	w12, #0x301                 	// #769
  4143bc:	mov	w15, #0x10                  	// #16
  4143c0:	mov	x11, #0x10                  	// #16
  4143c4:	mov	w9, #0xc                   	// #12
  4143c8:	mov	x8, #0x2                   	// #2
  4143cc:	str	xzr, [sp, #24]
  4143d0:	stp	xzr, xzr, [sp, #96]
  4143d4:	add	x1, sp, #0x58
  4143d8:	mov	w2, #0x0                   	// #0
  4143dc:	stp	xzr, xzr, [sp, #112]
  4143e0:	strh	w15, [sp, #24]
  4143e4:	str	wzr, [sp, #32]
  4143e8:	str	w14, [sp, #40]
  4143ec:	strh	w13, [sp, #44]
  4143f0:	strh	w12, [sp, #46]
  4143f4:	stp	w5, wzr, [sp, #48]
  4143f8:	str	x7, [sp, #56]
  4143fc:	stp	x11, x10, [sp, #64]
  414400:	str	x3, [sp, #80]
  414404:	str	x6, [sp, #88]
  414408:	str	w9, [sp, #96]
  41440c:	str	x4, [sp, #104]
  414410:	str	x8, [sp, #112]
  414414:	stp	xzr, xzr, [sp, #128]
  414418:	bl	4024b0 <sendmsg@plt>
  41441c:	ldp	x29, x30, [sp], #144
  414420:	ret
  414424:	nop
  414428:	mov	x2, x0
  41442c:	stp	x29, x30, [sp, #-112]!
  414430:	mov	x3, x1
  414434:	mov	x29, sp
  414438:	mov	w0, #0x301                 	// #769
  41443c:	ldr	w1, [x2, #28]
  414440:	ldr	w8, [x3]
  414444:	add	x5, sp, #0x18
  414448:	strh	w0, [x3, #6]
  41444c:	add	x4, sp, #0x28
  414450:	ldr	w0, [x2]
  414454:	add	w1, w1, #0x1
  414458:	str	wzr, [x3, #12]
  41445c:	mov	w9, #0x10                  	// #16
  414460:	stp	w1, w1, [x2, #28]
  414464:	mov	w7, #0xc                   	// #12
  414468:	mov	x6, #0x1                   	// #1
  41446c:	str	w1, [x3, #8]
  414470:	str	xzr, [sp, #24]
  414474:	add	x1, sp, #0x38
  414478:	stp	xzr, xzr, [sp, #64]
  41447c:	mov	w2, #0x0                   	// #0
  414480:	stp	xzr, xzr, [sp, #80]
  414484:	strh	w9, [sp, #24]
  414488:	str	wzr, [sp, #32]
  41448c:	stp	x3, x8, [sp, #40]
  414490:	str	x5, [sp, #56]
  414494:	str	w7, [sp, #64]
  414498:	str	x4, [sp, #72]
  41449c:	str	x6, [sp, #80]
  4144a0:	stp	xzr, xzr, [sp, #96]
  4144a4:	bl	4024b0 <sendmsg@plt>
  4144a8:	ldp	x29, x30, [sp], #112
  4144ac:	ret
  4144b0:	stp	x29, x30, [sp, #-272]!
  4144b4:	mov	x4, #0x1                   	// #1
  4144b8:	mov	w5, #0xc                   	// #12
  4144bc:	mov	x29, sp
  4144c0:	stp	x21, x22, [sp, #32]
  4144c4:	adrp	x21, 42f000 <ferror@plt+0x2c6f0>
  4144c8:	mov	w22, #0x0                   	// #0
  4144cc:	stp	x23, x24, [sp, #48]
  4144d0:	add	x23, sp, #0xd8
  4144d4:	stp	x25, x26, [sp, #64]
  4144d8:	add	x25, sp, #0x80
  4144dc:	stp	x27, x28, [sp, #80]
  4144e0:	mov	x27, x0
  4144e4:	ldr	x0, [x21, #3984]
  4144e8:	stp	xzr, xzr, [sp, #224]
  4144ec:	stp	xzr, xzr, [sp, #240]
  4144f0:	stp	x19, x20, [sp, #16]
  4144f4:	mov	x20, x1
  4144f8:	add	x1, sp, #0x88
  4144fc:	str	x0, [sp, #120]
  414500:	add	x0, sp, #0x98
  414504:	stp	x20, x2, [sp, #168]
  414508:	strh	w3, [sp, #184]
  41450c:	stp	xzr, xzr, [sp, #192]
  414510:	strh	wzr, [sp, #208]
  414514:	str	x1, [sp, #216]
  414518:	str	w5, [sp, #224]
  41451c:	str	x0, [sp, #232]
  414520:	str	x4, [sp, #240]
  414524:	stp	xzr, xzr, [sp, #256]
  414528:	ldr	w0, [x27]
  41452c:	mov	x2, x25
  414530:	mov	x1, x23
  414534:	bl	413388 <ferror@plt+0x10a78>
  414538:	mov	w28, w0
  41453c:	tbnz	w0, #31, 414824 <ferror@plt+0x11f14>
  414540:	ldr	x3, [x27, #40]
  414544:	ldr	x19, [sp, #128]
  414548:	cbz	x3, 414564 <ferror@plt+0x11c54>
  41454c:	add	w2, w0, #0x3
  414550:	mov	x1, #0x1                   	// #1
  414554:	mov	x0, x19
  414558:	and	x2, x2, #0xfffffffc
  41455c:	bl	4026d0 <fwrite@plt>
  414560:	ldr	x19, [sp, #128]
  414564:	cbz	x20, 4147d0 <ferror@plt+0x11ec0>
  414568:	add	x24, sp, #0xc0
  41456c:	mov	x6, x20
  414570:	str	wzr, [sp, #116]
  414574:	nop
  414578:	cmp	w28, #0xf
  41457c:	mov	w26, w28
  414580:	b.gt	4145a0 <ferror@plt+0x11c90>
  414584:	b	414654 <ferror@plt+0x11d44>
  414588:	add	w3, w3, #0x3
  41458c:	and	w3, w3, #0xfffffffc
  414590:	sub	w26, w26, w3
  414594:	cmp	w26, #0xf
  414598:	add	x19, x19, w3, uxtw
  41459c:	b.le	414650 <ferror@plt+0x11d40>
  4145a0:	ldr	w3, [x19]
  4145a4:	cmp	w3, #0xf
  4145a8:	b.ls	414650 <ferror@plt+0x11d40>  // b.plast
  4145ac:	cmp	w26, w3
  4145b0:	b.cc	414650 <ferror@plt+0x11d40>  // b.lo, b.ul, b.last
  4145b4:	ldrh	w5, [x19, #6]
  4145b8:	ldurh	w0, [x24, #-8]
  4145bc:	ldr	w1, [sp, #140]
  4145c0:	bic	w0, w5, w0
  4145c4:	and	w0, w0, #0xffff
  4145c8:	strh	w0, [x19, #6]
  4145cc:	cbnz	w1, 414588 <ferror@plt+0x11c78>
  4145d0:	ldr	w5, [x19, #12]
  4145d4:	ldr	w1, [x27, #8]
  4145d8:	cmp	w5, w1
  4145dc:	b.ne	414588 <ferror@plt+0x11c78>  // b.any
  4145e0:	ldr	w5, [x19, #8]
  4145e4:	ldr	w1, [x27, #32]
  4145e8:	cmp	w5, w1
  4145ec:	b.ne	414588 <ferror@plt+0x11c78>  // b.any
  4145f0:	ldrh	w1, [x19, #4]
  4145f4:	tst	x0, #0x10
  4145f8:	csinc	w22, w22, wzr, eq  // eq = none
  4145fc:	cmp	w1, #0x3
  414600:	b.eq	414664 <ferror@plt+0x11d54>  // b.none
  414604:	cmp	w1, #0x2
  414608:	b.eq	41469c <ferror@plt+0x11d8c>  // b.none
  41460c:	ldr	x0, [x27, #40]
  414610:	cbnz	x0, 414588 <ferror@plt+0x11c78>
  414614:	ldur	x1, [x24, #-16]
  414618:	mov	x0, x19
  41461c:	str	x6, [sp, #104]
  414620:	blr	x6
  414624:	mov	w21, w0
  414628:	tbnz	w0, #31, 414798 <ferror@plt+0x11e88>
  41462c:	ldr	w3, [x19]
  414630:	ldr	x6, [sp, #104]
  414634:	add	w3, w3, #0x3
  414638:	and	w3, w3, #0xfffffffc
  41463c:	sub	w26, w26, w3
  414640:	cmp	w26, #0xf
  414644:	add	x19, x19, w3, uxtw
  414648:	b.gt	4145a0 <ferror@plt+0x11c90>
  41464c:	nop
  414650:	ldr	x19, [sp, #128]
  414654:	ldr	x6, [x24]
  414658:	cbz	x6, 4146f4 <ferror@plt+0x11de4>
  41465c:	add	x24, x24, #0x18
  414660:	b	414578 <ferror@plt+0x11c68>
  414664:	ldr	w26, [x19, #16]
  414668:	cmp	w3, #0x13
  41466c:	b.ls	414864 <ferror@plt+0x11f54>  // b.plast
  414670:	mov	x0, x19
  414674:	tbnz	w26, #31, 414734 <ferror@plt+0x11e24>
  414678:	mov	x1, #0x0                   	// #0
  41467c:	bl	413448 <ferror@plt+0x10b38>
  414680:	ldr	x6, [x24]
  414684:	cbz	x6, 41482c <ferror@plt+0x11f1c>
  414688:	mov	w0, #0x1                   	// #1
  41468c:	add	x24, x24, #0x18
  414690:	str	w0, [sp, #116]
  414694:	ldr	x19, [sp, #128]
  414698:	b	414578 <ferror@plt+0x11c68>
  41469c:	cmp	w3, #0x23
  4146a0:	b.ls	414774 <ferror@plt+0x11e64>  // b.plast
  4146a4:	bl	402870 <__errno_location@plt>
  4146a8:	ldr	w1, [x19, #16]
  4146ac:	neg	w2, w1
  4146b0:	str	w2, [x0]
  4146b4:	ldr	w0, [x27, #36]
  4146b8:	cmp	w0, #0x4
  4146bc:	b.eq	4147c0 <ferror@plt+0x11eb0>  // b.none
  4146c0:	ldr	w0, [x27, #48]
  4146c4:	tbz	w0, #1, 414764 <ferror@plt+0x11e54>
  4146c8:	ldr	x0, [sp, #128]
  4146cc:	mov	w21, #0xffffffff            	// #-1
  4146d0:	bl	402660 <free@plt>
  4146d4:	mov	w0, w21
  4146d8:	ldp	x19, x20, [sp, #16]
  4146dc:	ldp	x21, x22, [sp, #32]
  4146e0:	ldp	x23, x24, [sp, #48]
  4146e4:	ldp	x25, x26, [sp, #64]
  4146e8:	ldp	x27, x28, [sp, #80]
  4146ec:	ldp	x29, x30, [sp], #272
  4146f0:	ret
  4146f4:	mov	x0, x19
  4146f8:	bl	402660 <free@plt>
  4146fc:	ldr	w0, [sp, #116]
  414700:	cbnz	w0, 414888 <ferror@plt+0x11f78>
  414704:	ldr	w0, [sp, #264]
  414708:	tbnz	w0, #5, 4147e0 <ferror@plt+0x11ed0>
  41470c:	cbz	w26, 414528 <ferror@plt+0x11c18>
  414710:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414714:	mov	w2, w26
  414718:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  41471c:	add	x1, x1, #0xd0
  414720:	ldr	x0, [x0, #3984]
  414724:	ldr	x0, [x0]
  414728:	bl	4028d0 <fprintf@plt>
  41472c:	mov	w0, #0x1                   	// #1
  414730:	bl	402270 <exit@plt>
  414734:	mov	w1, w26
  414738:	bl	4138c0 <ferror@plt+0x10fb0>
  41473c:	cbnz	w0, 4146c8 <ferror@plt+0x11db8>
  414740:	bl	402870 <__errno_location@plt>
  414744:	neg	w1, w26
  414748:	str	w1, [x0]
  41474c:	cmn	w26, #0x5a
  414750:	b.eq	414800 <ferror@plt+0x11ef0>  // b.none
  414754:	cmn	w26, #0x5f
  414758:	b.eq	4146c8 <ferror@plt+0x11db8>  // b.none
  41475c:	cmn	w26, #0x2
  414760:	b.eq	4146c8 <ferror@plt+0x11db8>  // b.none
  414764:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414768:	add	x0, x0, #0x1d8
  41476c:	bl	402290 <perror@plt>
  414770:	b	4146c8 <ferror@plt+0x11db8>
  414774:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414778:	adrp	x0, 417000 <ferror@plt+0x146f0>
  41477c:	mov	x2, #0x10                  	// #16
  414780:	mov	x1, #0x1                   	// #1
  414784:	ldr	x3, [x3, #3984]
  414788:	add	x0, x0, #0x358
  41478c:	ldr	x3, [x3]
  414790:	bl	4026d0 <fwrite@plt>
  414794:	b	4146c8 <ferror@plt+0x11db8>
  414798:	ldr	x0, [sp, #128]
  41479c:	bl	402660 <free@plt>
  4147a0:	mov	w0, w21
  4147a4:	ldp	x19, x20, [sp, #16]
  4147a8:	ldp	x21, x22, [sp, #32]
  4147ac:	ldp	x23, x24, [sp, #48]
  4147b0:	ldp	x25, x26, [sp, #64]
  4147b4:	ldp	x27, x28, [sp, #80]
  4147b8:	ldp	x29, x30, [sp], #272
  4147bc:	ret
  4147c0:	cmn	w1, #0x5f
  4147c4:	ccmn	w1, #0x2, #0x4, ne  // ne = any
  4147c8:	b.ne	4146c0 <ferror@plt+0x11db0>  // b.any
  4147cc:	b	4146c8 <ferror@plt+0x11db8>
  4147d0:	mov	x0, x19
  4147d4:	bl	402660 <free@plt>
  4147d8:	ldr	w0, [sp, #264]
  4147dc:	tbz	w0, #5, 414528 <ferror@plt+0x11c18>
  4147e0:	ldr	x0, [sp, #120]
  4147e4:	mov	x2, #0x12                  	// #18
  4147e8:	mov	x1, #0x1                   	// #1
  4147ec:	ldr	x3, [x0]
  4147f0:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  4147f4:	add	x0, x0, #0xb8
  4147f8:	bl	4026d0 <fwrite@plt>
  4147fc:	b	414528 <ferror@plt+0x11c18>
  414800:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414804:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414808:	mov	x2, #0x24                  	// #36
  41480c:	mov	x1, #0x1                   	// #1
  414810:	ldr	x3, [x3, #3984]
  414814:	add	x0, x0, #0x1b0
  414818:	ldr	x3, [x3]
  41481c:	bl	4026d0 <fwrite@plt>
  414820:	b	4146c8 <ferror@plt+0x11db8>
  414824:	mov	w21, w0
  414828:	b	4146d4 <ferror@plt+0x11dc4>
  41482c:	ldr	x0, [sp, #128]
  414830:	mov	w21, w22
  414834:	bl	402660 <free@plt>
  414838:	cbz	w22, 4146d4 <ferror@plt+0x11dc4>
  41483c:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414840:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414844:	mov	x2, #0x2e                  	// #46
  414848:	mov	x1, #0x1                   	// #1
  41484c:	ldr	x3, [x3, #3984]
  414850:	mov	w21, #0x0                   	// #0
  414854:	add	x0, x0, #0x1f0
  414858:	ldr	x3, [x3]
  41485c:	bl	4026d0 <fwrite@plt>
  414860:	b	4146d4 <ferror@plt+0x11dc4>
  414864:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414868:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  41486c:	mov	x2, #0xf                   	// #15
  414870:	mov	x1, #0x1                   	// #1
  414874:	ldr	x3, [x3, #3984]
  414878:	add	x0, x0, #0x1a0
  41487c:	ldr	x3, [x3]
  414880:	bl	4026d0 <fwrite@plt>
  414884:	b	4146c8 <ferror@plt+0x11db8>
  414888:	mov	w21, w22
  41488c:	b	414838 <ferror@plt+0x11f28>
  414890:	stp	x29, x30, [sp, #-32]!
  414894:	mov	x5, x1
  414898:	mov	x3, x2
  41489c:	mov	x29, sp
  4148a0:	str	x5, [sp, #16]
  4148a4:	add	x1, sp, #0x10
  4148a8:	ldr	w5, [x5]
  4148ac:	mov	w4, #0x1                   	// #1
  4148b0:	mov	x2, #0x1                   	// #1
  4148b4:	str	x5, [sp, #24]
  4148b8:	bl	413450 <ferror@plt+0x10b40>
  4148bc:	ldp	x29, x30, [sp], #32
  4148c0:	ret
  4148c4:	nop
  4148c8:	mov	w4, #0x1                   	// #1
  4148cc:	b	413450 <ferror@plt+0x10b40>
  4148d0:	stp	x29, x30, [sp, #-32]!
  4148d4:	mov	x5, x1
  4148d8:	mov	x3, x2
  4148dc:	mov	x29, sp
  4148e0:	str	x5, [sp, #16]
  4148e4:	add	x1, sp, #0x10
  4148e8:	ldr	w5, [x5]
  4148ec:	mov	w4, #0x0                   	// #0
  4148f0:	mov	x2, #0x1                   	// #1
  4148f4:	str	x5, [sp, #24]
  4148f8:	bl	413450 <ferror@plt+0x10b40>
  4148fc:	ldp	x29, x30, [sp], #32
  414900:	ret
  414904:	nop
  414908:	stp	x29, x30, [sp, #-48]!
  41490c:	mov	w5, #0x1                   	// #1
  414910:	mov	w4, #0x4                   	// #4
  414914:	mov	x29, sp
  414918:	str	x19, [sp, #16]
  41491c:	mov	x19, x0
  414920:	ldr	w0, [x0]
  414924:	add	x3, sp, #0x2c
  414928:	mov	w2, #0x8                   	// #8
  41492c:	mov	w1, #0x10e                 	// #270
  414930:	str	w5, [sp, #44]
  414934:	bl	402420 <setsockopt@plt>
  414938:	tbnz	w0, #31, 414958 <ferror@plt+0x12048>
  41493c:	ldr	w1, [x19, #48]
  414940:	mov	w0, #0x0                   	// #0
  414944:	orr	w1, w1, #0x1
  414948:	str	w1, [x19, #48]
  41494c:	ldr	x19, [sp, #16]
  414950:	ldp	x29, x30, [sp], #48
  414954:	ret
  414958:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  41495c:	add	x0, x0, #0x220
  414960:	bl	402290 <perror@plt>
  414964:	mov	w0, #0xffffffff            	// #-1
  414968:	b	41494c <ferror@plt+0x1203c>
  41496c:	nop
  414970:	mov	x12, #0x60c0                	// #24768
  414974:	sub	sp, sp, x12
  414978:	add	x3, sp, #0x68
  41497c:	mov	w7, #0x10                  	// #16
  414980:	mov	w6, #0xc                   	// #12
  414984:	mov	x5, #0x1                   	// #1
  414988:	stp	x29, x30, [sp]
  41498c:	mov	x29, sp
  414990:	ldr	w4, [x0, #48]
  414994:	str	xzr, [sp, #104]
  414998:	stp	xzr, xzr, [sp, #144]
  41499c:	stp	xzr, xzr, [sp, #160]
  4149a0:	stp	x19, x20, [sp, #16]
  4149a4:	mov	x20, x1
  4149a8:	stp	x21, x22, [sp, #32]
  4149ac:	mov	x21, x2
  4149b0:	stp	x23, x24, [sp, #48]
  4149b4:	mov	x23, x0
  4149b8:	add	x0, sp, #0x78
  4149bc:	stp	x25, x26, [sp, #64]
  4149c0:	stp	x27, x28, [sp, #80]
  4149c4:	strh	w7, [sp, #104]
  4149c8:	str	wzr, [sp, #112]
  4149cc:	str	x3, [sp, #136]
  4149d0:	str	w6, [sp, #144]
  4149d4:	stp	x0, x5, [sp, #152]
  4149d8:	stp	xzr, xzr, [sp, #176]
  4149dc:	tbz	w4, #0, 4149ec <ferror@plt+0x120dc>
  4149e0:	add	x0, sp, #0xc0
  4149e4:	mov	x1, #0x2000                	// #8192
  4149e8:	stp	x0, x1, [sp, #168]
  4149ec:	mov	x26, #0x10e                 	// #270
  4149f0:	add	x24, sp, #0x88
  4149f4:	add	x22, sp, #0x60
  4149f8:	mov	x0, #0x20c0                	// #8384
  4149fc:	movk	x26, #0x8, lsl #32
  414a00:	add	x25, sp, x0
  414a04:	str	x25, [sp, #120]
  414a08:	ldr	w0, [x23]
  414a0c:	mov	x3, #0x4000                	// #16384
  414a10:	mov	x1, x24
  414a14:	mov	w2, #0x0                   	// #0
  414a18:	str	x3, [sp, #128]
  414a1c:	bl	402240 <recvmsg@plt>
  414a20:	cmp	w0, #0x0
  414a24:	mov	w1, w0
  414a28:	b.ge	414aa0 <ferror@plt+0x12190>  // b.tcont
  414a2c:	bl	402870 <__errno_location@plt>
  414a30:	mov	x19, x0
  414a34:	ldr	w0, [x0]
  414a38:	cmp	w0, #0x4
  414a3c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  414a40:	b.eq	414a08 <ferror@plt+0x120f8>  // b.none
  414a44:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  414a48:	ldr	x1, [x1, #3984]
  414a4c:	ldr	x27, [x1]
  414a50:	bl	402530 <strerror@plt>
  414a54:	ldr	w3, [x19]
  414a58:	mov	x2, x0
  414a5c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  414a60:	mov	x0, x27
  414a64:	add	x1, x1, #0xfc8
  414a68:	bl	4028d0 <fprintf@plt>
  414a6c:	ldr	w0, [x19]
  414a70:	cmp	w0, #0x69
  414a74:	b.eq	414a08 <ferror@plt+0x120f8>  // b.none
  414a78:	mov	w0, #0xffffffff            	// #-1
  414a7c:	mov	x12, #0x60c0                	// #24768
  414a80:	ldp	x29, x30, [sp]
  414a84:	ldp	x19, x20, [sp, #16]
  414a88:	ldp	x21, x22, [sp, #32]
  414a8c:	ldp	x23, x24, [sp, #48]
  414a90:	ldp	x25, x26, [sp, #64]
  414a94:	ldp	x27, x28, [sp, #80]
  414a98:	add	sp, sp, x12
  414a9c:	ret
  414aa0:	b.eq	414c38 <ferror@plt+0x12328>  // b.none
  414aa4:	ldr	w2, [sp, #144]
  414aa8:	cmp	w2, #0xc
  414aac:	b.ne	414c60 <ferror@plt+0x12350>  // b.any
  414ab0:	ldr	w2, [x23, #48]
  414ab4:	tbnz	w2, #0, 414b80 <ferror@plt+0x12270>
  414ab8:	cmp	w0, #0xf
  414abc:	mov	w28, w0
  414ac0:	b.ls	414c0c <ferror@plt+0x122fc>  // b.plast
  414ac4:	ldr	w19, [sp, #8384]
  414ac8:	cmp	w19, #0x10
  414acc:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  414ad0:	b.lt	414b20 <ferror@plt+0x12210>  // b.tstop
  414ad4:	mov	x27, x25
  414ad8:	b	414b08 <ferror@plt+0x121f8>
  414adc:	add	w19, w19, #0x3
  414ae0:	and	w19, w19, #0xfffffffc
  414ae4:	sub	w1, w28, w19
  414ae8:	cmp	w1, #0xf
  414aec:	add	x27, x27, w19, uxtw
  414af0:	mov	w28, w1
  414af4:	b.ls	414b50 <ferror@plt+0x12240>  // b.plast
  414af8:	ldr	w19, [x27]
  414afc:	cmp	w19, #0x10
  414b00:	ccmp	w19, w28, #0x0, pl  // pl = nfrst
  414b04:	b.gt	414b20 <ferror@plt+0x12210>
  414b08:	mov	x2, x21
  414b0c:	mov	x1, x27
  414b10:	mov	x0, x22
  414b14:	blr	x20
  414b18:	tbz	w0, #31, 414adc <ferror@plt+0x121cc>
  414b1c:	b	414a7c <ferror@plt+0x1216c>
  414b20:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414b24:	ldr	w1, [sp, #184]
  414b28:	ldr	x0, [x0, #3984]
  414b2c:	ldr	x3, [x0]
  414b30:	tbz	w1, #5, 414c70 <ferror@plt+0x12360>
  414b34:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414b38:	mov	x2, #0x12                  	// #18
  414b3c:	add	x0, x0, #0x50
  414b40:	mov	x1, #0x1                   	// #1
  414b44:	bl	4026d0 <fwrite@plt>
  414b48:	mov	w0, #0xffffffff            	// #-1
  414b4c:	b	414a7c <ferror@plt+0x1216c>
  414b50:	ldr	w0, [sp, #184]
  414b54:	tbnz	w0, #5, 414c14 <ferror@plt+0x12304>
  414b58:	cbz	w1, 414a08 <ferror@plt+0x120f8>
  414b5c:	mov	w2, w1
  414b60:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414b64:	add	x1, x1, #0xd0
  414b68:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414b6c:	ldr	x0, [x0, #3984]
  414b70:	ldr	x0, [x0]
  414b74:	bl	4028d0 <fprintf@plt>
  414b78:	mov	w0, #0x1                   	// #1
  414b7c:	bl	402270 <exit@plt>
  414b80:	ldr	x4, [sp, #176]
  414b84:	mov	w3, #0xffffffff            	// #-1
  414b88:	str	w3, [sp, #96]
  414b8c:	cmp	x4, #0xf
  414b90:	b.ls	414ab8 <ferror@plt+0x121a8>  // b.plast
  414b94:	ldr	x2, [sp, #168]
  414b98:	mov	w6, w3
  414b9c:	mov	w7, #0x0                   	// #0
  414ba0:	add	x4, x2, x4
  414ba4:	cbz	x2, 414bec <ferror@plt+0x122dc>
  414ba8:	ldp	x3, x5, [x2]
  414bac:	cmp	x5, x26
  414bb0:	b.eq	414bf8 <ferror@plt+0x122e8>  // b.none
  414bb4:	cmp	x3, #0xf
  414bb8:	b.ls	414bec <ferror@plt+0x122dc>  // b.plast
  414bbc:	add	x3, x3, #0x7
  414bc0:	and	x3, x3, #0xfffffffffffffff8
  414bc4:	add	x2, x2, x3
  414bc8:	add	x3, x2, #0x10
  414bcc:	cmp	x4, x3
  414bd0:	b.cc	414bec <ferror@plt+0x122dc>  // b.lo, b.ul, b.last
  414bd4:	ldr	x3, [x2]
  414bd8:	add	x3, x3, #0x7
  414bdc:	and	x3, x3, #0xfffffffffffffff8
  414be0:	add	x3, x2, x3
  414be4:	cmp	x4, x3
  414be8:	b.cs	414ba4 <ferror@plt+0x12294>  // b.hs, b.nlast
  414bec:	cbz	w7, 414ab8 <ferror@plt+0x121a8>
  414bf0:	str	w6, [sp, #96]
  414bf4:	b	414ab8 <ferror@plt+0x121a8>
  414bf8:	cmp	x3, #0x14
  414bfc:	b.ne	414bb4 <ferror@plt+0x122a4>  // b.any
  414c00:	ldr	w6, [x2, #16]
  414c04:	mov	w7, #0x1                   	// #1
  414c08:	b	414bbc <ferror@plt+0x122ac>
  414c0c:	ldr	w0, [sp, #184]
  414c10:	tbz	w0, #5, 414b5c <ferror@plt+0x1224c>
  414c14:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414c18:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414c1c:	mov	x2, #0x12                  	// #18
  414c20:	mov	x1, #0x1                   	// #1
  414c24:	ldr	x3, [x3, #3984]
  414c28:	add	x0, x0, #0xb8
  414c2c:	ldr	x3, [x3]
  414c30:	bl	4026d0 <fwrite@plt>
  414c34:	b	414a08 <ferror@plt+0x120f8>
  414c38:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414c3c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  414c40:	mov	x2, #0xf                   	// #15
  414c44:	add	x0, x0, #0xfb8
  414c48:	ldr	x3, [x3, #3984]
  414c4c:	mov	x1, #0x1                   	// #1
  414c50:	ldr	x3, [x3]
  414c54:	bl	4026d0 <fwrite@plt>
  414c58:	mov	w0, #0xffffffff            	// #-1
  414c5c:	b	414a7c <ferror@plt+0x1216c>
  414c60:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414c64:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414c68:	add	x1, x1, #0x238
  414c6c:	b	414b6c <ferror@plt+0x1225c>
  414c70:	mov	w2, w19
  414c74:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414c78:	add	x1, x1, #0x68
  414c7c:	mov	x0, x3
  414c80:	bl	4028d0 <fprintf@plt>
  414c84:	mov	w0, #0x1                   	// #1
  414c88:	bl	402270 <exit@plt>
  414c8c:	nop
  414c90:	mov	x12, #0x4050                	// #16464
  414c94:	sub	sp, sp, x12
  414c98:	stp	x29, x30, [sp]
  414c9c:	mov	x29, sp
  414ca0:	stp	x21, x22, [sp, #32]
  414ca4:	add	x21, sp, #0x50
  414ca8:	mov	x22, x2
  414cac:	stp	x19, x20, [sp, #16]
  414cb0:	mov	x20, x0
  414cb4:	stp	x23, x24, [sp, #48]
  414cb8:	mov	x23, x1
  414cbc:	add	x24, x21, #0x10
  414cc0:	stp	x25, x26, [sp, #64]
  414cc4:	mov	w25, #0x3ff0                	// #16368
  414cc8:	b	414d14 <ferror@plt+0x12404>
  414ccc:	cmp	x4, #0x10
  414cd0:	b.ne	414d48 <ferror@plt+0x12438>  // b.any
  414cd4:	ldr	w26, [sp, #80]
  414cd8:	sub	w19, w26, #0xd
  414cdc:	sub	w2, w26, #0x10
  414ce0:	and	x19, x19, #0xfffffffc
  414ce4:	cmp	w2, w25
  414ce8:	mov	x2, x19
  414cec:	b.hi	414d84 <ferror@plt+0x12474>  // b.pmore
  414cf0:	bl	402630 <fread@plt>
  414cf4:	mov	x3, x0
  414cf8:	mov	x2, x22
  414cfc:	mov	x1, x21
  414d00:	cmp	x19, x3
  414d04:	mov	x0, #0x0                   	// #0
  414d08:	b.ne	414d48 <ferror@plt+0x12438>  // b.any
  414d0c:	blr	x23
  414d10:	tbnz	w0, #31, 414d64 <ferror@plt+0x12454>
  414d14:	mov	x3, x20
  414d18:	mov	x1, #0x1                   	// #1
  414d1c:	mov	x0, x21
  414d20:	mov	x2, #0x10                  	// #16
  414d24:	bl	402630 <fread@plt>
  414d28:	mov	x4, x0
  414d2c:	mov	x3, x20
  414d30:	mov	x0, x24
  414d34:	mov	x1, #0x1                   	// #1
  414d38:	cbnz	x4, 414ccc <ferror@plt+0x123bc>
  414d3c:	mov	x0, x20
  414d40:	bl	4025a0 <feof@plt>
  414d44:	cbnz	w0, 414e0c <ferror@plt+0x124fc>
  414d48:	mov	x0, x20
  414d4c:	bl	402910 <ferror@plt>
  414d50:	cbnz	w0, 414dfc <ferror@plt+0x124ec>
  414d54:	mov	x0, x20
  414d58:	bl	4025a0 <feof@plt>
  414d5c:	cbnz	w0, 414dd4 <ferror@plt+0x124c4>
  414d60:	mov	w0, #0xffffffff            	// #-1
  414d64:	mov	x12, #0x4050                	// #16464
  414d68:	ldp	x29, x30, [sp]
  414d6c:	ldp	x19, x20, [sp, #16]
  414d70:	ldp	x21, x22, [sp, #32]
  414d74:	ldp	x23, x24, [sp, #48]
  414d78:	ldp	x25, x26, [sp, #64]
  414d7c:	add	sp, sp, x12
  414d80:	ret
  414d84:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  414d88:	mov	x0, x20
  414d8c:	ldr	x1, [x1, #3984]
  414d90:	ldr	x19, [x1]
  414d94:	bl	402320 <ftell@plt>
  414d98:	mov	w2, w26
  414d9c:	mov	x3, x0
  414da0:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414da4:	mov	x0, x19
  414da8:	add	x1, x1, #0x298
  414dac:	bl	4028d0 <fprintf@plt>
  414db0:	mov	w0, #0xffffffff            	// #-1
  414db4:	mov	x12, #0x4050                	// #16464
  414db8:	ldp	x29, x30, [sp]
  414dbc:	ldp	x19, x20, [sp, #16]
  414dc0:	ldp	x21, x22, [sp, #32]
  414dc4:	ldp	x23, x24, [sp, #48]
  414dc8:	ldp	x25, x26, [sp, #64]
  414dcc:	add	sp, sp, x12
  414dd0:	ret
  414dd4:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414dd8:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414ddc:	mov	x2, #0x22                  	// #34
  414de0:	add	x0, x0, #0x270
  414de4:	ldr	x3, [x3, #3984]
  414de8:	mov	x1, #0x1                   	// #1
  414dec:	ldr	x3, [x3]
  414df0:	bl	4026d0 <fwrite@plt>
  414df4:	mov	w0, #0xffffffff            	// #-1
  414df8:	b	414d64 <ferror@plt+0x12454>
  414dfc:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414e00:	add	x0, x0, #0x258
  414e04:	bl	402290 <perror@plt>
  414e08:	b	414d54 <ferror@plt+0x12444>
  414e0c:	mov	w0, #0x0                   	// #0
  414e10:	b	414d64 <ferror@plt+0x12454>
  414e14:	nop
  414e18:	stp	x29, x30, [sp, #-32]!
  414e1c:	mov	x29, sp
  414e20:	ldr	w5, [x0]
  414e24:	stp	x19, x20, [sp, #16]
  414e28:	add	w20, w4, #0x7
  414e2c:	add	w5, w5, #0x3
  414e30:	and	w20, w20, #0xfffffffc
  414e34:	and	w5, w5, #0xfffffffc
  414e38:	add	w6, w5, w20
  414e3c:	mov	x19, x0
  414e40:	cmp	w6, w1
  414e44:	b.hi	414e94 <ferror@plt+0x12584>  // b.pmore
  414e48:	add	x0, x19, w5, uxtw
  414e4c:	add	w1, w4, #0x4
  414e50:	strh	w2, [x0, #2]
  414e54:	strh	w1, [x19, w5, uxtw]
  414e58:	cbnz	w4, 414e70 <ferror@plt+0x12560>
  414e5c:	mov	w0, #0x0                   	// #0
  414e60:	str	w6, [x19]
  414e64:	ldp	x19, x20, [sp, #16]
  414e68:	ldp	x29, x30, [sp], #32
  414e6c:	ret
  414e70:	sxtw	x2, w4
  414e74:	mov	x1, x3
  414e78:	add	x0, x0, #0x4
  414e7c:	bl	402230 <memcpy@plt>
  414e80:	ldr	w6, [x19]
  414e84:	add	w6, w6, #0x3
  414e88:	and	w6, w6, #0xfffffffc
  414e8c:	add	w6, w6, w20
  414e90:	b	414e5c <ferror@plt+0x1254c>
  414e94:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  414e98:	mov	w2, w1
  414e9c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414ea0:	add	x1, x1, #0x2c0
  414ea4:	ldr	x3, [x3, #3984]
  414ea8:	ldr	x0, [x3]
  414eac:	bl	4028d0 <fprintf@plt>
  414eb0:	mov	w0, #0xffffffff            	// #-1
  414eb4:	b	414e64 <ferror@plt+0x12554>
  414eb8:	mov	w4, #0x0                   	// #0
  414ebc:	mov	x3, #0x0                   	// #0
  414ec0:	b	414e18 <ferror@plt+0x12508>
  414ec4:	nop
  414ec8:	stp	x29, x30, [sp, #-32]!
  414ecc:	mov	w4, #0x1                   	// #1
  414ed0:	mov	x29, sp
  414ed4:	strb	w3, [sp, #31]
  414ed8:	add	x3, sp, #0x1f
  414edc:	bl	414e18 <ferror@plt+0x12508>
  414ee0:	ldp	x29, x30, [sp], #32
  414ee4:	ret
  414ee8:	stp	x29, x30, [sp, #-32]!
  414eec:	mov	w4, #0x2                   	// #2
  414ef0:	mov	x29, sp
  414ef4:	strh	w3, [sp, #30]
  414ef8:	add	x3, sp, #0x1e
  414efc:	bl	414e18 <ferror@plt+0x12508>
  414f00:	ldp	x29, x30, [sp], #32
  414f04:	ret
  414f08:	stp	x29, x30, [sp, #-32]!
  414f0c:	mov	w4, #0x4                   	// #4
  414f10:	mov	x29, sp
  414f14:	str	w3, [sp, #28]
  414f18:	add	x3, sp, #0x1c
  414f1c:	bl	414e18 <ferror@plt+0x12508>
  414f20:	ldp	x29, x30, [sp], #32
  414f24:	ret
  414f28:	stp	x29, x30, [sp, #-32]!
  414f2c:	mov	w4, #0x8                   	// #8
  414f30:	mov	x29, sp
  414f34:	str	x3, [sp, #24]
  414f38:	add	x3, sp, #0x18
  414f3c:	bl	414e18 <ferror@plt+0x12508>
  414f40:	ldp	x29, x30, [sp], #32
  414f44:	ret
  414f48:	stp	x29, x30, [sp, #-48]!
  414f4c:	mov	x29, sp
  414f50:	stp	x19, x20, [sp, #16]
  414f54:	mov	x19, x3
  414f58:	mov	x20, x0
  414f5c:	mov	x0, x3
  414f60:	stp	x21, x22, [sp, #32]
  414f64:	mov	w21, w1
  414f68:	mov	w22, w2
  414f6c:	bl	402260 <strlen@plt>
  414f70:	mov	x3, x19
  414f74:	mov	x4, x0
  414f78:	mov	w2, w22
  414f7c:	mov	w1, w21
  414f80:	mov	x0, x20
  414f84:	add	w4, w4, #0x1
  414f88:	ldp	x19, x20, [sp, #16]
  414f8c:	ldp	x21, x22, [sp, #32]
  414f90:	ldp	x29, x30, [sp], #48
  414f94:	b	414e18 <ferror@plt+0x12508>
  414f98:	stp	x29, x30, [sp, #-48]!
  414f9c:	mov	x29, sp
  414fa0:	stp	x19, x20, [sp, #16]
  414fa4:	mov	x19, x0
  414fa8:	ldr	w0, [x0]
  414fac:	add	w20, w3, #0x3
  414fb0:	stp	x21, x22, [sp, #32]
  414fb4:	add	w0, w0, #0x3
  414fb8:	and	w20, w20, #0xfffffffc
  414fbc:	and	w0, w0, #0xfffffffc
  414fc0:	mov	w21, w3
  414fc4:	mov	w3, w1
  414fc8:	mov	x1, x2
  414fcc:	add	w2, w0, w20
  414fd0:	cmp	w2, w3
  414fd4:	b.hi	415030 <ferror@plt+0x12720>  // b.pmore
  414fd8:	sxtw	x22, w21
  414fdc:	add	x0, x19, w0, uxtw
  414fe0:	mov	x2, x22
  414fe4:	bl	402230 <memcpy@plt>
  414fe8:	ldr	w0, [x19]
  414fec:	mov	w1, #0x0                   	// #0
  414ff0:	sub	w2, w20, w21
  414ff4:	add	w0, w0, #0x3
  414ff8:	and	x0, x0, #0xfffffffc
  414ffc:	add	x0, x0, x22
  415000:	add	x0, x19, x0
  415004:	bl	402490 <memset@plt>
  415008:	ldr	w1, [x19]
  41500c:	mov	w0, #0x0                   	// #0
  415010:	add	w1, w1, #0x3
  415014:	and	w1, w1, #0xfffffffc
  415018:	add	w1, w1, w20
  41501c:	str	w1, [x19]
  415020:	ldp	x19, x20, [sp, #16]
  415024:	ldp	x21, x22, [sp, #32]
  415028:	ldp	x29, x30, [sp], #48
  41502c:	ret
  415030:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  415034:	mov	w2, w3
  415038:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  41503c:	add	x1, x1, #0x2f0
  415040:	ldr	x0, [x0, #3984]
  415044:	ldr	x0, [x0]
  415048:	bl	4028d0 <fprintf@plt>
  41504c:	mov	w0, #0xffffffff            	// #-1
  415050:	b	415020 <ferror@plt+0x12710>
  415054:	nop
  415058:	stp	x29, x30, [sp, #-32]!
  41505c:	mov	w4, #0x0                   	// #0
  415060:	mov	x3, #0x0                   	// #0
  415064:	mov	x29, sp
  415068:	str	x19, [sp, #16]
  41506c:	ldr	w19, [x0]
  415070:	add	w19, w19, #0x3
  415074:	and	x19, x19, #0xfffffffc
  415078:	add	x19, x0, x19
  41507c:	bl	414e18 <ferror@plt+0x12508>
  415080:	mov	x0, x19
  415084:	ldr	x19, [sp, #16]
  415088:	ldp	x29, x30, [sp], #32
  41508c:	ret
  415090:	mov	x2, x0
  415094:	ldr	w0, [x0]
  415098:	add	w3, w0, #0x3
  41509c:	and	x3, x3, #0xfffffffc
  4150a0:	add	x2, x2, x3
  4150a4:	sub	x2, x2, x1
  4150a8:	strh	w2, [x1]
  4150ac:	ret
  4150b0:	stp	x29, x30, [sp, #-48]!
  4150b4:	mov	x29, sp
  4150b8:	stp	x19, x20, [sp, #16]
  4150bc:	mov	x20, x0
  4150c0:	ldr	w19, [x0]
  4150c4:	stp	x21, x22, [sp, #32]
  4150c8:	mov	w21, w1
  4150cc:	add	w19, w19, #0x3
  4150d0:	and	x19, x19, #0xfffffffc
  4150d4:	mov	w22, w2
  4150d8:	add	x19, x0, x19
  4150dc:	bl	414e18 <ferror@plt+0x12508>
  4150e0:	mov	w2, w22
  4150e4:	mov	w1, w21
  4150e8:	mov	x0, x20
  4150ec:	bl	415058 <ferror@plt+0x12748>
  4150f0:	mov	x0, x19
  4150f4:	ldp	x19, x20, [sp, #16]
  4150f8:	ldp	x21, x22, [sp, #32]
  4150fc:	ldp	x29, x30, [sp], #48
  415100:	ret
  415104:	nop
  415108:	stp	x29, x30, [sp, #-32]!
  41510c:	mov	x29, sp
  415110:	ldr	w2, [x0]
  415114:	ldrh	w3, [x1]
  415118:	add	w2, w2, #0x3
  41511c:	str	x19, [sp, #16]
  415120:	and	x2, x2, #0xfffffffc
  415124:	add	w3, w3, #0x3
  415128:	add	x2, x0, x2
  41512c:	and	x3, x3, #0x1fffc
  415130:	sub	x2, x2, x1
  415134:	mov	x19, x0
  415138:	strh	w2, [x1]
  41513c:	add	x1, x1, x3
  415140:	bl	415090 <ferror@plt+0x12780>
  415144:	ldr	w0, [x19]
  415148:	ldr	x19, [sp, #16]
  41514c:	ldp	x29, x30, [sp], #32
  415150:	ret
  415154:	nop
  415158:	ldrh	w4, [x0]
  41515c:	mov	x5, x0
  415160:	add	w4, w4, #0x3
  415164:	and	w4, w4, #0xfffffffc
  415168:	add	w0, w4, #0x8
  41516c:	cmp	w0, w1
  415170:	b.hi	4151a4 <ferror@plt+0x12894>  // b.pmore
  415174:	add	x1, x5, w4, uxtw
  415178:	mov	w6, #0x8                   	// #8
  41517c:	mov	w0, #0x0                   	// #0
  415180:	strh	w2, [x1, #2]
  415184:	strh	w6, [x5, w4, uxtw]
  415188:	str	w3, [x1, #4]
  41518c:	ldrh	w1, [x5]
  415190:	add	w1, w1, #0x3
  415194:	and	w1, w1, #0xfffffffc
  415198:	add	w1, w1, #0x8
  41519c:	strh	w1, [x5]
  4151a0:	ret
  4151a4:	stp	x29, x30, [sp, #-16]!
  4151a8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4151ac:	mov	w2, w1
  4151b0:	mov	x29, sp
  4151b4:	ldr	x0, [x0, #3984]
  4151b8:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4151bc:	add	x1, x1, #0x320
  4151c0:	ldr	x0, [x0]
  4151c4:	bl	4028d0 <fprintf@plt>
  4151c8:	mov	w0, #0xffffffff            	// #-1
  4151cc:	ldp	x29, x30, [sp], #16
  4151d0:	ret
  4151d4:	nop
  4151d8:	stp	x29, x30, [sp, #-32]!
  4151dc:	mov	x29, sp
  4151e0:	stp	x19, x20, [sp, #16]
  4151e4:	mov	x20, x0
  4151e8:	add	w0, w4, #0x7
  4151ec:	and	w0, w0, #0xfffffffc
  4151f0:	ldrh	w5, [x20]
  4151f4:	add	w5, w5, #0x3
  4151f8:	and	w5, w5, #0xfffffffc
  4151fc:	add	w0, w0, w5
  415200:	cmp	w0, w1
  415204:	b.hi	415260 <ferror@plt+0x12950>  // b.pmore
  415208:	add	x0, x20, w5, uxtw
  41520c:	add	w19, w4, #0x4
  415210:	and	w19, w19, #0xffff
  415214:	strh	w2, [x0, #2]
  415218:	strh	w19, [x20, w5, uxtw]
  41521c:	cbnz	w4, 41524c <ferror@plt+0x1293c>
  415220:	ldrh	w1, [x20]
  415224:	add	w19, w19, #0x3
  415228:	and	w19, w19, #0xfffffffc
  41522c:	mov	w0, #0x0                   	// #0
  415230:	add	w1, w1, #0x3
  415234:	and	w1, w1, #0xfffffffc
  415238:	add	w19, w1, w19
  41523c:	strh	w19, [x20]
  415240:	ldp	x19, x20, [sp, #16]
  415244:	ldp	x29, x30, [sp], #32
  415248:	ret
  41524c:	sxtw	x2, w4
  415250:	mov	x1, x3
  415254:	add	x0, x0, #0x4
  415258:	bl	402230 <memcpy@plt>
  41525c:	b	415220 <ferror@plt+0x12910>
  415260:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  415264:	mov	w2, w1
  415268:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  41526c:	add	x1, x1, #0x358
  415270:	ldr	x0, [x0, #3984]
  415274:	ldr	x0, [x0]
  415278:	bl	4028d0 <fprintf@plt>
  41527c:	mov	w0, #0xffffffff            	// #-1
  415280:	b	415240 <ferror@plt+0x12930>
  415284:	nop
  415288:	stp	x29, x30, [sp, #-32]!
  41528c:	mov	w4, #0x1                   	// #1
  415290:	mov	x29, sp
  415294:	strb	w3, [sp, #31]
  415298:	add	x3, sp, #0x1f
  41529c:	bl	4151d8 <ferror@plt+0x128c8>
  4152a0:	ldp	x29, x30, [sp], #32
  4152a4:	ret
  4152a8:	stp	x29, x30, [sp, #-32]!
  4152ac:	mov	w4, #0x2                   	// #2
  4152b0:	mov	x29, sp
  4152b4:	strh	w3, [sp, #30]
  4152b8:	add	x3, sp, #0x1e
  4152bc:	bl	4151d8 <ferror@plt+0x128c8>
  4152c0:	ldp	x29, x30, [sp], #32
  4152c4:	ret
  4152c8:	stp	x29, x30, [sp, #-32]!
  4152cc:	mov	w4, #0x8                   	// #8
  4152d0:	mov	x29, sp
  4152d4:	str	x3, [sp, #24]
  4152d8:	add	x3, sp, #0x18
  4152dc:	bl	4151d8 <ferror@plt+0x128c8>
  4152e0:	ldp	x29, x30, [sp], #32
  4152e4:	ret
  4152e8:	stp	x29, x30, [sp, #-32]!
  4152ec:	mov	w4, #0x0                   	// #0
  4152f0:	mov	x3, #0x0                   	// #0
  4152f4:	mov	x29, sp
  4152f8:	ldrh	w5, [x0]
  4152fc:	str	x19, [sp, #16]
  415300:	add	w5, w5, #0x3
  415304:	and	x5, x5, #0x1fffc
  415308:	add	x19, x0, x5
  41530c:	bl	4151d8 <ferror@plt+0x128c8>
  415310:	ldrh	w1, [x19, #2]
  415314:	mov	x0, x19
  415318:	orr	w1, w1, #0xffff8000
  41531c:	strh	w1, [x19, #2]
  415320:	ldr	x19, [sp, #16]
  415324:	ldp	x29, x30, [sp], #32
  415328:	ret
  41532c:	nop
  415330:	ldrh	w2, [x0]
  415334:	add	w2, w2, #0x3
  415338:	and	x2, x2, #0x1fffc
  41533c:	add	x2, x0, x2
  415340:	sub	x2, x2, x1
  415344:	strh	w2, [x1]
  415348:	ldrh	w0, [x0]
  41534c:	ret
  415350:	stp	x29, x30, [sp, #-64]!
  415354:	mov	x29, sp
  415358:	stp	x21, x22, [sp, #32]
  41535c:	mov	w21, w1
  415360:	add	w1, w1, #0x1
  415364:	and	w22, w4, #0xffff
  415368:	stp	x19, x20, [sp, #16]
  41536c:	mov	w19, w3
  415370:	mov	x20, x2
  415374:	sbfiz	x2, x1, #3, #32
  415378:	mov	w1, #0x0                   	// #0
  41537c:	str	x23, [sp, #48]
  415380:	mov	x23, x0
  415384:	bl	402490 <memset@plt>
  415388:	mvn	w1, w22
  41538c:	cmp	w19, #0x3
  415390:	b.gt	4153a4 <ferror@plt+0x12a94>
  415394:	b	4153f8 <ferror@plt+0x12ae8>
  415398:	add	x20, x20, w5, uxtw
  41539c:	cmp	w19, #0x3
  4153a0:	b.le	4153f8 <ferror@plt+0x12ae8>
  4153a4:	ldrh	w4, [x20]
  4153a8:	add	w5, w4, #0x3
  4153ac:	cmp	w4, #0x3
  4153b0:	and	w5, w5, #0xfffffffc
  4153b4:	mov	w3, w4
  4153b8:	b.ls	415418 <ferror@plt+0x12b08>  // b.plast
  4153bc:	cmp	w19, w4
  4153c0:	b.lt	415418 <ferror@plt+0x12b08>  // b.tstop
  4153c4:	ldrh	w4, [x20, #2]
  4153c8:	sub	w19, w19, w5
  4153cc:	and	w4, w1, w4
  4153d0:	and	x2, x4, #0xffff
  4153d4:	cmp	w21, w4, uxth
  4153d8:	b.lt	415398 <ferror@plt+0x12a88>  // b.tstop
  4153dc:	ldr	x0, [x23, x2, lsl #3]
  4153e0:	cbnz	x0, 415398 <ferror@plt+0x12a88>
  4153e4:	str	x20, [x23, x2, lsl #3]
  4153e8:	cmp	w19, #0x3
  4153ec:	add	x20, x20, w5, uxtw
  4153f0:	b.gt	4153a4 <ferror@plt+0x12a94>
  4153f4:	nop
  4153f8:	cbnz	w19, 415414 <ferror@plt+0x12b04>
  4153fc:	mov	w0, #0x0                   	// #0
  415400:	ldp	x19, x20, [sp, #16]
  415404:	ldp	x21, x22, [sp, #32]
  415408:	ldr	x23, [sp, #48]
  41540c:	ldp	x29, x30, [sp], #64
  415410:	ret
  415414:	ldrh	w3, [x20]
  415418:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41541c:	mov	w2, w19
  415420:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  415424:	add	x1, x1, #0x390
  415428:	ldr	x0, [x0, #3984]
  41542c:	ldr	x0, [x0]
  415430:	bl	4028d0 <fprintf@plt>
  415434:	mov	w0, #0x0                   	// #0
  415438:	ldp	x19, x20, [sp, #16]
  41543c:	ldp	x21, x22, [sp, #32]
  415440:	ldr	x23, [sp, #48]
  415444:	ldp	x29, x30, [sp], #64
  415448:	ret
  41544c:	nop
  415450:	mov	w4, #0x0                   	// #0
  415454:	b	415350 <ferror@plt+0x12a40>
  415458:	b	415490 <ferror@plt+0x12b80>
  41545c:	ldrh	w4, [x1]
  415460:	add	w5, w4, #0x3
  415464:	cmp	w4, #0x3
  415468:	and	w5, w5, #0xfffffffc
  41546c:	mov	w3, w4
  415470:	b.ls	4154a8 <ferror@plt+0x12b98>  // b.plast
  415474:	cmp	w4, w2
  415478:	b.gt	4154a8 <ferror@plt+0x12b98>
  41547c:	ldrh	w3, [x1, #2]
  415480:	sub	w2, w2, w5
  415484:	cmp	w3, w0
  415488:	b.eq	4154d4 <ferror@plt+0x12bc4>  // b.none
  41548c:	add	x1, x1, w5, uxtw
  415490:	cmp	w2, #0x3
  415494:	b.gt	41545c <ferror@plt+0x12b4c>
  415498:	mov	x0, #0x0                   	// #0
  41549c:	cbnz	w2, 4154a4 <ferror@plt+0x12b94>
  4154a0:	ret
  4154a4:	ldrh	w3, [x1]
  4154a8:	stp	x29, x30, [sp, #-16]!
  4154ac:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4154b0:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4154b4:	mov	x29, sp
  4154b8:	ldr	x0, [x0, #3984]
  4154bc:	add	x1, x1, #0x390
  4154c0:	ldr	x0, [x0]
  4154c4:	bl	4028d0 <fprintf@plt>
  4154c8:	mov	x0, #0x0                   	// #0
  4154cc:	ldp	x29, x30, [sp], #16
  4154d0:	ret
  4154d4:	mov	x0, x1
  4154d8:	ret
  4154dc:	nop
  4154e0:	ldrh	w5, [x2]
  4154e4:	sub	x5, x5, #0x4
  4154e8:	cmp	x5, w3, sxtw
  4154ec:	b.cc	41553c <ferror@plt+0x12c2c>  // b.lo, b.ul, b.last
  4154f0:	add	w4, w3, #0x3
  4154f4:	and	x4, x4, #0xfffffffc
  4154f8:	add	x4, x4, #0x4
  4154fc:	cmp	x5, x4
  415500:	b.cs	415528 <ferror@plt+0x12c18>  // b.hs, b.nlast
  415504:	stp	x29, x30, [sp, #-16]!
  415508:	add	w2, w1, #0x1
  41550c:	mov	w1, #0x0                   	// #0
  415510:	mov	x29, sp
  415514:	sbfiz	x2, x2, #3, #32
  415518:	bl	402490 <memset@plt>
  41551c:	mov	w0, #0x0                   	// #0
  415520:	ldp	x29, x30, [sp], #16
  415524:	ret
  415528:	ldrh	w3, [x2, x4]
  41552c:	add	x2, x2, x4
  415530:	add	x2, x2, #0x4
  415534:	sub	w3, w3, #0x4
  415538:	b	415450 <ferror@plt+0x12b40>
  41553c:	mov	w0, #0xffffffff            	// #-1
  415540:	ret
  415544:	nop
  415548:	stp	x29, x30, [sp, #-64]!
  41554c:	mov	x29, sp
  415550:	stp	x19, x20, [sp, #16]
  415554:	adrp	x20, 42f000 <ferror@plt+0x2c6f0>
  415558:	add	x20, x20, #0x9c0
  41555c:	stp	x21, x22, [sp, #32]
  415560:	adrp	x21, 42f000 <ferror@plt+0x2c6f0>
  415564:	add	x21, x21, #0x9b8
  415568:	sub	x20, x20, x21
  41556c:	mov	w22, w0
  415570:	stp	x23, x24, [sp, #48]
  415574:	mov	x23, x1
  415578:	mov	x24, x2
  41557c:	bl	4021f8 <memcpy@plt-0x38>
  415580:	cmp	xzr, x20, asr #3
  415584:	b.eq	4155b0 <ferror@plt+0x12ca0>  // b.none
  415588:	asr	x20, x20, #3
  41558c:	mov	x19, #0x0                   	// #0
  415590:	ldr	x3, [x21, x19, lsl #3]
  415594:	mov	x2, x24
  415598:	add	x19, x19, #0x1
  41559c:	mov	x1, x23
  4155a0:	mov	w0, w22
  4155a4:	blr	x3
  4155a8:	cmp	x20, x19
  4155ac:	b.ne	415590 <ferror@plt+0x12c80>  // b.any
  4155b0:	ldp	x19, x20, [sp, #16]
  4155b4:	ldp	x21, x22, [sp, #32]
  4155b8:	ldp	x23, x24, [sp, #48]
  4155bc:	ldp	x29, x30, [sp], #64
  4155c0:	ret
  4155c4:	nop
  4155c8:	ret

Disassembly of section .fini:

00000000004155cc <.fini>:
  4155cc:	stp	x29, x30, [sp, #-16]!
  4155d0:	mov	x29, sp
  4155d4:	ldp	x29, x30, [sp], #16
  4155d8:	ret
