Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Tue Jan 27 15:51:37 2026
| Host              : Avery running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file minlab0_wrapper_timing_summary_routed.rpt -pb minlab0_wrapper_timing_summary_routed.pb -rpx minlab0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : minlab0_wrapper
| Device            : xczu3eg-sfvc784
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: addr_oneshot_0[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: addr_oneshot_0[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: addr_oneshot_0[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: addr_oneshot_0[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: addr_oneshot_0[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: addr_oneshot_0[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: addr_oneshot_0[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: addr_oneshot_0[7] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19        4.881        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                        4.881        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y42  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_oneshot_0[5]
                            (input port)
  Destination:            minlab0_i/rom_ctrl_0/inst/addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.858ns  (logic 0.741ns (39.900%)  route 1.117ns (60.100%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD6                                               0.000     0.000 r  addr_oneshot_0[5] (IN)
                         net (fo=0)                   0.000     0.000    addr_oneshot_0_IBUF[5]_inst/I
    AD6                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.580     0.580 r  addr_oneshot_0_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    addr_oneshot_0_IBUF[5]_inst/OUT
    AD6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.580 r  addr_oneshot_0_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.099     1.679    minlab0_i/rom_ctrl_0/inst/addr_oneshot[5]
    SLICE_X48Y42         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     1.840 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.018     1.858    minlab0_i/rom_ctrl_0/inst/addr__0[0]
    SLICE_X48Y42         LDCE                                         r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_oneshot_0[5]
                            (input port)
  Destination:            minlab0_i/rom_ctrl_0/inst/addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.786ns  (logic 0.654ns (36.635%)  route 1.132ns (63.365%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD6                                               0.000     0.000 r  addr_oneshot_0[5] (IN)
                         net (fo=0)                   0.000     0.000    addr_oneshot_0_IBUF[5]_inst/I
    AD6                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.580     0.580 r  addr_oneshot_0_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    addr_oneshot_0_IBUF[5]_inst/OUT
    AD6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.580 r  addr_oneshot_0_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.098     1.678    minlab0_i/rom_ctrl_0/inst/addr_oneshot[5]
    SLICE_X48Y42         LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.074     1.752 r  minlab0_i/rom_ctrl_0/inst/addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.034     1.786    minlab0_i/rom_ctrl_0/inst/addr__0[2]
    SLICE_X48Y42         LDCE                                         r  minlab0_i/rom_ctrl_0/inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_oneshot_0[6]
                            (input port)
  Destination:            minlab0_i/rom_ctrl_0/inst/addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.669ns  (logic 0.736ns (44.130%)  route 0.932ns (55.870%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  addr_oneshot_0[6] (IN)
                         net (fo=0)                   0.000     0.000    addr_oneshot_0_IBUF[6]_inst/I
    AD1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.599     0.599 r  addr_oneshot_0_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    addr_oneshot_0_IBUF[6]_inst/OUT
    AD1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.599 r  addr_oneshot_0_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.909     1.509    minlab0_i/rom_ctrl_0/inst/addr_oneshot[6]
    SLICE_X48Y42         LUT4 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     1.646 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.023     1.669    minlab0_i/rom_ctrl_0/inst/addr__0[1]
    SLICE_X48Y42         LDCE                                         r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_oneshot_0[3]
                            (input port)
  Destination:            minlab0_i/rom_ctrl_0/inst/addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.180ns (35.774%)  route 0.324ns (64.226%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC2                                               0.000     0.000 r  addr_oneshot_0[3] (IN)
                         net (fo=0)                   0.000     0.000    addr_oneshot_0_IBUF[3]_inst/I
    AC2                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  addr_oneshot_0_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    addr_oneshot_0_IBUF[3]_inst/OUT
    AC2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  addr_oneshot_0_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.318     0.466    minlab0_i/rom_ctrl_0/inst/addr_oneshot[3]
    SLICE_X48Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.033     0.499 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.006     0.505    minlab0_i/rom_ctrl_0/inst/addr__0[0]
    SLICE_X48Y42         LDCE                                         r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_oneshot_0[3]
                            (input port)
  Destination:            minlab0_i/rom_ctrl_0/inst/addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.182ns (35.886%)  route 0.326ns (64.114%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC2                                               0.000     0.000 r  addr_oneshot_0[3] (IN)
                         net (fo=0)                   0.000     0.000    addr_oneshot_0_IBUF[3]_inst/I
    AC2                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  addr_oneshot_0_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    addr_oneshot_0_IBUF[3]_inst/OUT
    AC2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  addr_oneshot_0_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.318     0.466    minlab0_i/rom_ctrl_0/inst/addr_oneshot[3]
    SLICE_X48Y42         LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.035     0.501 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.008     0.509    minlab0_i/rom_ctrl_0/inst/addr__0[1]
    SLICE_X48Y42         LDCE                                         r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_oneshot_0[7]
                            (input port)
  Destination:            minlab0_i/rom_ctrl_0/inst/addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.193ns (34.967%)  route 0.359ns (65.033%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD2                                               0.000     0.000 r  addr_oneshot_0[7] (IN)
                         net (fo=0)                   0.000     0.000    addr_oneshot_0_IBUF[7]_inst/I
    AD2                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.151     0.151 r  addr_oneshot_0_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.151    addr_oneshot_0_IBUF[7]_inst/OUT
    AD2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.151 r  addr_oneshot_0_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.350     0.500    minlab0_i/rom_ctrl_0/inst/addr_oneshot[7]
    SLICE_X48Y42         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.042     0.542 r  minlab0_i/rom_ctrl_0/inst/addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.009     0.551    minlab0_i/rom_ctrl_0/inst/addr__0[2]
    SLICE_X48Y42         LDCE                                         r  minlab0_i/rom_ctrl_0/inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.170ns  (logic 0.904ns (41.668%)  route 1.266ns (58.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.052ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.918     2.117    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.194 r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.266     3.460    lopt_4
    AH2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.827     4.287 r  dout_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.287    dout_0[2]
    AH2                                                               r  dout_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.152ns  (logic 0.861ns (39.998%)  route 1.291ns (60.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.052ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.918     2.117    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.197 r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.291     3.488    lopt_2
    AE7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.781     4.269 r  dout_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.269    dout_0[1]
    AE7                                                               r  dout_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.106ns  (logic 0.902ns (42.820%)  route 1.204ns (57.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.052ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.918     2.117    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.195 r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/Q
                         net (fo=1, routed)           1.204     3.399    dout_0_OBUF[5]
    AE4                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.824     4.223 r  dout_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.223    dout_0[5]
    AE4                                                               r  dout_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.023ns  (logic 0.870ns (42.993%)  route 1.153ns (57.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.052ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.918     2.117    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.197 r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.153     3.350    lopt_6
    AE5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.790     4.140 r  dout_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.140    dout_0[3]
    AE5                                                               r  dout_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.020ns  (logic 0.870ns (43.080%)  route 1.150ns (56.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.052ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.918     2.117    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.197 r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.150     3.347    lopt
    AF5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.790     4.137 r  dout_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.137    dout_0[0]
    AF5                                                               r  dout_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.999ns  (logic 0.888ns (44.432%)  route 1.111ns (55.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.052ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.918     2.117    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.195 r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/Q
                         net (fo=1, routed)           1.111     3.306    dout_0_OBUF[7]
    AF2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.810     4.116 r  dout_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.116    dout_0[7]
    AF2                                                               r  dout_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.990ns  (logic 0.904ns (45.435%)  route 1.086ns (54.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.052ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.918     2.117    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.194 r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/Q
                         net (fo=1, routed)           1.086     3.280    dout_0_OBUF[4]
    AH1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.827     4.107 r  dout_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.107    dout_0[4]
    AH1                                                               r  dout_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.989ns  (logic 0.897ns (45.101%)  route 1.092ns (54.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.052ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.918     2.117    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.195 r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/Q
                         net (fo=1, routed)           1.092     3.287    dout_0_OBUF[6]
    AG1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.819     4.106 r  dout_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.106    dout_0[6]
    AG1                                                               r  dout_0[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.904ns  (logic 0.431ns (47.677%)  route 0.473ns (52.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.571ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.053     1.164    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.202 r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/Q
                         net (fo=1, routed)           0.473     1.675    dout_0_OBUF[6]
    AG1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.393     2.068 r  dout_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.068    dout_0[6]
    AG1                                                               r  dout_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.404ns (44.614%)  route 0.501ns (55.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.571ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.053     1.164    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.203 r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.501     1.704    lopt
    AF5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.365     2.069 r  dout_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.069    dout_0[0]
    AF5                                                               r  dout_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.907ns  (logic 0.423ns (46.656%)  route 0.484ns (53.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.571ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.053     1.164    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.203 r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/Q
                         net (fo=1, routed)           0.484     1.687    dout_0_OBUF[7]
    AF2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.384     2.071 r  dout_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.071    dout_0[7]
    AF2                                                               r  dout_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.405ns (44.539%)  route 0.504ns (55.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.571ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.053     1.164    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.205 r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.504     1.709    lopt_6
    AE5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.364     2.073 r  dout_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.073    dout_0[3]
    AE5                                                               r  dout_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.439ns (48.036%)  route 0.475ns (51.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.571ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.053     1.164    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.202 r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/Q
                         net (fo=1, routed)           0.475     1.677    dout_0_OBUF[4]
    AH1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     2.078 r  dout_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.078    dout_0[4]
    AH1                                                               r  dout_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.435ns (45.962%)  route 0.512ns (54.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.571ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.053     1.164    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.202 r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/Q
                         net (fo=1, routed)           0.512     1.714    dout_0_OBUF[5]
    AE4                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.397     2.111 r  dout_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.111    dout_0[5]
    AE4                                                               r  dout_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.395ns (40.797%)  route 0.573ns (59.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.571ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.053     1.164    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.204 r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.573     1.777    lopt_2
    AE7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.355     2.132 r  dout_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.132    dout_0[1]
    AE7                                                               r  dout_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 0.440ns (43.572%)  route 0.570ns (56.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.571ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.053     1.164    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.203 r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.570     1.773    lopt_4
    AH2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     2.174 r  dout_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.174    dout_0[2]
    AH2                                                               r  dout_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.659ns  (logic 0.278ns (42.183%)  route 0.381ns (57.817%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.951ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.121     0.121 f  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.116     0.237    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X47Y42         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.394 r  minlab0_i/rom_ctrl_0/inst/dout[4]_i_1/O
                         net (fo=2, routed)           0.265     0.659    minlab0_i/rom_ctrl_0/inst/rom[0]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.701     1.861    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.267ns (41.984%)  route 0.369ns (58.016%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.951ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.121     0.121 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.116     0.237    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X47Y42         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.383 r  minlab0_i/rom_ctrl_0/inst/dout[5]_i_1/O
                         net (fo=2, routed)           0.253     0.636    minlab0_i/rom_ctrl_0/inst/rom[5]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.701     1.861    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.268ns (44.739%)  route 0.331ns (55.261%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.951ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
    SLICE_X48Y42         LDCE (EnToQ_GFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/Q
                         net (fo=3, routed)           0.150     0.273    minlab0_i/rom_ctrl_0/inst/addr[1]
    SLICE_X48Y42         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.418 r  minlab0_i/rom_ctrl_0/inst/dout[7]_i_2/O
                         net (fo=2, routed)           0.181     0.599    minlab0_i/rom_ctrl_0/inst/rom[7]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.701     1.861    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.278ns (47.437%)  route 0.308ns (52.563%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.951ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.121     0.121 f  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.116     0.237    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X47Y42         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.394 r  minlab0_i/rom_ctrl_0/inst/dout[4]_i_1/O
                         net (fo=2, routed)           0.192     0.586    minlab0_i/rom_ctrl_0/inst/rom[0]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.701     1.861    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.569ns  (logic 0.268ns (47.097%)  route 0.301ns (52.903%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.951ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
    SLICE_X48Y42         LDCE (EnToQ_GFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/Q
                         net (fo=3, routed)           0.150     0.273    minlab0_i/rom_ctrl_0/inst/addr[1]
    SLICE_X48Y42         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.418 r  minlab0_i/rom_ctrl_0/inst/dout[7]_i_2/O
                         net (fo=2, routed)           0.151     0.569    minlab0_i/rom_ctrl_0/inst/rom[7]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.701     1.861    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.553ns  (logic 0.267ns (48.286%)  route 0.286ns (51.714%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.951ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.121     0.121 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.116     0.237    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X47Y42         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.383 r  minlab0_i/rom_ctrl_0/inst/dout[5]_i_1/O
                         net (fo=2, routed)           0.170     0.553    minlab0_i/rom_ctrl_0/inst/rom[5]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.701     1.861    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.469ns  (logic 0.282ns (60.123%)  route 0.187ns (39.877%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.951ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
    SLICE_X48Y42         LDCE (EnToQ_GFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/Q
                         net (fo=3, routed)           0.150     0.273    minlab0_i/rom_ctrl_0/inst/addr[1]
    SLICE_X48Y42         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     0.432 r  minlab0_i/rom_ctrl_0/inst/dout[6]_i_1/O
                         net (fo=2, routed)           0.037     0.469    minlab0_i/rom_ctrl_0/inst/rom[6]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.701     1.861    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.466ns  (logic 0.282ns (60.510%)  route 0.184ns (39.490%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.951ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
    SLICE_X48Y42         LDCE (EnToQ_GFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/Q
                         net (fo=3, routed)           0.150     0.273    minlab0_i/rom_ctrl_0/inst/addr[1]
    SLICE_X48Y42         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     0.432 r  minlab0_i/rom_ctrl_0/inst/dout[6]_i_1/O
                         net (fo=2, routed)           0.034     0.466    minlab0_i/rom_ctrl_0/inst/rom[6]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.701     1.861    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.083ns (49.205%)  route 0.086ns (50.795%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.641ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.078     0.138    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X48Y42         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.023     0.161 r  minlab0_i/rom_ctrl_0/inst/dout[6]_i_1/O
                         net (fo=2, routed)           0.008     0.169    minlab0_i/rom_ctrl_0/inst/rom[6]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.196     1.334    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.083ns (48.915%)  route 0.087ns (51.085%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.641ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.078     0.138    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X48Y42         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.023     0.161 r  minlab0_i/rom_ctrl_0/inst/dout[6]_i_1/O
                         net (fo=2, routed)           0.009     0.170    minlab0_i/rom_ctrl_0/inst/rom[6]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.196     1.334    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[6]/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.082ns (39.107%)  route 0.128ns (60.893%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.641ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.078     0.138    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X48Y42         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     0.160 r  minlab0_i/rom_ctrl_0/inst/dout[7]_i_2/O
                         net (fo=2, routed)           0.050     0.210    minlab0_i/rom_ctrl_0/inst/rom[7]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.196     1.334    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.096ns (44.923%)  route 0.118ns (55.077%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.641ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
    SLICE_X48Y42         LDCE (EnToQ_GFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/Q
                         net (fo=3, routed)           0.055     0.116    minlab0_i/rom_ctrl_0/inst/addr[1]
    SLICE_X47Y42         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.151 r  minlab0_i/rom_ctrl_0/inst/dout[5]_i_1/O
                         net (fo=2, routed)           0.063     0.214    minlab0_i/rom_ctrl_0/inst/rom[5]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.196     1.334    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.082ns (37.157%)  route 0.139ns (62.843%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.641ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.078     0.138    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X48Y42         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     0.160 r  minlab0_i/rom_ctrl_0/inst/dout[7]_i_2/O
                         net (fo=2, routed)           0.061     0.221    minlab0_i/rom_ctrl_0/inst/rom[7]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.196     1.334    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.096ns (39.072%)  route 0.150ns (60.928%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.641ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/G
    SLICE_X48Y42         LDCE (EnToQ_GFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  minlab0_i/rom_ctrl_0/inst/addr_reg[1]/Q
                         net (fo=3, routed)           0.055     0.116    minlab0_i/rom_ctrl_0/inst/addr[1]
    SLICE_X47Y42         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.151 r  minlab0_i/rom_ctrl_0/inst/dout[5]_i_1/O
                         net (fo=2, routed)           0.095     0.246    minlab0_i/rom_ctrl_0/inst/rom[5]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.196     1.334    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[5]/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.117ns (45.582%)  route 0.140ns (54.418%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.641ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.060     0.060 f  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.062     0.122    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X47Y42         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     0.179 r  minlab0_i/rom_ctrl_0/inst/dout[4]_i_1/O
                         net (fo=2, routed)           0.078     0.257    minlab0_i/rom_ctrl_0/inst/rom[0]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.196     1.334    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            minlab0_i/rom_ctrl_0/inst/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.117ns (40.112%)  route 0.175ns (59.888%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.641ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/G
    SLICE_X48Y42         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.060     0.060 f  minlab0_i/rom_ctrl_0/inst/addr_reg[0]/Q
                         net (fo=4, routed)           0.062     0.122    minlab0_i/rom_ctrl_0/inst/addr[0]
    SLICE_X47Y42         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     0.179 r  minlab0_i/rom_ctrl_0/inst/dout[4]_i_1/O
                         net (fo=2, routed)           0.113     0.292    minlab0_i/rom_ctrl_0/inst/rom[0]
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minlab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minlab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minlab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.196     1.334    minlab0_i/rom_ctrl_0/inst/clk
    SLICE_X48Y42         FDRE                                         r  minlab0_i/rom_ctrl_0/inst/dout_reg[4]/C





