

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Sat Mar 11 11:25:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       DATAFLOW (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      179|      179|  1.790 us|  1.790 us|   84|   84|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0  |entry_proc  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |read_data_U0   |read_data   |       83|       83|  0.830 us|  0.830 us|   83|   83|       no|
        |dct_2d_U0      |dct_2d      |       13|       13|  0.130 us|  0.130 us|    2|    2|      yes|
        |write_data_U0  |write_data  |       81|       81|  0.810 us|  0.810 us|   81|   81|       no|
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     532|    -|
|FIFO                 |        -|     -|     4615|    2990|    -|
|Instance             |        0|   224|    15754|   20459|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|    1170|    -|
|Register             |        -|     -|      133|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   224|    20502|   25151|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     7|        2|       5|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     3|        1|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+-----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-----------------+---------------+---------+-----+------+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|    0|   176|   296|    0|
    |dct_2d_U0        |dct_2d         |        0|  224|  8285|  9175|    0|
    |entry_proc_U0    |entry_proc     |        0|    0|     2|    20|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        0|    0|  4567|  8001|    0|
    |read_data_U0     |read_data      |        0|    0|  2072|  1688|    0|
    |write_data_U0    |write_data     |        0|    0|   652|  1279|    0|
    +-----------------+---------------+---------+-----+------+------+-----+
    |Total            |               |        0|  224| 15754| 20459|    0|
    +-----------------+---------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |buf_2d_in_10_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_11_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_12_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_13_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_14_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_15_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_16_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_17_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_18_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_19_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_1_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_20_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_21_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_22_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_23_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_24_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_25_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_26_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_27_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_28_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_29_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_2_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_30_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_31_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_32_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_33_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_34_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_35_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_36_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_37_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_38_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_39_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_3_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_40_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_41_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_42_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_43_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_44_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_45_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_46_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_47_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_48_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_49_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_4_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_50_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_51_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_52_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_53_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_54_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_55_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_56_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_57_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_58_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_59_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_5_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_60_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_61_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_62_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_63_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_6_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_7_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_8_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_9_U    |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_in_U      |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_10_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_11_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_12_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_13_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_14_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_15_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_16_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_17_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_18_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_19_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_1_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_20_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_21_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_22_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_23_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_24_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_25_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_26_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_27_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_28_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_29_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_2_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_30_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_31_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_32_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_33_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_34_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_35_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_36_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_37_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_38_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_39_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_3_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_40_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_41_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_42_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_43_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_44_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_45_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_46_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_47_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_48_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_49_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_4_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_50_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_51_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_52_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_53_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_54_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_55_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_56_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_57_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_58_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_59_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_5_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_60_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_61_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_62_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_63_U  |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_6_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_7_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_8_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_9_U   |        0|  36|   0|    -|     2|   16|       32|
    |buf_2d_out_U     |        0|  36|   0|    -|     2|   16|       32|
    |output_r_c_U     |        0|   7|   0|    -|     9|   64|      576|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0|4615|   0|    0|   265| 2112|     4672|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_buf_2d_in            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_1          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_10         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_11         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_12         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_13         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_14         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_15         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_16         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_17         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_18         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_19         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_2          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_20         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_21         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_22         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_23         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_24         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_25         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_26         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_27         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_28         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_29         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_3          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_30         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_31         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_32         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_33         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_34         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_35         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_36         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_37         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_38         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_39         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_4          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_40         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_41         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_42         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_43         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_44         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_45         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_46         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_47         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_48         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_49         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_5          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_50         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_51         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_52         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_53         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_54         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_55         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_56         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_57         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_58         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_59         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_6          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_60         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_61         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_62         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_63         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_7          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_8          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_9          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_1         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_10        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_11        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_12        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_13        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_14        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_15        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_16        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_17        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_18        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_19        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_2         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_20        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_21        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_22        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_23        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_24        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_25        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_26        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_27        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_28        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_29        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_3         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_30        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_31        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_32        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_33        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_34        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_35        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_36        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_37        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_38        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_39        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_4         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_40        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_41        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_42        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_43        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_44        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_45        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_46        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_47        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_48        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_49        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_5         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_50        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_51        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_52        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_53        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_54        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_55        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_56        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_57        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_58        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_59        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_6         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_60        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_61        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_62        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_63        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_7         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_8         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_out_9         |       and|   0|  0|   2|           1|           1|
    |ap_idle                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                        |       and|   0|  0|   2|           1|           1|
    |dct_2d_U0_ap_continue                |       and|   0|  0|   2|           1|           1|
    |dct_2d_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |read_data_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |read_data_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |write_data_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_1    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_10   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_11   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_12   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_13   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_14   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_15   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_16   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_17   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_18   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_19   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_2    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_20   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_21   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_22   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_23   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_24   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_25   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_26   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_27   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_28   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_29   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_3    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_30   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_31   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_32   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_33   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_34   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_35   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_36   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_37   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_38   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_39   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_4    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_40   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_41   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_42   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_43   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_44   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_45   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_46   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_47   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_48   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_49   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_5    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_50   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_51   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_52   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_53   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_54   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_55   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_56   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_57   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_58   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_59   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_6    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_60   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_61   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_62   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_63   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_7    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_8    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_9    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_1   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_10  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_11  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_12  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_13  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_14  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_15  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_16  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_17  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_18  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_19  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_2   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_20  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_21  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_22  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_23  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_24  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_25  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_26  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_27  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_28  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_29  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_3   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_30  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_31  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_32  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_33  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_34  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_35  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_36  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_37  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_38  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_39  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_4   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_40  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_41  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_42  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_43  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_44  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_45  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_46  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_47  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_48  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_49  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_5   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_50  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_51  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_52  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_53  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_54  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_55  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_56  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_57  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_58  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_59  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_6   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_60  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_61  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_62  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_63  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_7   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_8   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_out_9   |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_data_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 532|         266|         266|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_1    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_10   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_11   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_12   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_13   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_14   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_15   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_16   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_17   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_18   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_19   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_2    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_20   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_21   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_22   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_23   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_24   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_25   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_26   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_27   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_28   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_29   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_3    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_30   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_31   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_32   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_33   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_34   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_35   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_36   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_37   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_38   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_39   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_4    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_40   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_41   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_42   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_43   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_44   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_45   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_46   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_47   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_48   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_49   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_5    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_50   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_51   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_52   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_53   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_54   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_55   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_56   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_57   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_58   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_59   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_6    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_60   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_61   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_62   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_63   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_7    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_8    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_9    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_10  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_11  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_12  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_13  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_14  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_15  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_16  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_17  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_18  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_19  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_20  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_21  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_22  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_23  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_24  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_25  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_26  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_27  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_28  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_29  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_30  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_31  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_32  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_33  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_34  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_35  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_36  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_37  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_38  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_39  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_4   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_40  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_41  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_42  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_43  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_44  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_45  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_46  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_47  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_48  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_49  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_5   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_50  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_51  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_52  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_53  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_54  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_55  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_56  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_57  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_58  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_59  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_6   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_60  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_61  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_62  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_63  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_7   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_8   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_out_9   |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_read_data_U0_ap_ready        |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |1170|        260|  130|        260|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                             |  1|   0|    1|          0|
    |ap_rst_reg_1                             |  1|   0|    1|          0|
    |ap_rst_reg_2                             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_1    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_10   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_11   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_12   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_13   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_14   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_15   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_16   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_17   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_18   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_19   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_2    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_20   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_21   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_22   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_23   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_24   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_25   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_26   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_27   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_28   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_29   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_3    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_30   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_31   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_32   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_33   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_34   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_35   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_36   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_37   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_38   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_39   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_4    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_40   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_41   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_42   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_43   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_44   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_45   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_46   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_47   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_48   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_49   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_5    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_50   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_51   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_52   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_53   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_54   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_55   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_56   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_57   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_58   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_59   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_6    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_60   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_61   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_62   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_63   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_7    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_8    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_9    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_10  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_11  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_12  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_13  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_14  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_15  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_16  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_17  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_18  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_19  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_20  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_21  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_22  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_23  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_24  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_25  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_26  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_27  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_28  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_29  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_30  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_31  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_32  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_33  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_34  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_35  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_36  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_37  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_38  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_39  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_4   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_40  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_41  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_42  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_43  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_44  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_45  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_46  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_47  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_48  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_49  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_5   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_50  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_51  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_52  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_53  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_54  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_55  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_56  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_57  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_58  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_59  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_6   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_60  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_61  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_62  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_63  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_7   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_8   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_out_9   |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_read_data_U0_ap_ready        |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |133|   0|  133|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           dct|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           dct|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           dct|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %output_r" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 18 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %input_r" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 19 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_r_c = alloca i64 1" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 20 'alloca' 'output_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 9> <FIFO>
ST_1 : Operation 21 [1/1] (1.41ns)   --->   "%call_ln7 = call void @entry_proc, i64 %output_r_read, i64 %output_r_c" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 21 'call' 'call_ln7' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [2/2] (7.30ns)   --->   "%call_ret = call i1024 @read_data, i512 %gmem, i64 %input_r_read" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.96>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ret = call i1024 @read_data, i512 %gmem, i64 %input_r_read" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2d_in = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 24 'extractvalue' 'buf_2d_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%buf_2d_in_1 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 25 'extractvalue' 'buf_2d_in_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2d_in_2 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 26 'extractvalue' 'buf_2d_in_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2d_in_3 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 27 'extractvalue' 'buf_2d_in_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2d_in_4 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 28 'extractvalue' 'buf_2d_in_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2d_in_5 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 29 'extractvalue' 'buf_2d_in_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2d_in_6 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 30 'extractvalue' 'buf_2d_in_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%buf_2d_in_7 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 31 'extractvalue' 'buf_2d_in_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%buf_2d_in_8 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 32 'extractvalue' 'buf_2d_in_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_2d_in_9 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 33 'extractvalue' 'buf_2d_in_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_2d_in_10 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 34 'extractvalue' 'buf_2d_in_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%buf_2d_in_11 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 35 'extractvalue' 'buf_2d_in_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_2d_in_12 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 36 'extractvalue' 'buf_2d_in_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%buf_2d_in_13 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 37 'extractvalue' 'buf_2d_in_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%buf_2d_in_14 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 38 'extractvalue' 'buf_2d_in_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%buf_2d_in_15 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 39 'extractvalue' 'buf_2d_in_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%buf_2d_in_16 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 40 'extractvalue' 'buf_2d_in_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%buf_2d_in_17 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 41 'extractvalue' 'buf_2d_in_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_in_18 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 42 'extractvalue' 'buf_2d_in_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%buf_2d_in_19 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 43 'extractvalue' 'buf_2d_in_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%buf_2d_in_20 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 44 'extractvalue' 'buf_2d_in_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buf_2d_in_21 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 45 'extractvalue' 'buf_2d_in_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buf_2d_in_22 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 46 'extractvalue' 'buf_2d_in_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buf_2d_in_23 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 47 'extractvalue' 'buf_2d_in_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buf_2d_in_24 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 48 'extractvalue' 'buf_2d_in_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%buf_2d_in_25 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 49 'extractvalue' 'buf_2d_in_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buf_2d_in_26 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 50 'extractvalue' 'buf_2d_in_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_2d_in_27 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 51 'extractvalue' 'buf_2d_in_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%buf_2d_in_28 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 52 'extractvalue' 'buf_2d_in_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2d_in_29 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 53 'extractvalue' 'buf_2d_in_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buf_2d_in_30 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 54 'extractvalue' 'buf_2d_in_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buf_2d_in_31 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 55 'extractvalue' 'buf_2d_in_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buf_2d_in_32 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 56 'extractvalue' 'buf_2d_in_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buf_2d_in_33 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 57 'extractvalue' 'buf_2d_in_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%buf_2d_in_34 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 58 'extractvalue' 'buf_2d_in_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buf_2d_in_35 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 59 'extractvalue' 'buf_2d_in_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%buf_2d_in_36 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 60 'extractvalue' 'buf_2d_in_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%buf_2d_in_37 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 61 'extractvalue' 'buf_2d_in_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%buf_2d_in_38 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 62 'extractvalue' 'buf_2d_in_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%buf_2d_in_39 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 63 'extractvalue' 'buf_2d_in_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%buf_2d_in_40 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 64 'extractvalue' 'buf_2d_in_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2d_in_41 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 65 'extractvalue' 'buf_2d_in_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%buf_2d_in_42 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 66 'extractvalue' 'buf_2d_in_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%buf_2d_in_43 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 67 'extractvalue' 'buf_2d_in_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%buf_2d_in_44 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 68 'extractvalue' 'buf_2d_in_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%buf_2d_in_45 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 69 'extractvalue' 'buf_2d_in_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%buf_2d_in_46 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 70 'extractvalue' 'buf_2d_in_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%buf_2d_in_47 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 71 'extractvalue' 'buf_2d_in_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%buf_2d_in_48 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 72 'extractvalue' 'buf_2d_in_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%buf_2d_in_49 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 73 'extractvalue' 'buf_2d_in_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%buf_2d_in_50 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 74 'extractvalue' 'buf_2d_in_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%buf_2d_in_51 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 75 'extractvalue' 'buf_2d_in_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%buf_2d_in_52 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 76 'extractvalue' 'buf_2d_in_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%buf_2d_in_53 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 77 'extractvalue' 'buf_2d_in_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%buf_2d_in_54 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 78 'extractvalue' 'buf_2d_in_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%buf_2d_in_55 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 79 'extractvalue' 'buf_2d_in_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%buf_2d_in_56 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 80 'extractvalue' 'buf_2d_in_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%buf_2d_in_57 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 81 'extractvalue' 'buf_2d_in_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%buf_2d_in_58 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 82 'extractvalue' 'buf_2d_in_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%buf_2d_in_59 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 83 'extractvalue' 'buf_2d_in_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%buf_2d_in_60 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 84 'extractvalue' 'buf_2d_in_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%buf_2d_in_61 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 85 'extractvalue' 'buf_2d_in_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%buf_2d_in_62 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 86 'extractvalue' 'buf_2d_in_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%buf_2d_in_63 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 87 'extractvalue' 'buf_2d_in_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 88 [14/14] (1.96ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 88 'call' 'dct_2d_ret' <Predicate = true> <Delay = 1.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.69>
ST_4 : Operation 89 [13/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 89 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.69>
ST_5 : Operation 90 [12/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 90 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.69>
ST_6 : Operation 91 [11/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 91 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.69>
ST_7 : Operation 92 [10/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 92 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 93 [9/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 93 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.69>
ST_9 : Operation 94 [8/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 94 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.69>
ST_10 : Operation 95 [7/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 95 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.69>
ST_11 : Operation 96 [6/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 96 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.69>
ST_12 : Operation 97 [5/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 97 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.69>
ST_13 : Operation 98 [4/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 98 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.69>
ST_14 : Operation 99 [3/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 99 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.69>
ST_15 : Operation 100 [2/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 100 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.37>
ST_16 : Operation 101 [1/14] (1.36ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 101 'call' 'dct_2d_ret' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%buf_2d_out = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 102 'extractvalue' 'buf_2d_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%buf_2d_out_1 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 103 'extractvalue' 'buf_2d_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%buf_2d_out_2 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 104 'extractvalue' 'buf_2d_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%buf_2d_out_3 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 105 'extractvalue' 'buf_2d_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%buf_2d_out_4 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 106 'extractvalue' 'buf_2d_out_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%buf_2d_out_5 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 107 'extractvalue' 'buf_2d_out_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%buf_2d_out_6 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 108 'extractvalue' 'buf_2d_out_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%buf_2d_out_7 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 109 'extractvalue' 'buf_2d_out_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%buf_2d_out_8 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 110 'extractvalue' 'buf_2d_out_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%buf_2d_out_9 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 111 'extractvalue' 'buf_2d_out_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%buf_2d_out_10 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 112 'extractvalue' 'buf_2d_out_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%buf_2d_out_11 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 113 'extractvalue' 'buf_2d_out_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%buf_2d_out_12 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 114 'extractvalue' 'buf_2d_out_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%buf_2d_out_13 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 115 'extractvalue' 'buf_2d_out_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%buf_2d_out_14 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 116 'extractvalue' 'buf_2d_out_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%buf_2d_out_15 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 117 'extractvalue' 'buf_2d_out_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%buf_2d_out_16 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 118 'extractvalue' 'buf_2d_out_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%buf_2d_out_17 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 119 'extractvalue' 'buf_2d_out_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%buf_2d_out_18 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 120 'extractvalue' 'buf_2d_out_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%buf_2d_out_19 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 121 'extractvalue' 'buf_2d_out_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%buf_2d_out_20 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 122 'extractvalue' 'buf_2d_out_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%buf_2d_out_21 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 123 'extractvalue' 'buf_2d_out_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%buf_2d_out_22 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 124 'extractvalue' 'buf_2d_out_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%buf_2d_out_23 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 125 'extractvalue' 'buf_2d_out_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%buf_2d_out_24 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 126 'extractvalue' 'buf_2d_out_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%buf_2d_out_25 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 127 'extractvalue' 'buf_2d_out_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%buf_2d_out_26 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 128 'extractvalue' 'buf_2d_out_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%buf_2d_out_27 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 129 'extractvalue' 'buf_2d_out_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%buf_2d_out_28 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 130 'extractvalue' 'buf_2d_out_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%buf_2d_out_29 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 131 'extractvalue' 'buf_2d_out_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%buf_2d_out_30 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 132 'extractvalue' 'buf_2d_out_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%buf_2d_out_31 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 133 'extractvalue' 'buf_2d_out_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%buf_2d_out_32 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 134 'extractvalue' 'buf_2d_out_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%buf_2d_out_33 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 135 'extractvalue' 'buf_2d_out_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%buf_2d_out_34 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 136 'extractvalue' 'buf_2d_out_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%buf_2d_out_35 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 137 'extractvalue' 'buf_2d_out_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%buf_2d_out_36 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 138 'extractvalue' 'buf_2d_out_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%buf_2d_out_37 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 139 'extractvalue' 'buf_2d_out_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%buf_2d_out_38 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 140 'extractvalue' 'buf_2d_out_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%buf_2d_out_39 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 141 'extractvalue' 'buf_2d_out_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%buf_2d_out_40 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 142 'extractvalue' 'buf_2d_out_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%buf_2d_out_41 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 143 'extractvalue' 'buf_2d_out_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%buf_2d_out_42 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 144 'extractvalue' 'buf_2d_out_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%buf_2d_out_43 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 145 'extractvalue' 'buf_2d_out_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%buf_2d_out_44 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 146 'extractvalue' 'buf_2d_out_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%buf_2d_out_45 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 147 'extractvalue' 'buf_2d_out_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%buf_2d_out_46 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 148 'extractvalue' 'buf_2d_out_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%buf_2d_out_47 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 149 'extractvalue' 'buf_2d_out_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%buf_2d_out_48 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 150 'extractvalue' 'buf_2d_out_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%buf_2d_out_49 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 151 'extractvalue' 'buf_2d_out_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%buf_2d_out_50 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 152 'extractvalue' 'buf_2d_out_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%buf_2d_out_51 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 153 'extractvalue' 'buf_2d_out_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%buf_2d_out_52 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 154 'extractvalue' 'buf_2d_out_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%buf_2d_out_53 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 155 'extractvalue' 'buf_2d_out_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%buf_2d_out_54 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 156 'extractvalue' 'buf_2d_out_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%buf_2d_out_55 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 157 'extractvalue' 'buf_2d_out_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%buf_2d_out_56 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 158 'extractvalue' 'buf_2d_out_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%buf_2d_out_57 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 159 'extractvalue' 'buf_2d_out_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%buf_2d_out_58 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 160 'extractvalue' 'buf_2d_out_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%buf_2d_out_59 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 161 'extractvalue' 'buf_2d_out_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%buf_2d_out_60 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 162 'extractvalue' 'buf_2d_out_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%buf_2d_out_61 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 163 'extractvalue' 'buf_2d_out_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%buf_2d_out_62 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 164 'extractvalue' 'buf_2d_out_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%buf_2d_out_63 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 165 'extractvalue' 'buf_2d_out_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 166 [2/2] (2.01ns)   --->   "%call_ln107 = call void @write_data, i16 %buf_2d_out, i16 %buf_2d_out_1, i16 %buf_2d_out_2, i16 %buf_2d_out_3, i16 %buf_2d_out_4, i16 %buf_2d_out_5, i16 %buf_2d_out_6, i16 %buf_2d_out_7, i16 %buf_2d_out_8, i16 %buf_2d_out_9, i16 %buf_2d_out_10, i16 %buf_2d_out_11, i16 %buf_2d_out_12, i16 %buf_2d_out_13, i16 %buf_2d_out_14, i16 %buf_2d_out_15, i16 %buf_2d_out_16, i16 %buf_2d_out_17, i16 %buf_2d_out_18, i16 %buf_2d_out_19, i16 %buf_2d_out_20, i16 %buf_2d_out_21, i16 %buf_2d_out_22, i16 %buf_2d_out_23, i16 %buf_2d_out_24, i16 %buf_2d_out_25, i16 %buf_2d_out_26, i16 %buf_2d_out_27, i16 %buf_2d_out_28, i16 %buf_2d_out_29, i16 %buf_2d_out_30, i16 %buf_2d_out_31, i16 %buf_2d_out_32, i16 %buf_2d_out_33, i16 %buf_2d_out_34, i16 %buf_2d_out_35, i16 %buf_2d_out_36, i16 %buf_2d_out_37, i16 %buf_2d_out_38, i16 %buf_2d_out_39, i16 %buf_2d_out_40, i16 %buf_2d_out_41, i16 %buf_2d_out_42, i16 %buf_2d_out_43, i16 %buf_2d_out_44, i16 %buf_2d_out_45, i16 %buf_2d_out_46, i16 %buf_2d_out_47, i16 %buf_2d_out_48, i16 %buf_2d_out_49, i16 %buf_2d_out_50, i16 %buf_2d_out_51, i16 %buf_2d_out_52, i16 %buf_2d_out_53, i16 %buf_2d_out_54, i16 %buf_2d_out_55, i16 %buf_2d_out_56, i16 %buf_2d_out_57, i16 %buf_2d_out_58, i16 %buf_2d_out_59, i16 %buf_2d_out_60, i16 %buf_2d_out_61, i16 %buf_2d_out_62, i16 %buf_2d_out_63, i512 %gmem, i64 %output_r_c" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:107]   --->   Operation 166 'call' 'call_ln107' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @output_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_r_c, i64 %output_r_c" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 167 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 168 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln7 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 169 'specdataflowpipeline' 'specdataflowpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%spectopmodule_ln94 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94]   --->   Operation 170 'spectopmodule' 'spectopmodule_ln94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln94 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94]   --->   Operation 171 'specinterface' 'specinterface_ln94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_5, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln107 = call void @write_data, i16 %buf_2d_out, i16 %buf_2d_out_1, i16 %buf_2d_out_2, i16 %buf_2d_out_3, i16 %buf_2d_out_4, i16 %buf_2d_out_5, i16 %buf_2d_out_6, i16 %buf_2d_out_7, i16 %buf_2d_out_8, i16 %buf_2d_out_9, i16 %buf_2d_out_10, i16 %buf_2d_out_11, i16 %buf_2d_out_12, i16 %buf_2d_out_13, i16 %buf_2d_out_14, i16 %buf_2d_out_15, i16 %buf_2d_out_16, i16 %buf_2d_out_17, i16 %buf_2d_out_18, i16 %buf_2d_out_19, i16 %buf_2d_out_20, i16 %buf_2d_out_21, i16 %buf_2d_out_22, i16 %buf_2d_out_23, i16 %buf_2d_out_24, i16 %buf_2d_out_25, i16 %buf_2d_out_26, i16 %buf_2d_out_27, i16 %buf_2d_out_28, i16 %buf_2d_out_29, i16 %buf_2d_out_30, i16 %buf_2d_out_31, i16 %buf_2d_out_32, i16 %buf_2d_out_33, i16 %buf_2d_out_34, i16 %buf_2d_out_35, i16 %buf_2d_out_36, i16 %buf_2d_out_37, i16 %buf_2d_out_38, i16 %buf_2d_out_39, i16 %buf_2d_out_40, i16 %buf_2d_out_41, i16 %buf_2d_out_42, i16 %buf_2d_out_43, i16 %buf_2d_out_44, i16 %buf_2d_out_45, i16 %buf_2d_out_46, i16 %buf_2d_out_47, i16 %buf_2d_out_48, i16 %buf_2d_out_49, i16 %buf_2d_out_50, i16 %buf_2d_out_51, i16 %buf_2d_out_52, i16 %buf_2d_out_53, i16 %buf_2d_out_54, i16 %buf_2d_out_55, i16 %buf_2d_out_56, i16 %buf_2d_out_57, i16 %buf_2d_out_58, i16 %buf_2d_out_59, i16 %buf_2d_out_60, i16 %buf_2d_out_61, i16 %buf_2d_out_62, i16 %buf_2d_out_63, i512 %gmem, i64 %output_r_c" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:107]   --->   Operation 179 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:109]   --->   Operation 180 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_r_read            (read                ) [ 000000000000000000]
input_r_read             (read                ) [ 001100000000000000]
output_r_c               (alloca              ) [ 011111111111111111]
call_ln7                 (call                ) [ 000000000000000000]
call_ret                 (call                ) [ 000000000000000000]
buf_2d_in                (extractvalue        ) [ 000000000000000000]
buf_2d_in_1              (extractvalue        ) [ 000000000000000000]
buf_2d_in_2              (extractvalue        ) [ 000000000000000000]
buf_2d_in_3              (extractvalue        ) [ 000000000000000000]
buf_2d_in_4              (extractvalue        ) [ 000000000000000000]
buf_2d_in_5              (extractvalue        ) [ 000000000000000000]
buf_2d_in_6              (extractvalue        ) [ 000000000000000000]
buf_2d_in_7              (extractvalue        ) [ 000000000000000000]
buf_2d_in_8              (extractvalue        ) [ 000000000000000000]
buf_2d_in_9              (extractvalue        ) [ 000000000000000000]
buf_2d_in_10             (extractvalue        ) [ 000000000000000000]
buf_2d_in_11             (extractvalue        ) [ 000000000000000000]
buf_2d_in_12             (extractvalue        ) [ 000000000000000000]
buf_2d_in_13             (extractvalue        ) [ 000000000000000000]
buf_2d_in_14             (extractvalue        ) [ 000000000000000000]
buf_2d_in_15             (extractvalue        ) [ 000000000000000000]
buf_2d_in_16             (extractvalue        ) [ 000000000000000000]
buf_2d_in_17             (extractvalue        ) [ 000000000000000000]
buf_2d_in_18             (extractvalue        ) [ 000000000000000000]
buf_2d_in_19             (extractvalue        ) [ 000000000000000000]
buf_2d_in_20             (extractvalue        ) [ 000000000000000000]
buf_2d_in_21             (extractvalue        ) [ 000000000000000000]
buf_2d_in_22             (extractvalue        ) [ 000000000000000000]
buf_2d_in_23             (extractvalue        ) [ 000000000000000000]
buf_2d_in_24             (extractvalue        ) [ 000000000000000000]
buf_2d_in_25             (extractvalue        ) [ 000000000000000000]
buf_2d_in_26             (extractvalue        ) [ 000000000000000000]
buf_2d_in_27             (extractvalue        ) [ 000000000000000000]
buf_2d_in_28             (extractvalue        ) [ 000000000000000000]
buf_2d_in_29             (extractvalue        ) [ 000000000000000000]
buf_2d_in_30             (extractvalue        ) [ 000000000000000000]
buf_2d_in_31             (extractvalue        ) [ 000000000000000000]
buf_2d_in_32             (extractvalue        ) [ 000000000000000000]
buf_2d_in_33             (extractvalue        ) [ 000000000000000000]
buf_2d_in_34             (extractvalue        ) [ 000000000000000000]
buf_2d_in_35             (extractvalue        ) [ 000000000000000000]
buf_2d_in_36             (extractvalue        ) [ 000000000000000000]
buf_2d_in_37             (extractvalue        ) [ 000000000000000000]
buf_2d_in_38             (extractvalue        ) [ 000000000000000000]
buf_2d_in_39             (extractvalue        ) [ 000000000000000000]
buf_2d_in_40             (extractvalue        ) [ 000000000000000000]
buf_2d_in_41             (extractvalue        ) [ 000000000000000000]
buf_2d_in_42             (extractvalue        ) [ 000000000000000000]
buf_2d_in_43             (extractvalue        ) [ 000000000000000000]
buf_2d_in_44             (extractvalue        ) [ 000000000000000000]
buf_2d_in_45             (extractvalue        ) [ 000000000000000000]
buf_2d_in_46             (extractvalue        ) [ 000000000000000000]
buf_2d_in_47             (extractvalue        ) [ 000000000000000000]
buf_2d_in_48             (extractvalue        ) [ 000000000000000000]
buf_2d_in_49             (extractvalue        ) [ 000000000000000000]
buf_2d_in_50             (extractvalue        ) [ 000000000000000000]
buf_2d_in_51             (extractvalue        ) [ 000000000000000000]
buf_2d_in_52             (extractvalue        ) [ 000000000000000000]
buf_2d_in_53             (extractvalue        ) [ 000000000000000000]
buf_2d_in_54             (extractvalue        ) [ 000000000000000000]
buf_2d_in_55             (extractvalue        ) [ 000000000000000000]
buf_2d_in_56             (extractvalue        ) [ 000000000000000000]
buf_2d_in_57             (extractvalue        ) [ 000000000000000000]
buf_2d_in_58             (extractvalue        ) [ 000000000000000000]
buf_2d_in_59             (extractvalue        ) [ 000000000000000000]
buf_2d_in_60             (extractvalue        ) [ 000000000000000000]
buf_2d_in_61             (extractvalue        ) [ 000000000000000000]
buf_2d_in_62             (extractvalue        ) [ 000000000000000000]
buf_2d_in_63             (extractvalue        ) [ 000000000000000000]
dct_2d_ret               (call                ) [ 000000000000000000]
buf_2d_out               (extractvalue        ) [ 000000000000000001]
buf_2d_out_1             (extractvalue        ) [ 000000000000000001]
buf_2d_out_2             (extractvalue        ) [ 000000000000000001]
buf_2d_out_3             (extractvalue        ) [ 000000000000000001]
buf_2d_out_4             (extractvalue        ) [ 000000000000000001]
buf_2d_out_5             (extractvalue        ) [ 000000000000000001]
buf_2d_out_6             (extractvalue        ) [ 000000000000000001]
buf_2d_out_7             (extractvalue        ) [ 000000000000000001]
buf_2d_out_8             (extractvalue        ) [ 000000000000000001]
buf_2d_out_9             (extractvalue        ) [ 000000000000000001]
buf_2d_out_10            (extractvalue        ) [ 000000000000000001]
buf_2d_out_11            (extractvalue        ) [ 000000000000000001]
buf_2d_out_12            (extractvalue        ) [ 000000000000000001]
buf_2d_out_13            (extractvalue        ) [ 000000000000000001]
buf_2d_out_14            (extractvalue        ) [ 000000000000000001]
buf_2d_out_15            (extractvalue        ) [ 000000000000000001]
buf_2d_out_16            (extractvalue        ) [ 000000000000000001]
buf_2d_out_17            (extractvalue        ) [ 000000000000000001]
buf_2d_out_18            (extractvalue        ) [ 000000000000000001]
buf_2d_out_19            (extractvalue        ) [ 000000000000000001]
buf_2d_out_20            (extractvalue        ) [ 000000000000000001]
buf_2d_out_21            (extractvalue        ) [ 000000000000000001]
buf_2d_out_22            (extractvalue        ) [ 000000000000000001]
buf_2d_out_23            (extractvalue        ) [ 000000000000000001]
buf_2d_out_24            (extractvalue        ) [ 000000000000000001]
buf_2d_out_25            (extractvalue        ) [ 000000000000000001]
buf_2d_out_26            (extractvalue        ) [ 000000000000000001]
buf_2d_out_27            (extractvalue        ) [ 000000000000000001]
buf_2d_out_28            (extractvalue        ) [ 000000000000000001]
buf_2d_out_29            (extractvalue        ) [ 000000000000000001]
buf_2d_out_30            (extractvalue        ) [ 000000000000000001]
buf_2d_out_31            (extractvalue        ) [ 000000000000000001]
buf_2d_out_32            (extractvalue        ) [ 000000000000000001]
buf_2d_out_33            (extractvalue        ) [ 000000000000000001]
buf_2d_out_34            (extractvalue        ) [ 000000000000000001]
buf_2d_out_35            (extractvalue        ) [ 000000000000000001]
buf_2d_out_36            (extractvalue        ) [ 000000000000000001]
buf_2d_out_37            (extractvalue        ) [ 000000000000000001]
buf_2d_out_38            (extractvalue        ) [ 000000000000000001]
buf_2d_out_39            (extractvalue        ) [ 000000000000000001]
buf_2d_out_40            (extractvalue        ) [ 000000000000000001]
buf_2d_out_41            (extractvalue        ) [ 000000000000000001]
buf_2d_out_42            (extractvalue        ) [ 000000000000000001]
buf_2d_out_43            (extractvalue        ) [ 000000000000000001]
buf_2d_out_44            (extractvalue        ) [ 000000000000000001]
buf_2d_out_45            (extractvalue        ) [ 000000000000000001]
buf_2d_out_46            (extractvalue        ) [ 000000000000000001]
buf_2d_out_47            (extractvalue        ) [ 000000000000000001]
buf_2d_out_48            (extractvalue        ) [ 000000000000000001]
buf_2d_out_49            (extractvalue        ) [ 000000000000000001]
buf_2d_out_50            (extractvalue        ) [ 000000000000000001]
buf_2d_out_51            (extractvalue        ) [ 000000000000000001]
buf_2d_out_52            (extractvalue        ) [ 000000000000000001]
buf_2d_out_53            (extractvalue        ) [ 000000000000000001]
buf_2d_out_54            (extractvalue        ) [ 000000000000000001]
buf_2d_out_55            (extractvalue        ) [ 000000000000000001]
buf_2d_out_56            (extractvalue        ) [ 000000000000000001]
buf_2d_out_57            (extractvalue        ) [ 000000000000000001]
buf_2d_out_58            (extractvalue        ) [ 000000000000000001]
buf_2d_out_59            (extractvalue        ) [ 000000000000000001]
buf_2d_out_60            (extractvalue        ) [ 000000000000000001]
buf_2d_out_61            (extractvalue        ) [ 000000000000000001]
buf_2d_out_62            (extractvalue        ) [ 000000000000000001]
buf_2d_out_63            (extractvalue        ) [ 000000000000000001]
empty                    (specchannel         ) [ 000000000000000000]
specinterface_ln7        (specinterface       ) [ 000000000000000000]
specdataflowpipeline_ln7 (specdataflowpipeline) [ 000000000000000000]
spectopmodule_ln94       (spectopmodule       ) [ 000000000000000000]
specinterface_ln94       (specinterface       ) [ 000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000]
call_ln107               (call                ) [ 000000000000000000]
ret_ln109                (ret                 ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="output_r_c_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_r_c/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_r_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_r_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="call_ln7_entry_proc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln7/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_read_data_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1024" slack="0"/>
<pin id="97" dir="0" index="1" bw="512" slack="0"/>
<pin id="98" dir="0" index="2" bw="64" slack="1"/>
<pin id="99" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_dct_2d_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1024" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="0" index="3" bw="16" slack="0"/>
<pin id="107" dir="0" index="4" bw="16" slack="0"/>
<pin id="108" dir="0" index="5" bw="16" slack="0"/>
<pin id="109" dir="0" index="6" bw="16" slack="0"/>
<pin id="110" dir="0" index="7" bw="16" slack="0"/>
<pin id="111" dir="0" index="8" bw="16" slack="0"/>
<pin id="112" dir="0" index="9" bw="16" slack="0"/>
<pin id="113" dir="0" index="10" bw="16" slack="0"/>
<pin id="114" dir="0" index="11" bw="16" slack="0"/>
<pin id="115" dir="0" index="12" bw="16" slack="0"/>
<pin id="116" dir="0" index="13" bw="16" slack="0"/>
<pin id="117" dir="0" index="14" bw="16" slack="0"/>
<pin id="118" dir="0" index="15" bw="16" slack="0"/>
<pin id="119" dir="0" index="16" bw="16" slack="0"/>
<pin id="120" dir="0" index="17" bw="16" slack="0"/>
<pin id="121" dir="0" index="18" bw="16" slack="0"/>
<pin id="122" dir="0" index="19" bw="16" slack="0"/>
<pin id="123" dir="0" index="20" bw="16" slack="0"/>
<pin id="124" dir="0" index="21" bw="16" slack="0"/>
<pin id="125" dir="0" index="22" bw="16" slack="0"/>
<pin id="126" dir="0" index="23" bw="16" slack="0"/>
<pin id="127" dir="0" index="24" bw="16" slack="0"/>
<pin id="128" dir="0" index="25" bw="16" slack="0"/>
<pin id="129" dir="0" index="26" bw="16" slack="0"/>
<pin id="130" dir="0" index="27" bw="16" slack="0"/>
<pin id="131" dir="0" index="28" bw="16" slack="0"/>
<pin id="132" dir="0" index="29" bw="16" slack="0"/>
<pin id="133" dir="0" index="30" bw="16" slack="0"/>
<pin id="134" dir="0" index="31" bw="16" slack="0"/>
<pin id="135" dir="0" index="32" bw="16" slack="0"/>
<pin id="136" dir="0" index="33" bw="16" slack="0"/>
<pin id="137" dir="0" index="34" bw="16" slack="0"/>
<pin id="138" dir="0" index="35" bw="16" slack="0"/>
<pin id="139" dir="0" index="36" bw="16" slack="0"/>
<pin id="140" dir="0" index="37" bw="16" slack="0"/>
<pin id="141" dir="0" index="38" bw="16" slack="0"/>
<pin id="142" dir="0" index="39" bw="16" slack="0"/>
<pin id="143" dir="0" index="40" bw="16" slack="0"/>
<pin id="144" dir="0" index="41" bw="16" slack="0"/>
<pin id="145" dir="0" index="42" bw="16" slack="0"/>
<pin id="146" dir="0" index="43" bw="16" slack="0"/>
<pin id="147" dir="0" index="44" bw="16" slack="0"/>
<pin id="148" dir="0" index="45" bw="16" slack="0"/>
<pin id="149" dir="0" index="46" bw="16" slack="0"/>
<pin id="150" dir="0" index="47" bw="16" slack="0"/>
<pin id="151" dir="0" index="48" bw="16" slack="0"/>
<pin id="152" dir="0" index="49" bw="16" slack="0"/>
<pin id="153" dir="0" index="50" bw="16" slack="0"/>
<pin id="154" dir="0" index="51" bw="16" slack="0"/>
<pin id="155" dir="0" index="52" bw="16" slack="0"/>
<pin id="156" dir="0" index="53" bw="16" slack="0"/>
<pin id="157" dir="0" index="54" bw="16" slack="0"/>
<pin id="158" dir="0" index="55" bw="16" slack="0"/>
<pin id="159" dir="0" index="56" bw="16" slack="0"/>
<pin id="160" dir="0" index="57" bw="16" slack="0"/>
<pin id="161" dir="0" index="58" bw="16" slack="0"/>
<pin id="162" dir="0" index="59" bw="16" slack="0"/>
<pin id="163" dir="0" index="60" bw="16" slack="0"/>
<pin id="164" dir="0" index="61" bw="16" slack="0"/>
<pin id="165" dir="0" index="62" bw="16" slack="0"/>
<pin id="166" dir="0" index="63" bw="16" slack="0"/>
<pin id="167" dir="0" index="64" bw="16" slack="0"/>
<pin id="168" dir="1" index="65" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dct_2d_ret/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_write_data_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="0" index="3" bw="16" slack="0"/>
<pin id="175" dir="0" index="4" bw="16" slack="0"/>
<pin id="176" dir="0" index="5" bw="16" slack="0"/>
<pin id="177" dir="0" index="6" bw="16" slack="0"/>
<pin id="178" dir="0" index="7" bw="16" slack="0"/>
<pin id="179" dir="0" index="8" bw="16" slack="0"/>
<pin id="180" dir="0" index="9" bw="16" slack="0"/>
<pin id="181" dir="0" index="10" bw="16" slack="0"/>
<pin id="182" dir="0" index="11" bw="16" slack="0"/>
<pin id="183" dir="0" index="12" bw="16" slack="0"/>
<pin id="184" dir="0" index="13" bw="16" slack="0"/>
<pin id="185" dir="0" index="14" bw="16" slack="0"/>
<pin id="186" dir="0" index="15" bw="16" slack="0"/>
<pin id="187" dir="0" index="16" bw="16" slack="0"/>
<pin id="188" dir="0" index="17" bw="16" slack="0"/>
<pin id="189" dir="0" index="18" bw="16" slack="0"/>
<pin id="190" dir="0" index="19" bw="16" slack="0"/>
<pin id="191" dir="0" index="20" bw="16" slack="0"/>
<pin id="192" dir="0" index="21" bw="16" slack="0"/>
<pin id="193" dir="0" index="22" bw="16" slack="0"/>
<pin id="194" dir="0" index="23" bw="16" slack="0"/>
<pin id="195" dir="0" index="24" bw="16" slack="0"/>
<pin id="196" dir="0" index="25" bw="16" slack="0"/>
<pin id="197" dir="0" index="26" bw="16" slack="0"/>
<pin id="198" dir="0" index="27" bw="16" slack="0"/>
<pin id="199" dir="0" index="28" bw="16" slack="0"/>
<pin id="200" dir="0" index="29" bw="16" slack="0"/>
<pin id="201" dir="0" index="30" bw="16" slack="0"/>
<pin id="202" dir="0" index="31" bw="16" slack="0"/>
<pin id="203" dir="0" index="32" bw="16" slack="0"/>
<pin id="204" dir="0" index="33" bw="16" slack="0"/>
<pin id="205" dir="0" index="34" bw="16" slack="0"/>
<pin id="206" dir="0" index="35" bw="16" slack="0"/>
<pin id="207" dir="0" index="36" bw="16" slack="0"/>
<pin id="208" dir="0" index="37" bw="16" slack="0"/>
<pin id="209" dir="0" index="38" bw="16" slack="0"/>
<pin id="210" dir="0" index="39" bw="16" slack="0"/>
<pin id="211" dir="0" index="40" bw="16" slack="0"/>
<pin id="212" dir="0" index="41" bw="16" slack="0"/>
<pin id="213" dir="0" index="42" bw="16" slack="0"/>
<pin id="214" dir="0" index="43" bw="16" slack="0"/>
<pin id="215" dir="0" index="44" bw="16" slack="0"/>
<pin id="216" dir="0" index="45" bw="16" slack="0"/>
<pin id="217" dir="0" index="46" bw="16" slack="0"/>
<pin id="218" dir="0" index="47" bw="16" slack="0"/>
<pin id="219" dir="0" index="48" bw="16" slack="0"/>
<pin id="220" dir="0" index="49" bw="16" slack="0"/>
<pin id="221" dir="0" index="50" bw="16" slack="0"/>
<pin id="222" dir="0" index="51" bw="16" slack="0"/>
<pin id="223" dir="0" index="52" bw="16" slack="0"/>
<pin id="224" dir="0" index="53" bw="16" slack="0"/>
<pin id="225" dir="0" index="54" bw="16" slack="0"/>
<pin id="226" dir="0" index="55" bw="16" slack="0"/>
<pin id="227" dir="0" index="56" bw="16" slack="0"/>
<pin id="228" dir="0" index="57" bw="16" slack="0"/>
<pin id="229" dir="0" index="58" bw="16" slack="0"/>
<pin id="230" dir="0" index="59" bw="16" slack="0"/>
<pin id="231" dir="0" index="60" bw="16" slack="0"/>
<pin id="232" dir="0" index="61" bw="16" slack="0"/>
<pin id="233" dir="0" index="62" bw="16" slack="0"/>
<pin id="234" dir="0" index="63" bw="16" slack="0"/>
<pin id="235" dir="0" index="64" bw="16" slack="0"/>
<pin id="236" dir="0" index="65" bw="512" slack="0"/>
<pin id="237" dir="0" index="66" bw="64" slack="15"/>
<pin id="238" dir="1" index="67" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/16 "/>
</bind>
</comp>

<comp id="241" class="1004" name="buf_2d_in_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1024" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="buf_2d_in_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1024" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="buf_2d_in_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1024" slack="0"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="buf_2d_in_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1024" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="buf_2d_in_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1024" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_4/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="buf_2d_in_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1024" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_5/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="buf_2d_in_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1024" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_6/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="buf_2d_in_7_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1024" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_7/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="buf_2d_in_8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1024" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_8/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="buf_2d_in_9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1024" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_9/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="buf_2d_in_10_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1024" slack="0"/>
<pin id="293" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_10/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="buf_2d_in_11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1024" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_11/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="buf_2d_in_12_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1024" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_12/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="buf_2d_in_13_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1024" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_13/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="buf_2d_in_14_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1024" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_14/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="buf_2d_in_15_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1024" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_15/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="buf_2d_in_16_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1024" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_16/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="buf_2d_in_17_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1024" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_17/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="buf_2d_in_18_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1024" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_18/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="buf_2d_in_19_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1024" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_19/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="buf_2d_in_20_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1024" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_20/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="buf_2d_in_21_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1024" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_21/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="buf_2d_in_22_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1024" slack="0"/>
<pin id="353" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_22/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="buf_2d_in_23_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1024" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_23/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="buf_2d_in_24_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1024" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_24/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="buf_2d_in_25_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1024" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_25/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="buf_2d_in_26_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1024" slack="0"/>
<pin id="373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_26/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="buf_2d_in_27_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1024" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_27/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="buf_2d_in_28_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1024" slack="0"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_28/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="buf_2d_in_29_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1024" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_29/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="buf_2d_in_30_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1024" slack="0"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_30/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="buf_2d_in_31_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1024" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_31/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="buf_2d_in_32_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1024" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_32/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="buf_2d_in_33_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1024" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_33/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="buf_2d_in_34_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1024" slack="0"/>
<pin id="413" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_34/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="buf_2d_in_35_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1024" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_35/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="buf_2d_in_36_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1024" slack="0"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_36/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="buf_2d_in_37_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1024" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_37/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="buf_2d_in_38_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1024" slack="0"/>
<pin id="433" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_38/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="buf_2d_in_39_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1024" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_39/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="buf_2d_in_40_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1024" slack="0"/>
<pin id="443" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_40/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="buf_2d_in_41_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1024" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_41/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="buf_2d_in_42_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1024" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_42/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="buf_2d_in_43_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1024" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_43/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="buf_2d_in_44_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1024" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_44/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="buf_2d_in_45_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1024" slack="0"/>
<pin id="468" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_45/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="buf_2d_in_46_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1024" slack="0"/>
<pin id="473" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_46/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="buf_2d_in_47_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1024" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_47/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="buf_2d_in_48_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1024" slack="0"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_48/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="buf_2d_in_49_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1024" slack="0"/>
<pin id="488" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_49/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="buf_2d_in_50_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1024" slack="0"/>
<pin id="493" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_50/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="buf_2d_in_51_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1024" slack="0"/>
<pin id="498" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_51/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="buf_2d_in_52_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1024" slack="0"/>
<pin id="503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_52/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="buf_2d_in_53_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1024" slack="0"/>
<pin id="508" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_53/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="buf_2d_in_54_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1024" slack="0"/>
<pin id="513" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_54/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="buf_2d_in_55_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1024" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_55/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="buf_2d_in_56_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1024" slack="0"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_56/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="buf_2d_in_57_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1024" slack="0"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_57/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="buf_2d_in_58_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1024" slack="0"/>
<pin id="533" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_58/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="buf_2d_in_59_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1024" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_59/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="buf_2d_in_60_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1024" slack="0"/>
<pin id="543" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_60/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="buf_2d_in_61_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1024" slack="0"/>
<pin id="548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_61/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="buf_2d_in_62_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1024" slack="0"/>
<pin id="553" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_62/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="buf_2d_in_63_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1024" slack="0"/>
<pin id="558" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_63/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="buf_2d_out_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1024" slack="0"/>
<pin id="563" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out/16 "/>
</bind>
</comp>

<comp id="566" class="1004" name="buf_2d_out_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1024" slack="0"/>
<pin id="568" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_1/16 "/>
</bind>
</comp>

<comp id="571" class="1004" name="buf_2d_out_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1024" slack="0"/>
<pin id="573" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_2/16 "/>
</bind>
</comp>

<comp id="576" class="1004" name="buf_2d_out_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1024" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_3/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="buf_2d_out_4_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1024" slack="0"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_4/16 "/>
</bind>
</comp>

<comp id="586" class="1004" name="buf_2d_out_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1024" slack="0"/>
<pin id="588" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_5/16 "/>
</bind>
</comp>

<comp id="591" class="1004" name="buf_2d_out_6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1024" slack="0"/>
<pin id="593" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_6/16 "/>
</bind>
</comp>

<comp id="596" class="1004" name="buf_2d_out_7_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1024" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_7/16 "/>
</bind>
</comp>

<comp id="601" class="1004" name="buf_2d_out_8_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1024" slack="0"/>
<pin id="603" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_8/16 "/>
</bind>
</comp>

<comp id="606" class="1004" name="buf_2d_out_9_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1024" slack="0"/>
<pin id="608" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_9/16 "/>
</bind>
</comp>

<comp id="611" class="1004" name="buf_2d_out_10_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1024" slack="0"/>
<pin id="613" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_10/16 "/>
</bind>
</comp>

<comp id="616" class="1004" name="buf_2d_out_11_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1024" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_11/16 "/>
</bind>
</comp>

<comp id="621" class="1004" name="buf_2d_out_12_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1024" slack="0"/>
<pin id="623" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_12/16 "/>
</bind>
</comp>

<comp id="626" class="1004" name="buf_2d_out_13_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1024" slack="0"/>
<pin id="628" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_13/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="buf_2d_out_14_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1024" slack="0"/>
<pin id="633" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_14/16 "/>
</bind>
</comp>

<comp id="636" class="1004" name="buf_2d_out_15_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1024" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_15/16 "/>
</bind>
</comp>

<comp id="641" class="1004" name="buf_2d_out_16_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1024" slack="0"/>
<pin id="643" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_16/16 "/>
</bind>
</comp>

<comp id="646" class="1004" name="buf_2d_out_17_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1024" slack="0"/>
<pin id="648" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_17/16 "/>
</bind>
</comp>

<comp id="651" class="1004" name="buf_2d_out_18_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1024" slack="0"/>
<pin id="653" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_18/16 "/>
</bind>
</comp>

<comp id="656" class="1004" name="buf_2d_out_19_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1024" slack="0"/>
<pin id="658" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_19/16 "/>
</bind>
</comp>

<comp id="661" class="1004" name="buf_2d_out_20_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1024" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_20/16 "/>
</bind>
</comp>

<comp id="666" class="1004" name="buf_2d_out_21_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1024" slack="0"/>
<pin id="668" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_21/16 "/>
</bind>
</comp>

<comp id="671" class="1004" name="buf_2d_out_22_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1024" slack="0"/>
<pin id="673" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_22/16 "/>
</bind>
</comp>

<comp id="676" class="1004" name="buf_2d_out_23_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1024" slack="0"/>
<pin id="678" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_23/16 "/>
</bind>
</comp>

<comp id="681" class="1004" name="buf_2d_out_24_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1024" slack="0"/>
<pin id="683" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_24/16 "/>
</bind>
</comp>

<comp id="686" class="1004" name="buf_2d_out_25_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1024" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_25/16 "/>
</bind>
</comp>

<comp id="691" class="1004" name="buf_2d_out_26_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1024" slack="0"/>
<pin id="693" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_26/16 "/>
</bind>
</comp>

<comp id="696" class="1004" name="buf_2d_out_27_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1024" slack="0"/>
<pin id="698" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_27/16 "/>
</bind>
</comp>

<comp id="701" class="1004" name="buf_2d_out_28_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1024" slack="0"/>
<pin id="703" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_28/16 "/>
</bind>
</comp>

<comp id="706" class="1004" name="buf_2d_out_29_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1024" slack="0"/>
<pin id="708" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_29/16 "/>
</bind>
</comp>

<comp id="711" class="1004" name="buf_2d_out_30_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1024" slack="0"/>
<pin id="713" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_30/16 "/>
</bind>
</comp>

<comp id="716" class="1004" name="buf_2d_out_31_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1024" slack="0"/>
<pin id="718" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_31/16 "/>
</bind>
</comp>

<comp id="721" class="1004" name="buf_2d_out_32_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1024" slack="0"/>
<pin id="723" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_32/16 "/>
</bind>
</comp>

<comp id="726" class="1004" name="buf_2d_out_33_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1024" slack="0"/>
<pin id="728" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_33/16 "/>
</bind>
</comp>

<comp id="731" class="1004" name="buf_2d_out_34_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1024" slack="0"/>
<pin id="733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_34/16 "/>
</bind>
</comp>

<comp id="736" class="1004" name="buf_2d_out_35_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1024" slack="0"/>
<pin id="738" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_35/16 "/>
</bind>
</comp>

<comp id="741" class="1004" name="buf_2d_out_36_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1024" slack="0"/>
<pin id="743" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_36/16 "/>
</bind>
</comp>

<comp id="746" class="1004" name="buf_2d_out_37_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1024" slack="0"/>
<pin id="748" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_37/16 "/>
</bind>
</comp>

<comp id="751" class="1004" name="buf_2d_out_38_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1024" slack="0"/>
<pin id="753" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_38/16 "/>
</bind>
</comp>

<comp id="756" class="1004" name="buf_2d_out_39_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1024" slack="0"/>
<pin id="758" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_39/16 "/>
</bind>
</comp>

<comp id="761" class="1004" name="buf_2d_out_40_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1024" slack="0"/>
<pin id="763" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_40/16 "/>
</bind>
</comp>

<comp id="766" class="1004" name="buf_2d_out_41_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1024" slack="0"/>
<pin id="768" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_41/16 "/>
</bind>
</comp>

<comp id="771" class="1004" name="buf_2d_out_42_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1024" slack="0"/>
<pin id="773" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_42/16 "/>
</bind>
</comp>

<comp id="776" class="1004" name="buf_2d_out_43_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1024" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_43/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="buf_2d_out_44_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1024" slack="0"/>
<pin id="783" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_44/16 "/>
</bind>
</comp>

<comp id="786" class="1004" name="buf_2d_out_45_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1024" slack="0"/>
<pin id="788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_45/16 "/>
</bind>
</comp>

<comp id="791" class="1004" name="buf_2d_out_46_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1024" slack="0"/>
<pin id="793" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_46/16 "/>
</bind>
</comp>

<comp id="796" class="1004" name="buf_2d_out_47_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1024" slack="0"/>
<pin id="798" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_47/16 "/>
</bind>
</comp>

<comp id="801" class="1004" name="buf_2d_out_48_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1024" slack="0"/>
<pin id="803" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_48/16 "/>
</bind>
</comp>

<comp id="806" class="1004" name="buf_2d_out_49_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1024" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_49/16 "/>
</bind>
</comp>

<comp id="811" class="1004" name="buf_2d_out_50_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1024" slack="0"/>
<pin id="813" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_50/16 "/>
</bind>
</comp>

<comp id="816" class="1004" name="buf_2d_out_51_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1024" slack="0"/>
<pin id="818" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_51/16 "/>
</bind>
</comp>

<comp id="821" class="1004" name="buf_2d_out_52_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1024" slack="0"/>
<pin id="823" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_52/16 "/>
</bind>
</comp>

<comp id="826" class="1004" name="buf_2d_out_53_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1024" slack="0"/>
<pin id="828" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_53/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="buf_2d_out_54_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1024" slack="0"/>
<pin id="833" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_54/16 "/>
</bind>
</comp>

<comp id="836" class="1004" name="buf_2d_out_55_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1024" slack="0"/>
<pin id="838" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_55/16 "/>
</bind>
</comp>

<comp id="841" class="1004" name="buf_2d_out_56_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1024" slack="0"/>
<pin id="843" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_56/16 "/>
</bind>
</comp>

<comp id="846" class="1004" name="buf_2d_out_57_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1024" slack="0"/>
<pin id="848" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_57/16 "/>
</bind>
</comp>

<comp id="851" class="1004" name="buf_2d_out_58_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1024" slack="0"/>
<pin id="853" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_58/16 "/>
</bind>
</comp>

<comp id="856" class="1004" name="buf_2d_out_59_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1024" slack="0"/>
<pin id="858" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_59/16 "/>
</bind>
</comp>

<comp id="861" class="1004" name="buf_2d_out_60_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1024" slack="0"/>
<pin id="863" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_60/16 "/>
</bind>
</comp>

<comp id="866" class="1004" name="buf_2d_out_61_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1024" slack="0"/>
<pin id="868" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_61/16 "/>
</bind>
</comp>

<comp id="871" class="1004" name="buf_2d_out_62_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1024" slack="0"/>
<pin id="873" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_62/16 "/>
</bind>
</comp>

<comp id="876" class="1004" name="buf_2d_out_63_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1024" slack="0"/>
<pin id="878" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_out_63/16 "/>
</bind>
</comp>

<comp id="881" class="1005" name="input_r_read_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="886" class="1005" name="output_r_c_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="64" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_r_c "/>
</bind>
</comp>

<comp id="892" class="1005" name="buf_2d_out_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="1"/>
<pin id="894" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out "/>
</bind>
</comp>

<comp id="897" class="1005" name="buf_2d_out_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="1"/>
<pin id="899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="buf_2d_out_2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_2 "/>
</bind>
</comp>

<comp id="907" class="1005" name="buf_2d_out_3_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_3 "/>
</bind>
</comp>

<comp id="912" class="1005" name="buf_2d_out_4_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="1"/>
<pin id="914" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_4 "/>
</bind>
</comp>

<comp id="917" class="1005" name="buf_2d_out_5_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="1"/>
<pin id="919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_5 "/>
</bind>
</comp>

<comp id="922" class="1005" name="buf_2d_out_6_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="1"/>
<pin id="924" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_6 "/>
</bind>
</comp>

<comp id="927" class="1005" name="buf_2d_out_7_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="1"/>
<pin id="929" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_7 "/>
</bind>
</comp>

<comp id="932" class="1005" name="buf_2d_out_8_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="1"/>
<pin id="934" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_8 "/>
</bind>
</comp>

<comp id="937" class="1005" name="buf_2d_out_9_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="1"/>
<pin id="939" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_9 "/>
</bind>
</comp>

<comp id="942" class="1005" name="buf_2d_out_10_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="1"/>
<pin id="944" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_10 "/>
</bind>
</comp>

<comp id="947" class="1005" name="buf_2d_out_11_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="1"/>
<pin id="949" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_11 "/>
</bind>
</comp>

<comp id="952" class="1005" name="buf_2d_out_12_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="1"/>
<pin id="954" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_12 "/>
</bind>
</comp>

<comp id="957" class="1005" name="buf_2d_out_13_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="16" slack="1"/>
<pin id="959" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_13 "/>
</bind>
</comp>

<comp id="962" class="1005" name="buf_2d_out_14_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="1"/>
<pin id="964" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_14 "/>
</bind>
</comp>

<comp id="967" class="1005" name="buf_2d_out_15_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="1"/>
<pin id="969" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_15 "/>
</bind>
</comp>

<comp id="972" class="1005" name="buf_2d_out_16_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="1"/>
<pin id="974" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_16 "/>
</bind>
</comp>

<comp id="977" class="1005" name="buf_2d_out_17_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="1"/>
<pin id="979" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_17 "/>
</bind>
</comp>

<comp id="982" class="1005" name="buf_2d_out_18_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="1"/>
<pin id="984" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_18 "/>
</bind>
</comp>

<comp id="987" class="1005" name="buf_2d_out_19_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="1"/>
<pin id="989" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_19 "/>
</bind>
</comp>

<comp id="992" class="1005" name="buf_2d_out_20_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="1"/>
<pin id="994" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_20 "/>
</bind>
</comp>

<comp id="997" class="1005" name="buf_2d_out_21_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="1"/>
<pin id="999" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_21 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="buf_2d_out_22_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="1"/>
<pin id="1004" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_22 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="buf_2d_out_23_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_23 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="buf_2d_out_24_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="1"/>
<pin id="1014" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_24 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="buf_2d_out_25_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="1"/>
<pin id="1019" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_25 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="buf_2d_out_26_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_26 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="buf_2d_out_27_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="1"/>
<pin id="1029" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_27 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="buf_2d_out_28_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="1"/>
<pin id="1034" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_28 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="buf_2d_out_29_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="1"/>
<pin id="1039" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_29 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="buf_2d_out_30_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_30 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="buf_2d_out_31_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="1"/>
<pin id="1049" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_31 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="buf_2d_out_32_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="1"/>
<pin id="1054" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_32 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="buf_2d_out_33_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="1"/>
<pin id="1059" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_33 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="buf_2d_out_34_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="1"/>
<pin id="1064" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_34 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="buf_2d_out_35_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="1"/>
<pin id="1069" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_35 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="buf_2d_out_36_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="1"/>
<pin id="1074" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_36 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="buf_2d_out_37_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_37 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="buf_2d_out_38_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="1"/>
<pin id="1084" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_38 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="buf_2d_out_39_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="1"/>
<pin id="1089" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_39 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="buf_2d_out_40_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="1"/>
<pin id="1094" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_40 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="buf_2d_out_41_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_41 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="buf_2d_out_42_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="1"/>
<pin id="1104" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_42 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="buf_2d_out_43_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="1"/>
<pin id="1109" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_43 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="buf_2d_out_44_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="1"/>
<pin id="1114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_44 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="buf_2d_out_45_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="1"/>
<pin id="1119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_45 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="buf_2d_out_46_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="1"/>
<pin id="1124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_46 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="buf_2d_out_47_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="1"/>
<pin id="1129" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_47 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="buf_2d_out_48_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="1"/>
<pin id="1134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_48 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="buf_2d_out_49_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="1"/>
<pin id="1139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_49 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="buf_2d_out_50_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="1"/>
<pin id="1144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_50 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="buf_2d_out_51_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="1"/>
<pin id="1149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_51 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="buf_2d_out_52_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="1"/>
<pin id="1154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_52 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="buf_2d_out_53_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="1"/>
<pin id="1159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_53 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="buf_2d_out_54_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="1"/>
<pin id="1164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_54 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="buf_2d_out_55_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="1"/>
<pin id="1169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_55 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="buf_2d_out_56_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="1"/>
<pin id="1174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_56 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="buf_2d_out_57_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="1"/>
<pin id="1179" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_57 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="buf_2d_out_58_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="1"/>
<pin id="1184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_58 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="buf_2d_out_59_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="1"/>
<pin id="1189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_59 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="buf_2d_out_60_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="1"/>
<pin id="1194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_60 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="buf_2d_out_61_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="1"/>
<pin id="1199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_61 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="buf_2d_out_62_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="1"/>
<pin id="1204" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_62 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="buf_2d_out_63_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="16" slack="1"/>
<pin id="1209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="76" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="170" pin=65"/></net>

<net id="244"><net_src comp="95" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="249"><net_src comp="95" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="254"><net_src comp="95" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="102" pin=3"/></net>

<net id="259"><net_src comp="95" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="264"><net_src comp="95" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="102" pin=5"/></net>

<net id="269"><net_src comp="95" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="102" pin=6"/></net>

<net id="274"><net_src comp="95" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="102" pin=7"/></net>

<net id="279"><net_src comp="95" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="102" pin=8"/></net>

<net id="284"><net_src comp="95" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="102" pin=9"/></net>

<net id="289"><net_src comp="95" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="102" pin=10"/></net>

<net id="294"><net_src comp="95" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="102" pin=11"/></net>

<net id="299"><net_src comp="95" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="102" pin=12"/></net>

<net id="304"><net_src comp="95" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="102" pin=13"/></net>

<net id="309"><net_src comp="95" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="102" pin=14"/></net>

<net id="314"><net_src comp="95" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="102" pin=15"/></net>

<net id="319"><net_src comp="95" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="102" pin=16"/></net>

<net id="324"><net_src comp="95" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="102" pin=17"/></net>

<net id="329"><net_src comp="95" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="102" pin=18"/></net>

<net id="334"><net_src comp="95" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="102" pin=19"/></net>

<net id="339"><net_src comp="95" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="102" pin=20"/></net>

<net id="344"><net_src comp="95" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="102" pin=21"/></net>

<net id="349"><net_src comp="95" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="102" pin=22"/></net>

<net id="354"><net_src comp="95" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="102" pin=23"/></net>

<net id="359"><net_src comp="95" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="102" pin=24"/></net>

<net id="364"><net_src comp="95" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="102" pin=25"/></net>

<net id="369"><net_src comp="95" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="102" pin=26"/></net>

<net id="374"><net_src comp="95" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="102" pin=27"/></net>

<net id="379"><net_src comp="95" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="102" pin=28"/></net>

<net id="384"><net_src comp="95" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="102" pin=29"/></net>

<net id="389"><net_src comp="95" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="102" pin=30"/></net>

<net id="394"><net_src comp="95" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="102" pin=31"/></net>

<net id="399"><net_src comp="95" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="102" pin=32"/></net>

<net id="404"><net_src comp="95" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="102" pin=33"/></net>

<net id="409"><net_src comp="95" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="102" pin=34"/></net>

<net id="414"><net_src comp="95" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="102" pin=35"/></net>

<net id="419"><net_src comp="95" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="102" pin=36"/></net>

<net id="424"><net_src comp="95" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="102" pin=37"/></net>

<net id="429"><net_src comp="95" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="102" pin=38"/></net>

<net id="434"><net_src comp="95" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="102" pin=39"/></net>

<net id="439"><net_src comp="95" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="102" pin=40"/></net>

<net id="444"><net_src comp="95" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="102" pin=41"/></net>

<net id="449"><net_src comp="95" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="102" pin=42"/></net>

<net id="454"><net_src comp="95" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="102" pin=43"/></net>

<net id="459"><net_src comp="95" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="102" pin=44"/></net>

<net id="464"><net_src comp="95" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="102" pin=45"/></net>

<net id="469"><net_src comp="95" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="102" pin=46"/></net>

<net id="474"><net_src comp="95" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="102" pin=47"/></net>

<net id="479"><net_src comp="95" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="102" pin=48"/></net>

<net id="484"><net_src comp="95" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="102" pin=49"/></net>

<net id="489"><net_src comp="95" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="102" pin=50"/></net>

<net id="494"><net_src comp="95" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="102" pin=51"/></net>

<net id="499"><net_src comp="95" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="102" pin=52"/></net>

<net id="504"><net_src comp="95" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="102" pin=53"/></net>

<net id="509"><net_src comp="95" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="102" pin=54"/></net>

<net id="514"><net_src comp="95" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="102" pin=55"/></net>

<net id="519"><net_src comp="95" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="102" pin=56"/></net>

<net id="524"><net_src comp="95" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="102" pin=57"/></net>

<net id="529"><net_src comp="95" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="102" pin=58"/></net>

<net id="534"><net_src comp="95" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="102" pin=59"/></net>

<net id="539"><net_src comp="95" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="102" pin=60"/></net>

<net id="544"><net_src comp="95" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="102" pin=61"/></net>

<net id="549"><net_src comp="95" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="102" pin=62"/></net>

<net id="554"><net_src comp="95" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="102" pin=63"/></net>

<net id="559"><net_src comp="95" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="102" pin=64"/></net>

<net id="564"><net_src comp="102" pin="65"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="569"><net_src comp="102" pin="65"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="574"><net_src comp="102" pin="65"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="579"><net_src comp="102" pin="65"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="584"><net_src comp="102" pin="65"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="589"><net_src comp="102" pin="65"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="594"><net_src comp="102" pin="65"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="170" pin=7"/></net>

<net id="599"><net_src comp="102" pin="65"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="170" pin=8"/></net>

<net id="604"><net_src comp="102" pin="65"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="170" pin=9"/></net>

<net id="609"><net_src comp="102" pin="65"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="170" pin=10"/></net>

<net id="614"><net_src comp="102" pin="65"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="170" pin=11"/></net>

<net id="619"><net_src comp="102" pin="65"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="170" pin=12"/></net>

<net id="624"><net_src comp="102" pin="65"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="170" pin=13"/></net>

<net id="629"><net_src comp="102" pin="65"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="170" pin=14"/></net>

<net id="634"><net_src comp="102" pin="65"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="170" pin=15"/></net>

<net id="639"><net_src comp="102" pin="65"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="170" pin=16"/></net>

<net id="644"><net_src comp="102" pin="65"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="170" pin=17"/></net>

<net id="649"><net_src comp="102" pin="65"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="170" pin=18"/></net>

<net id="654"><net_src comp="102" pin="65"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="170" pin=19"/></net>

<net id="659"><net_src comp="102" pin="65"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="170" pin=20"/></net>

<net id="664"><net_src comp="102" pin="65"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="170" pin=21"/></net>

<net id="669"><net_src comp="102" pin="65"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="170" pin=22"/></net>

<net id="674"><net_src comp="102" pin="65"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="170" pin=23"/></net>

<net id="679"><net_src comp="102" pin="65"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="170" pin=24"/></net>

<net id="684"><net_src comp="102" pin="65"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="170" pin=25"/></net>

<net id="689"><net_src comp="102" pin="65"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="170" pin=26"/></net>

<net id="694"><net_src comp="102" pin="65"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="170" pin=27"/></net>

<net id="699"><net_src comp="102" pin="65"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="170" pin=28"/></net>

<net id="704"><net_src comp="102" pin="65"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="170" pin=29"/></net>

<net id="709"><net_src comp="102" pin="65"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="170" pin=30"/></net>

<net id="714"><net_src comp="102" pin="65"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="170" pin=31"/></net>

<net id="719"><net_src comp="102" pin="65"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="170" pin=32"/></net>

<net id="724"><net_src comp="102" pin="65"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="170" pin=33"/></net>

<net id="729"><net_src comp="102" pin="65"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="170" pin=34"/></net>

<net id="734"><net_src comp="102" pin="65"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="170" pin=35"/></net>

<net id="739"><net_src comp="102" pin="65"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="170" pin=36"/></net>

<net id="744"><net_src comp="102" pin="65"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="170" pin=37"/></net>

<net id="749"><net_src comp="102" pin="65"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="170" pin=38"/></net>

<net id="754"><net_src comp="102" pin="65"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="170" pin=39"/></net>

<net id="759"><net_src comp="102" pin="65"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="170" pin=40"/></net>

<net id="764"><net_src comp="102" pin="65"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="170" pin=41"/></net>

<net id="769"><net_src comp="102" pin="65"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="170" pin=42"/></net>

<net id="774"><net_src comp="102" pin="65"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="170" pin=43"/></net>

<net id="779"><net_src comp="102" pin="65"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="170" pin=44"/></net>

<net id="784"><net_src comp="102" pin="65"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="170" pin=45"/></net>

<net id="789"><net_src comp="102" pin="65"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="170" pin=46"/></net>

<net id="794"><net_src comp="102" pin="65"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="170" pin=47"/></net>

<net id="799"><net_src comp="102" pin="65"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="170" pin=48"/></net>

<net id="804"><net_src comp="102" pin="65"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="170" pin=49"/></net>

<net id="809"><net_src comp="102" pin="65"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="170" pin=50"/></net>

<net id="814"><net_src comp="102" pin="65"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="170" pin=51"/></net>

<net id="819"><net_src comp="102" pin="65"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="170" pin=52"/></net>

<net id="824"><net_src comp="102" pin="65"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="170" pin=53"/></net>

<net id="829"><net_src comp="102" pin="65"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="170" pin=54"/></net>

<net id="834"><net_src comp="102" pin="65"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="170" pin=55"/></net>

<net id="839"><net_src comp="102" pin="65"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="170" pin=56"/></net>

<net id="844"><net_src comp="102" pin="65"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="170" pin=57"/></net>

<net id="849"><net_src comp="102" pin="65"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="170" pin=58"/></net>

<net id="854"><net_src comp="102" pin="65"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="170" pin=59"/></net>

<net id="859"><net_src comp="102" pin="65"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="170" pin=60"/></net>

<net id="864"><net_src comp="102" pin="65"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="170" pin=61"/></net>

<net id="869"><net_src comp="102" pin="65"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="170" pin=62"/></net>

<net id="874"><net_src comp="102" pin="65"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="170" pin=63"/></net>

<net id="879"><net_src comp="102" pin="65"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="170" pin=64"/></net>

<net id="884"><net_src comp="82" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="889"><net_src comp="72" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="170" pin=66"/></net>

<net id="895"><net_src comp="561" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="900"><net_src comp="566" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="905"><net_src comp="571" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="910"><net_src comp="576" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="915"><net_src comp="581" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="920"><net_src comp="586" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="925"><net_src comp="591" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="170" pin=7"/></net>

<net id="930"><net_src comp="596" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="170" pin=8"/></net>

<net id="935"><net_src comp="601" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="170" pin=9"/></net>

<net id="940"><net_src comp="606" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="170" pin=10"/></net>

<net id="945"><net_src comp="611" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="170" pin=11"/></net>

<net id="950"><net_src comp="616" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="170" pin=12"/></net>

<net id="955"><net_src comp="621" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="170" pin=13"/></net>

<net id="960"><net_src comp="626" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="170" pin=14"/></net>

<net id="965"><net_src comp="631" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="170" pin=15"/></net>

<net id="970"><net_src comp="636" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="170" pin=16"/></net>

<net id="975"><net_src comp="641" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="170" pin=17"/></net>

<net id="980"><net_src comp="646" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="170" pin=18"/></net>

<net id="985"><net_src comp="651" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="170" pin=19"/></net>

<net id="990"><net_src comp="656" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="170" pin=20"/></net>

<net id="995"><net_src comp="661" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="170" pin=21"/></net>

<net id="1000"><net_src comp="666" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="170" pin=22"/></net>

<net id="1005"><net_src comp="671" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="170" pin=23"/></net>

<net id="1010"><net_src comp="676" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="170" pin=24"/></net>

<net id="1015"><net_src comp="681" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="170" pin=25"/></net>

<net id="1020"><net_src comp="686" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="170" pin=26"/></net>

<net id="1025"><net_src comp="691" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="170" pin=27"/></net>

<net id="1030"><net_src comp="696" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="170" pin=28"/></net>

<net id="1035"><net_src comp="701" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="170" pin=29"/></net>

<net id="1040"><net_src comp="706" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="170" pin=30"/></net>

<net id="1045"><net_src comp="711" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="170" pin=31"/></net>

<net id="1050"><net_src comp="716" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="170" pin=32"/></net>

<net id="1055"><net_src comp="721" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="170" pin=33"/></net>

<net id="1060"><net_src comp="726" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="170" pin=34"/></net>

<net id="1065"><net_src comp="731" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="170" pin=35"/></net>

<net id="1070"><net_src comp="736" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="170" pin=36"/></net>

<net id="1075"><net_src comp="741" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="170" pin=37"/></net>

<net id="1080"><net_src comp="746" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="170" pin=38"/></net>

<net id="1085"><net_src comp="751" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="170" pin=39"/></net>

<net id="1090"><net_src comp="756" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="170" pin=40"/></net>

<net id="1095"><net_src comp="761" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="170" pin=41"/></net>

<net id="1100"><net_src comp="766" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="170" pin=42"/></net>

<net id="1105"><net_src comp="771" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="170" pin=43"/></net>

<net id="1110"><net_src comp="776" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="170" pin=44"/></net>

<net id="1115"><net_src comp="781" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="170" pin=45"/></net>

<net id="1120"><net_src comp="786" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="170" pin=46"/></net>

<net id="1125"><net_src comp="791" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="170" pin=47"/></net>

<net id="1130"><net_src comp="796" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="170" pin=48"/></net>

<net id="1135"><net_src comp="801" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="170" pin=49"/></net>

<net id="1140"><net_src comp="806" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="170" pin=50"/></net>

<net id="1145"><net_src comp="811" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="170" pin=51"/></net>

<net id="1150"><net_src comp="816" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="170" pin=52"/></net>

<net id="1155"><net_src comp="821" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="170" pin=53"/></net>

<net id="1160"><net_src comp="826" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="170" pin=54"/></net>

<net id="1165"><net_src comp="831" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="170" pin=55"/></net>

<net id="1170"><net_src comp="836" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="170" pin=56"/></net>

<net id="1175"><net_src comp="841" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="170" pin=57"/></net>

<net id="1180"><net_src comp="846" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="170" pin=58"/></net>

<net id="1185"><net_src comp="851" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="170" pin=59"/></net>

<net id="1190"><net_src comp="856" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="170" pin=60"/></net>

<net id="1195"><net_src comp="861" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="170" pin=61"/></net>

<net id="1200"><net_src comp="866" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="170" pin=62"/></net>

<net id="1205"><net_src comp="871" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="170" pin=63"/></net>

<net id="1210"><net_src comp="876" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="170" pin=64"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 17 }
 - Input state : 
	Port: dct : gmem | {2 3 }
	Port: dct : input_r | {1 }
	Port: dct : output_r | {1 }
  - Chain level:
	State 1
		call_ln7 : 1
	State 2
	State 3
		buf_2d_in : 1
		buf_2d_in_1 : 1
		buf_2d_in_2 : 1
		buf_2d_in_3 : 1
		buf_2d_in_4 : 1
		buf_2d_in_5 : 1
		buf_2d_in_6 : 1
		buf_2d_in_7 : 1
		buf_2d_in_8 : 1
		buf_2d_in_9 : 1
		buf_2d_in_10 : 1
		buf_2d_in_11 : 1
		buf_2d_in_12 : 1
		buf_2d_in_13 : 1
		buf_2d_in_14 : 1
		buf_2d_in_15 : 1
		buf_2d_in_16 : 1
		buf_2d_in_17 : 1
		buf_2d_in_18 : 1
		buf_2d_in_19 : 1
		buf_2d_in_20 : 1
		buf_2d_in_21 : 1
		buf_2d_in_22 : 1
		buf_2d_in_23 : 1
		buf_2d_in_24 : 1
		buf_2d_in_25 : 1
		buf_2d_in_26 : 1
		buf_2d_in_27 : 1
		buf_2d_in_28 : 1
		buf_2d_in_29 : 1
		buf_2d_in_30 : 1
		buf_2d_in_31 : 1
		buf_2d_in_32 : 1
		buf_2d_in_33 : 1
		buf_2d_in_34 : 1
		buf_2d_in_35 : 1
		buf_2d_in_36 : 1
		buf_2d_in_37 : 1
		buf_2d_in_38 : 1
		buf_2d_in_39 : 1
		buf_2d_in_40 : 1
		buf_2d_in_41 : 1
		buf_2d_in_42 : 1
		buf_2d_in_43 : 1
		buf_2d_in_44 : 1
		buf_2d_in_45 : 1
		buf_2d_in_46 : 1
		buf_2d_in_47 : 1
		buf_2d_in_48 : 1
		buf_2d_in_49 : 1
		buf_2d_in_50 : 1
		buf_2d_in_51 : 1
		buf_2d_in_52 : 1
		buf_2d_in_53 : 1
		buf_2d_in_54 : 1
		buf_2d_in_55 : 1
		buf_2d_in_56 : 1
		buf_2d_in_57 : 1
		buf_2d_in_58 : 1
		buf_2d_in_59 : 1
		buf_2d_in_60 : 1
		buf_2d_in_61 : 1
		buf_2d_in_62 : 1
		buf_2d_in_63 : 1
		dct_2d_ret : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		buf_2d_out : 1
		buf_2d_out_1 : 1
		buf_2d_out_2 : 1
		buf_2d_out_3 : 1
		buf_2d_out_4 : 1
		buf_2d_out_5 : 1
		buf_2d_out_6 : 1
		buf_2d_out_7 : 1
		buf_2d_out_8 : 1
		buf_2d_out_9 : 1
		buf_2d_out_10 : 1
		buf_2d_out_11 : 1
		buf_2d_out_12 : 1
		buf_2d_out_13 : 1
		buf_2d_out_14 : 1
		buf_2d_out_15 : 1
		buf_2d_out_16 : 1
		buf_2d_out_17 : 1
		buf_2d_out_18 : 1
		buf_2d_out_19 : 1
		buf_2d_out_20 : 1
		buf_2d_out_21 : 1
		buf_2d_out_22 : 1
		buf_2d_out_23 : 1
		buf_2d_out_24 : 1
		buf_2d_out_25 : 1
		buf_2d_out_26 : 1
		buf_2d_out_27 : 1
		buf_2d_out_28 : 1
		buf_2d_out_29 : 1
		buf_2d_out_30 : 1
		buf_2d_out_31 : 1
		buf_2d_out_32 : 1
		buf_2d_out_33 : 1
		buf_2d_out_34 : 1
		buf_2d_out_35 : 1
		buf_2d_out_36 : 1
		buf_2d_out_37 : 1
		buf_2d_out_38 : 1
		buf_2d_out_39 : 1
		buf_2d_out_40 : 1
		buf_2d_out_41 : 1
		buf_2d_out_42 : 1
		buf_2d_out_43 : 1
		buf_2d_out_44 : 1
		buf_2d_out_45 : 1
		buf_2d_out_46 : 1
		buf_2d_out_47 : 1
		buf_2d_out_48 : 1
		buf_2d_out_49 : 1
		buf_2d_out_50 : 1
		buf_2d_out_51 : 1
		buf_2d_out_52 : 1
		buf_2d_out_53 : 1
		buf_2d_out_54 : 1
		buf_2d_out_55 : 1
		buf_2d_out_56 : 1
		buf_2d_out_57 : 1
		buf_2d_out_58 : 1
		buf_2d_out_59 : 1
		buf_2d_out_60 : 1
		buf_2d_out_61 : 1
		buf_2d_out_62 : 1
		buf_2d_out_63 : 1
		call_ln107 : 2
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          | call_ln7_entry_proc_fu_88 |    0    |    0    |    0    |    0    |
|   call   |    grp_read_data_fu_95    |    0    |  0.387  |   4099  |   1130  |
|          |     grp_dct_2d_fu_102     |   224   | 115.662 |   9920  |   9168  |
|          |   grp_write_data_fu_170   |    0    |  25.542 |   2623  |   1289  |
|----------|---------------------------|---------|---------|---------|---------|
|   read   |  output_r_read_read_fu_76 |    0    |    0    |    0    |    0    |
|          |  input_r_read_read_fu_82  |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |      buf_2d_in_fu_241     |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_1_fu_246    |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_2_fu_251    |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_3_fu_256    |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_4_fu_261    |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_5_fu_266    |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_6_fu_271    |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_7_fu_276    |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_8_fu_281    |    0    |    0    |    0    |    0    |
|          |     buf_2d_in_9_fu_286    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_10_fu_291    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_11_fu_296    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_12_fu_301    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_13_fu_306    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_14_fu_311    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_15_fu_316    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_16_fu_321    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_17_fu_326    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_18_fu_331    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_19_fu_336    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_20_fu_341    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_21_fu_346    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_22_fu_351    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_23_fu_356    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_24_fu_361    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_25_fu_366    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_26_fu_371    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_27_fu_376    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_28_fu_381    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_29_fu_386    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_30_fu_391    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_31_fu_396    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_32_fu_401    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_33_fu_406    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_34_fu_411    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_35_fu_416    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_36_fu_421    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_37_fu_426    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_38_fu_431    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_39_fu_436    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_40_fu_441    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_41_fu_446    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_42_fu_451    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_43_fu_456    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_44_fu_461    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_45_fu_466    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_46_fu_471    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_47_fu_476    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_48_fu_481    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_49_fu_486    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_50_fu_491    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_51_fu_496    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_52_fu_501    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_53_fu_506    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_54_fu_511    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_55_fu_516    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_56_fu_521    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_57_fu_526    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_58_fu_531    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_59_fu_536    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_60_fu_541    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_61_fu_546    |    0    |    0    |    0    |    0    |
|          |    buf_2d_in_62_fu_551    |    0    |    0    |    0    |    0    |
|extractvalue|    buf_2d_in_63_fu_556    |    0    |    0    |    0    |    0    |
|          |     buf_2d_out_fu_561     |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_1_fu_566    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_2_fu_571    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_3_fu_576    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_4_fu_581    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_5_fu_586    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_6_fu_591    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_7_fu_596    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_8_fu_601    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_9_fu_606    |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_10_fu_611   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_11_fu_616   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_12_fu_621   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_13_fu_626   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_14_fu_631   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_15_fu_636   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_16_fu_641   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_17_fu_646   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_18_fu_651   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_19_fu_656   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_20_fu_661   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_21_fu_666   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_22_fu_671   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_23_fu_676   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_24_fu_681   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_25_fu_686   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_26_fu_691   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_27_fu_696   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_28_fu_701   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_29_fu_706   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_30_fu_711   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_31_fu_716   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_32_fu_721   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_33_fu_726   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_34_fu_731   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_35_fu_736   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_36_fu_741   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_37_fu_746   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_38_fu_751   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_39_fu_756   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_40_fu_761   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_41_fu_766   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_42_fu_771   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_43_fu_776   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_44_fu_781   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_45_fu_786   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_46_fu_791   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_47_fu_796   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_48_fu_801   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_49_fu_806   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_50_fu_811   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_51_fu_816   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_52_fu_821   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_53_fu_826   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_54_fu_831   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_55_fu_836   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_56_fu_841   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_57_fu_846   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_58_fu_851   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_59_fu_856   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_60_fu_861   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_61_fu_866   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_62_fu_871   |    0    |    0    |    0    |    0    |
|          |    buf_2d_out_63_fu_876   |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |   224   | 141.591 |  16642  |  11587  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| buf_2d_out_10_reg_942|   16   |
| buf_2d_out_11_reg_947|   16   |
| buf_2d_out_12_reg_952|   16   |
| buf_2d_out_13_reg_957|   16   |
| buf_2d_out_14_reg_962|   16   |
| buf_2d_out_15_reg_967|   16   |
| buf_2d_out_16_reg_972|   16   |
| buf_2d_out_17_reg_977|   16   |
| buf_2d_out_18_reg_982|   16   |
| buf_2d_out_19_reg_987|   16   |
| buf_2d_out_1_reg_897 |   16   |
| buf_2d_out_20_reg_992|   16   |
| buf_2d_out_21_reg_997|   16   |
|buf_2d_out_22_reg_1002|   16   |
|buf_2d_out_23_reg_1007|   16   |
|buf_2d_out_24_reg_1012|   16   |
|buf_2d_out_25_reg_1017|   16   |
|buf_2d_out_26_reg_1022|   16   |
|buf_2d_out_27_reg_1027|   16   |
|buf_2d_out_28_reg_1032|   16   |
|buf_2d_out_29_reg_1037|   16   |
| buf_2d_out_2_reg_902 |   16   |
|buf_2d_out_30_reg_1042|   16   |
|buf_2d_out_31_reg_1047|   16   |
|buf_2d_out_32_reg_1052|   16   |
|buf_2d_out_33_reg_1057|   16   |
|buf_2d_out_34_reg_1062|   16   |
|buf_2d_out_35_reg_1067|   16   |
|buf_2d_out_36_reg_1072|   16   |
|buf_2d_out_37_reg_1077|   16   |
|buf_2d_out_38_reg_1082|   16   |
|buf_2d_out_39_reg_1087|   16   |
| buf_2d_out_3_reg_907 |   16   |
|buf_2d_out_40_reg_1092|   16   |
|buf_2d_out_41_reg_1097|   16   |
|buf_2d_out_42_reg_1102|   16   |
|buf_2d_out_43_reg_1107|   16   |
|buf_2d_out_44_reg_1112|   16   |
|buf_2d_out_45_reg_1117|   16   |
|buf_2d_out_46_reg_1122|   16   |
|buf_2d_out_47_reg_1127|   16   |
|buf_2d_out_48_reg_1132|   16   |
|buf_2d_out_49_reg_1137|   16   |
| buf_2d_out_4_reg_912 |   16   |
|buf_2d_out_50_reg_1142|   16   |
|buf_2d_out_51_reg_1147|   16   |
|buf_2d_out_52_reg_1152|   16   |
|buf_2d_out_53_reg_1157|   16   |
|buf_2d_out_54_reg_1162|   16   |
|buf_2d_out_55_reg_1167|   16   |
|buf_2d_out_56_reg_1172|   16   |
|buf_2d_out_57_reg_1177|   16   |
|buf_2d_out_58_reg_1182|   16   |
|buf_2d_out_59_reg_1187|   16   |
| buf_2d_out_5_reg_917 |   16   |
|buf_2d_out_60_reg_1192|   16   |
|buf_2d_out_61_reg_1197|   16   |
|buf_2d_out_62_reg_1202|   16   |
|buf_2d_out_63_reg_1207|   16   |
| buf_2d_out_6_reg_922 |   16   |
| buf_2d_out_7_reg_927 |   16   |
| buf_2d_out_8_reg_932 |   16   |
| buf_2d_out_9_reg_937 |   16   |
|  buf_2d_out_reg_892  |   16   |
| input_r_read_reg_881 |   64   |
|  output_r_c_reg_886  |   64   |
+----------------------+--------+
|         Total        |  1152  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_write_data_fu_170 |  p1  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p3  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p4  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p5  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p6  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p7  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p8  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p9  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p10 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p11 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p12 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p13 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p14 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p15 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p16 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p17 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p18 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p19 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p20 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p21 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p22 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p23 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p24 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p25 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p26 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p27 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p28 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p29 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p30 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p31 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p32 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p33 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p34 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p35 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p36 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p37 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p38 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p39 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p40 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p41 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p42 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p43 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p44 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p45 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p46 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p47 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p48 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p49 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p50 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p51 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p52 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p53 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p54 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p55 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p56 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p57 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p58 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p59 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p60 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p61 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p62 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p63 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_170 |  p64 |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  2048  ||  24.768 ||   576   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   224  |   141  |  16642 |  11587 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   576  |
|  Register |    -   |    -   |  1152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   224  |   166  |  17794 |  12163 |
+-----------+--------+--------+--------+--------+
