// Seed: 3907582749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  final begin : LABEL_0
    return 1'b0;
  end
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  final begin : LABEL_0
    if (id_1) begin : LABEL_0
      id_1 <= id_1;
    end
  end
  logic [7:0] id_2;
  wire id_3;
  assign id_1 = id_2[1-1 : 1] ? id_1 : 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4 = id_4;
endmodule
