// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Sat Nov  1 14:13:56 2025
// Host        : fpga-02 running 64-bit Ubuntu 24.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,lz4CompressEngineRun,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "lz4CompressEngineRun,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (max_lit_limit_ap_vld,
    inStream_dout,
    inStream_empty_n,
    inStream_read,
    lz4Out_din,
    lz4Out_full_n,
    lz4Out_write,
    lz4Out_eos_din,
    lz4Out_eos_full_n,
    lz4Out_eos_write,
    lz4OutSize_din,
    lz4OutSize_full_n,
    lz4OutSize_write,
    max_lit_limit,
    input_size,
    core_idx,
    ap_clk,
    ap_rst,
    ap_done,
    ap_idle,
    ap_ready,
    ap_start);
  output max_lit_limit_ap_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 inStream RD_DATA" *) (* X_INTERFACE_MODE = "master" *) input [7:0]inStream_dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 inStream EMPTY_N" *) input inStream_empty_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 inStream RD_EN" *) output inStream_read;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4Out WR_DATA" *) (* X_INTERFACE_MODE = "master" *) output [7:0]lz4Out_din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4Out FULL_N" *) input lz4Out_full_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4Out WR_EN" *) output lz4Out_write;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4Out_eos WR_DATA" *) (* X_INTERFACE_MODE = "master" *) output lz4Out_eos_din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4Out_eos FULL_N" *) input lz4Out_eos_full_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4Out_eos WR_EN" *) output lz4Out_eos_write;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4OutSize WR_DATA" *) (* X_INTERFACE_MODE = "master" *) output [31:0]lz4OutSize_din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4OutSize FULL_N" *) input lz4OutSize_full_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 lz4OutSize WR_EN" *) output lz4OutSize_write;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 max_lit_limit DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME max_lit_limit, LAYERED_METADATA undef" *) output [31:0]max_lit_limit;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 input_size DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_size, LAYERED_METADATA undef" *) input [31:0]input_size;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 core_idx DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_idx, LAYERED_METADATA undef" *) input [31:0]core_idx;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 66000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) (* X_INTERFACE_MODE = "slave" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;

  wire \<const0> ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [7:0]inStream_dout;
  wire inStream_empty_n;
  wire inStream_read;
  wire [31:0]input_size;
  wire [31:0]lz4OutSize_din;
  wire lz4OutSize_full_n;
  wire lz4OutSize_write;
  wire [7:0]lz4Out_din;
  wire lz4Out_eos_din;
  wire lz4Out_eos_full_n;
  wire lz4Out_eos_write;
  wire lz4Out_full_n;
  wire lz4Out_write;
  wire [0:0]\^max_lit_limit ;
  wire max_lit_limit_ap_vld;
  wire [31:1]NLW_inst_max_lit_limit_UNCONNECTED;

  assign max_lit_limit[31] = \<const0> ;
  assign max_lit_limit[30] = \<const0> ;
  assign max_lit_limit[29] = \<const0> ;
  assign max_lit_limit[28] = \<const0> ;
  assign max_lit_limit[27] = \<const0> ;
  assign max_lit_limit[26] = \<const0> ;
  assign max_lit_limit[25] = \<const0> ;
  assign max_lit_limit[24] = \<const0> ;
  assign max_lit_limit[23] = \<const0> ;
  assign max_lit_limit[22] = \<const0> ;
  assign max_lit_limit[21] = \<const0> ;
  assign max_lit_limit[20] = \<const0> ;
  assign max_lit_limit[19] = \<const0> ;
  assign max_lit_limit[18] = \<const0> ;
  assign max_lit_limit[17] = \<const0> ;
  assign max_lit_limit[16] = \<const0> ;
  assign max_lit_limit[15] = \<const0> ;
  assign max_lit_limit[14] = \<const0> ;
  assign max_lit_limit[13] = \<const0> ;
  assign max_lit_limit[12] = \<const0> ;
  assign max_lit_limit[11] = \<const0> ;
  assign max_lit_limit[10] = \<const0> ;
  assign max_lit_limit[9] = \<const0> ;
  assign max_lit_limit[8] = \<const0> ;
  assign max_lit_limit[7] = \<const0> ;
  assign max_lit_limit[6] = \<const0> ;
  assign max_lit_limit[5] = \<const0> ;
  assign max_lit_limit[4] = \<const0> ;
  assign max_lit_limit[3] = \<const0> ;
  assign max_lit_limit[2] = \<const0> ;
  assign max_lit_limit[1] = \<const0> ;
  assign max_lit_limit[0] = \^max_lit_limit [0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .core_idx({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .inStream_dout(inStream_dout),
        .inStream_empty_n(inStream_empty_n),
        .inStream_read(inStream_read),
        .input_size(input_size),
        .lz4OutSize_din(lz4OutSize_din),
        .lz4OutSize_full_n(lz4OutSize_full_n),
        .lz4OutSize_write(lz4OutSize_write),
        .lz4Out_din(lz4Out_din),
        .lz4Out_eos_din(lz4Out_eos_din),
        .lz4Out_eos_full_n(lz4Out_eos_full_n),
        .lz4Out_eos_write(lz4Out_eos_write),
        .lz4Out_full_n(lz4Out_full_n),
        .lz4Out_write(lz4Out_write),
        .max_lit_limit({NLW_inst_max_lit_limit_UNCONNECTED[31:1],\^max_lit_limit }),
        .max_lit_limit_ap_vld(max_lit_limit_ap_vld));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun
   (inStream_dout,
    inStream_empty_n,
    inStream_read,
    lz4Out_din,
    lz4Out_full_n,
    lz4Out_write,
    lz4Out_eos_din,
    lz4Out_eos_full_n,
    lz4Out_eos_write,
    lz4OutSize_din,
    lz4OutSize_full_n,
    lz4OutSize_write,
    max_lit_limit,
    input_size,
    core_idx,
    ap_clk,
    ap_rst,
    ap_start,
    max_lit_limit_ap_vld,
    ap_done,
    ap_ready,
    ap_idle);
  input [7:0]inStream_dout;
  input inStream_empty_n;
  output inStream_read;
  output [7:0]lz4Out_din;
  input lz4Out_full_n;
  output lz4Out_write;
  output [0:0]lz4Out_eos_din;
  input lz4Out_eos_full_n;
  output lz4Out_eos_write;
  output [31:0]lz4OutSize_din;
  input lz4OutSize_full_n;
  output lz4OutSize_write;
  output [31:0]max_lit_limit;
  input [31:0]input_size;
  input [31:0]core_idx;
  input ap_clk;
  input ap_rst;
  input ap_start;
  output max_lit_limit_ap_vld;
  output ap_done;
  output ap_ready;
  output ap_idle;

  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_0 ;
  wire addr110_out;
  wire addr110_out_10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [6:1]ap_NS_fsm;
  wire ap_NS_fsm110_out;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm14_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire bestMatchStream_U_n_14;
  wire [31:0]bestMatchStream_dout;
  wire bestMatchStream_empty_n;
  wire bestMatchStream_full_n;
  wire [31:0]boosterStream_dout;
  wire boosterStream_empty_n;
  wire boosterStream_full_n;
  wire compressdStream_U_n_19;
  wire compressdStream_U_n_20;
  wire compressdStream_U_n_21;
  wire [31:0]compressdStream_dout;
  wire compressdStream_empty_n;
  wire compressdStream_full_n;
  wire [31:0]dout;
  wire \grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/ap_block_pp0_stage0_11001__4 ;
  wire \grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179/ap_enable_reg_pp0_iter1 ;
  wire \grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179/m_fu_6210_out ;
  wire icmp_ln315_fu_156_p2;
  wire icmp_ln560_fu_116_p2;
  wire [7:0]inStream_dout;
  wire inStream_empty_n;
  wire inStream_read;
  wire [31:0]input_size;
  wire [31:0]input_size_c1_dout;
  wire input_size_c1_empty_n;
  wire input_size_c1_full_n;
  wire input_size_c2_U_n_17;
  wire [31:0]input_size_c2_dout;
  wire input_size_c2_full_n;
  wire input_size_c_U_n_12;
  wire input_size_c_U_n_13;
  wire input_size_c_U_n_14;
  wire input_size_c_U_n_15;
  wire input_size_c_U_n_17;
  wire [31:0]input_size_c_dout;
  wire input_size_c_empty_n;
  wire input_size_c_empty_n_3;
  wire input_size_c_full_n;
  wire input_size_c_full_n_2;
  wire [2:0]input_size_c_num_data_valid;
  wire [1:1]\lz4CompressPart1_4096_1_U0/ap_NS_fsm ;
  wire \lz4CompressPart1_4096_1_U0/icmp_ln51_fu_153_p2 ;
  wire \lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0 ;
  wire lz4Compress_4096_1_U0_ap_ready;
  wire lz4Compress_4096_1_U0_ap_start;
  wire lz4Compress_4096_1_U0_input_size_read;
  wire lz4Compress_4096_1_U0_n_14;
  wire lz4Compress_4096_1_U0_n_21;
  wire lz4Compress_4096_1_U0_n_24;
  wire lz4Compress_4096_1_U0_n_26;
  wire [31:0]lz4OutSize_din;
  wire lz4OutSize_full_n;
  wire lz4OutSize_write;
  wire [7:0]lz4Out_din;
  wire lz4Out_eos_full_n;
  wire lz4Out_eos_write;
  wire lz4Out_full_n;
  wire lz4Out_write;
  wire lzBestMatchFilter_6_65536_U0_ap_ready;
  wire lzBestMatchFilter_6_65536_U0_ap_start;
  wire [31:0]lzBestMatchFilter_6_65536_U0_bestMatchStream_din;
  wire lzBestMatchFilter_6_65536_U0_input_size_read;
  wire lzBestMatchFilter_6_65536_U0_n_15;
  wire lzBestMatchFilter_6_65536_U0_n_18;
  wire lzBestMatchFilter_6_65536_U0_n_46;
  wire lzBestMatchFilter_6_65536_U0_n_51;
  wire lzBooster_255_16384_64_U0_ap_ready;
  wire lzBooster_255_16384_64_U0_ap_start;
  wire [31:0]lzBooster_255_16384_64_U0_boosterStream_din;
  wire lzBooster_255_16384_64_U0_input_size_c_write;
  wire lzBooster_255_16384_64_U0_n_13;
  wire lzBooster_255_16384_64_U0_n_16;
  wire lzBooster_255_16384_64_U0_n_50;
  wire [31:0]lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_din;
  wire lzCompress_6_4_65536_6_1_2048_64_U0_n_16;
  wire lzCompress_6_4_65536_6_1_2048_64_U0_n_17;
  wire [31:0]max_lit_limit;
  wire max_lit_limit_ap_vld;
  wire p_6_in;
  wire p_6_in_4;
  wire p_6_in_8;
  wire p_9_in;
  wire p_9_in_5;
  wire p_9_in_9;
  wire pop;
  wire push;
  wire push_12;
  wire push_13;
  wire push_6;
  wire push_7;
  wire start_for_lz4Compress_4096_1_U0_U_n_14;
  wire start_for_lz4Compress_4096_1_U0_full_n;
  wire start_for_lzBestMatchFilter_6_65536_U0_full_n;
  wire start_for_lzBooster_255_16384_64_U0_U_n_14;
  wire start_for_lzBooster_255_16384_64_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_11;
  wire start_once_reg_14;
  wire [2:1]zext_ln342_fu_299_p1;

  assign lz4Out_eos_din[0] = lz4OutSize_write;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S bestMatchStream_U
       (.E(lzBooster_255_16384_64_U0_n_50),
        .addr110_out(addr110_out_10),
        .ap_block_pp0_stage0_11001__4(\grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/ap_block_pp0_stage0_11001__4 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .bestMatchStream_empty_n(bestMatchStream_empty_n),
        .bestMatchStream_full_n(bestMatchStream_full_n),
        .\boostFlag_reg_656_reg[0] (bestMatchStream_U_n_14),
        .\boostFlag_reg_656_reg[0]_0 (lzBooster_255_16384_64_U0_n_13),
        .in({lzBestMatchFilter_6_65536_U0_bestMatchStream_din[31:16],lzBestMatchFilter_6_65536_U0_bestMatchStream_din[10:0]}),
        .out({bestMatchStream_dout[31:16],bestMatchStream_dout[10:0]}),
        .p_6_in(p_6_in_8),
        .p_9_in(p_9_in_9),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_0 boosterStream_U
       (.E(lz4Compress_4096_1_U0_n_26),
        .addr110_out(addr110_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .boosterStream_empty_n(boosterStream_empty_n),
        .boosterStream_full_n(boosterStream_full_n),
        .in(lzBooster_255_16384_64_U0_boosterStream_din),
        .out(boosterStream_dout),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_1 compressdStream_U
       (.E(\grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179/m_fu_6210_out ),
        .Q(zext_ln342_fu_299_p1),
        .S({compressdStream_U_n_19,compressdStream_U_n_20,compressdStream_U_n_21}),
        .\addr_reg[0]_0 (lzBestMatchFilter_6_65536_U0_n_46),
        .\addr_reg[0]_1 (lzBestMatchFilter_6_65536_U0_n_15),
        .ap_CS_fsm_state3(ap_CS_fsm_state3),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .compressdStream_empty_n(compressdStream_empty_n),
        .compressdStream_full_n(compressdStream_full_n),
        .empty_n_reg_0(ap_NS_fsm19_out),
        .empty_n_reg_1(ap_NS_fsm110_out),
        .empty_n_reg_2(ap_NS_fsm16_out),
        .empty_n_reg_3(ap_NS_fsm[6]),
        .in({lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_din[31:16],lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_din[10:0]}),
        .\mOutPtr_reg[3]_0 (lzBestMatchFilter_6_65536_U0_n_51),
        .out({compressdStream_dout[31:16],compressdStream_dout[10:0]}),
        .p_6_in(p_6_in_4),
        .p_9_in(p_9_in_5),
        .push(push_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x input_size_c1_U
       (.D(input_size_c1_dout),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .icmp_ln560_fu_116_p2(icmp_ln560_fu_116_p2),
        .if_din(input_size_c2_dout),
        .input_size_c1_empty_n(input_size_c1_empty_n),
        .input_size_c1_full_n(input_size_c1_full_n),
        .lzBestMatchFilter_6_65536_U0_input_size_read(lzBestMatchFilter_6_65536_U0_input_size_read),
        .lzBooster_255_16384_64_U0_input_size_c_write(lzBooster_255_16384_64_U0_input_size_c_write),
        .push(push_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_2 input_size_c2_U
       (.D(ap_NS_fsm[1]),
        .Q({ap_CS_fsm_state2,lzBestMatchFilter_6_65536_U0_n_18}),
        .\SRL_SIG_reg[1][31] (input_size_c2_dout),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\compare_window_reg_312_reg[0] (start_for_lzBooster_255_16384_64_U0_U_n_14),
        .compressdStream_empty_n(compressdStream_empty_n),
        .empty_n_reg_0(input_size_c2_U_n_17),
        .icmp_ln315_fu_156_p2(icmp_ln315_fu_156_p2),
        .input_size(input_size),
        .input_size_c1_full_n(input_size_c1_full_n),
        .input_size_c2_full_n(input_size_c2_full_n),
        .lzBestMatchFilter_6_65536_U0_input_size_read(lzBestMatchFilter_6_65536_U0_input_size_read),
        .push(push_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_3 input_size_c_U
       (.D(input_size_c_dout),
        .Q(\SRL_SIG_reg[1]_0 ),
        .\SRL_SIG_reg[1][31] (dout),
        .\SRL_SIG_reg[1][6] (input_size_c_U_n_17),
        .\addr_reg[0]_0 (lz4Compress_4096_1_U0_n_24),
        .\addr_reg[0]_1 (lz4Compress_4096_1_U0_n_14),
        .\ap_CS_fsm_reg[1] (lz4Compress_4096_1_U0_n_21),
        .ap_NS_fsm(\lz4CompressPart1_4096_1_U0/ap_NS_fsm ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .empty_n_reg_0(input_size_c_U_n_12),
        .full_n_reg_0(input_size_c_U_n_15),
        .grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0(\lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0 ),
        .icmp_ln51_fu_153_p2(\lz4CompressPart1_4096_1_U0/icmp_ln51_fu_153_p2 ),
        .if_din(input_size_c1_dout),
        .\input_size_3_reg_151_reg[31] (\SRL_SIG_reg[0]_1 ),
        .input_size_c_empty_n(input_size_c_empty_n),
        .input_size_c_empty_n_0(input_size_c_empty_n_3),
        .input_size_c_full_n(input_size_c_full_n),
        .input_size_c_full_n_1(input_size_c_full_n_2),
        .input_size_c_num_data_valid(input_size_c_num_data_valid),
        .lz4Compress_4096_1_U0_input_size_read(lz4Compress_4096_1_U0_input_size_read),
        .\mOutPtr_reg[0]_0 (input_size_c_U_n_14),
        .\mOutPtr_reg[1]_0 (input_size_c_U_n_13),
        .push(push_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4Compress_4096_1_s lz4Compress_4096_1_U0
       (.D(boosterStream_dout),
        .E(lz4Compress_4096_1_U0_n_26),
        .Q(\SRL_SIG_reg[0]_1 ),
        .\SRL_SIG_reg[1][31] (\SRL_SIG_reg[1]_0 ),
        .addr110_out(addr110_out),
        .\addr_reg[0] (lz4Compress_4096_1_U0_n_14),
        .\addr_reg[0]_0 (input_size_c_U_n_12),
        .\ap_CS_fsm_reg[1] (\lz4CompressPart1_4096_1_U0/ap_NS_fsm ),
        .\ap_CS_fsm_reg[3] (lz4OutSize_write),
        .\ap_CS_fsm_reg[3]_0 (input_size_c_U_n_17),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_idle_0(lzBooster_255_16384_64_U0_n_16),
        .ap_idle_1(start_for_lz4Compress_4096_1_U0_U_n_14),
        .ap_idle_2(lzBestMatchFilter_6_65536_U0_n_18),
        .ap_idle_3(start_for_lzBooster_255_16384_64_U0_U_n_14),
        .ap_idle_4(lzCompress_6_4_65536_6_1_2048_64_U0_n_17),
        .ap_idle_5(lzCompress_6_4_65536_6_1_2048_64_U0_n_16),
        .ap_rst(ap_rst),
        .boosterStream_empty_n(boosterStream_empty_n),
        .empty_n_reg(lz4Compress_4096_1_U0_n_21),
        .grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0(\lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0 ),
        .icmp_ln51_fu_153_p2(\lz4CompressPart1_4096_1_U0/icmp_ln51_fu_153_p2 ),
        .\input_size_3_reg_151_reg[31] (dout),
        .\input_size_4_reg_226_reg[31] (input_size_c_dout),
        .input_size_c_empty_n(input_size_c_empty_n),
        .input_size_c_empty_n_0(input_size_c_empty_n_3),
        .input_size_c_full_n(input_size_c_full_n_2),
        .input_size_c_num_data_valid(input_size_c_num_data_valid),
        .lz4Compress_4096_1_U0_ap_ready(lz4Compress_4096_1_U0_ap_ready),
        .lz4Compress_4096_1_U0_ap_start(lz4Compress_4096_1_U0_ap_start),
        .lz4Compress_4096_1_U0_input_size_read(lz4Compress_4096_1_U0_input_size_read),
        .lz4OutSize_din(lz4OutSize_din),
        .lz4OutSize_full_n(lz4OutSize_full_n),
        .lz4Out_din(lz4Out_din),
        .lz4Out_eos_full_n(lz4Out_eos_full_n),
        .lz4Out_eos_write(lz4Out_eos_write),
        .lz4Out_full_n(lz4Out_full_n),
        .lz4Out_write(lz4Out_write),
        .\mOutPtr_reg[0] (input_size_c_U_n_15),
        .\mOutPtr_reg[1] (input_size_c_U_n_14),
        .\mOutPtr_reg[2] (lz4Compress_4096_1_U0_n_24),
        .\mOutPtr_reg[2]_0 (input_size_c_U_n_13),
        .max_lit_limit(max_lit_limit[0]),
        .max_lit_limit_ap_vld(max_lit_limit_ap_vld),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBestMatchFilter_6_65536_s lzBestMatchFilter_6_65536_U0
       (.D({compressdStream_dout[31:16],compressdStream_dout[10:0]}),
        .E(ap_NS_fsm16_out),
        .Q(zext_ln342_fu_299_p1),
        .S({compressdStream_U_n_19,compressdStream_U_n_20,compressdStream_U_n_21}),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,lzBestMatchFilter_6_65536_U0_n_18}),
        .\ap_CS_fsm_reg[5]_0 (lzBestMatchFilter_6_65536_U0_n_46),
        .\ap_CS_fsm_reg[6]_0 ({ap_NS_fsm[6],ap_NS_fsm[1]}),
        .\ap_CS_fsm_reg[9]_0 (input_size_c2_U_n_17),
        .ap_CS_fsm_state3(ap_CS_fsm_state3),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .bestMatchStream_full_n(bestMatchStream_full_n),
        .\compare_window_17_reg_322_reg[31]_0 (ap_NS_fsm19_out),
        .\compare_window_18_reg_327_reg[31]_0 (ap_NS_fsm110_out),
        .compressdStream_empty_n(compressdStream_empty_n),
        .empty_n_reg(lzBestMatchFilter_6_65536_U0_n_51),
        .full_n_reg(lzBestMatchFilter_6_65536_U0_n_15),
        .icmp_ln315_fu_156_p2(icmp_ln315_fu_156_p2),
        .in({lzBestMatchFilter_6_65536_U0_bestMatchStream_din[31:16],lzBestMatchFilter_6_65536_U0_bestMatchStream_din[10:0]}),
        .\input_size_2_reg_296_reg[31]_0 (input_size_c2_dout),
        .lzBestMatchFilter_6_65536_U0_ap_ready(lzBestMatchFilter_6_65536_U0_ap_ready),
        .lzBestMatchFilter_6_65536_U0_ap_start(lzBestMatchFilter_6_65536_U0_ap_start),
        .lzBestMatchFilter_6_65536_U0_input_size_read(lzBestMatchFilter_6_65536_U0_input_size_read),
        .p_6_in(p_6_in_4),
        .p_9_in(p_9_in_5),
        .pop(pop),
        .push(push),
        .push_0(push_12),
        .start_for_lzBooster_255_16384_64_U0_full_n(start_for_lzBooster_255_16384_64_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBooster_255_16384_64_s lzBooster_255_16384_64_U0
       (.D(input_size_c1_dout),
        .E(lzBooster_255_16384_64_U0_n_50),
        .Q(lzBooster_255_16384_64_U0_n_16),
        .addr110_out(addr110_out_10),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_block_pp0_stage0_11001__4(\grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/ap_block_pp0_stage0_11001__4 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .bestMatchStream_empty_n(bestMatchStream_empty_n),
        .\boostFlag_reg_656_reg[0] (lzBooster_255_16384_64_U0_n_13),
        .\boostFlag_reg_656_reg[0]_0 (bestMatchStream_U_n_14),
        .boosterStream_full_n(boosterStream_full_n),
        .icmp_ln560_fu_116_p2(icmp_ln560_fu_116_p2),
        .in(lzBooster_255_16384_64_U0_boosterStream_din),
        .input_size_c1_empty_n(input_size_c1_empty_n),
        .input_size_c_full_n(input_size_c_full_n),
        .lzBooster_255_16384_64_U0_ap_ready(lzBooster_255_16384_64_U0_ap_ready),
        .lzBooster_255_16384_64_U0_ap_start(lzBooster_255_16384_64_U0_ap_start),
        .lzBooster_255_16384_64_U0_input_size_c_write(lzBooster_255_16384_64_U0_input_size_c_write),
        .out({bestMatchStream_dout[31:16],bestMatchStream_dout[10:0]}),
        .p_6_in(p_6_in_8),
        .p_9_in(p_9_in_9),
        .push(push_7),
        .push_0(push_6),
        .push_1(push),
        .start_for_lz4Compress_4096_1_U0_full_n(start_for_lz4Compress_4096_1_U0_full_n),
        .start_once_reg(start_once_reg_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s lzCompress_6_4_65536_6_1_2048_64_U0
       (.E(\grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179/m_fu_6210_out ),
        .Q(lzCompress_6_4_65536_6_1_2048_64_U0_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179/ap_enable_reg_pp0_iter1 ),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .ap_start_0(lzCompress_6_4_65536_6_1_2048_64_U0_n_17),
        .compressdStream_full_n(compressdStream_full_n),
        .in({lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_din[31:16],lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_din[10:0]}),
        .inStream_dout(inStream_dout),
        .inStream_empty_n(inStream_empty_n),
        .inStream_read(inStream_read),
        .input_size(input_size),
        .input_size_c2_full_n(input_size_c2_full_n),
        .push(push_13),
        .push_0(push_12),
        .start_for_lzBestMatchFilter_6_65536_U0_full_n(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .start_once_reg(start_once_reg_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_start_for_lz4Compress_4096_1_U0 start_for_lz4Compress_4096_1_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .full_n_reg_0(start_for_lz4Compress_4096_1_U0_U_n_14),
        .lz4Compress_4096_1_U0_ap_ready(lz4Compress_4096_1_U0_ap_ready),
        .lz4Compress_4096_1_U0_ap_start(lz4Compress_4096_1_U0_ap_start),
        .lzBooster_255_16384_64_U0_ap_start(lzBooster_255_16384_64_U0_ap_start),
        .start_for_lz4Compress_4096_1_U0_full_n(start_for_lz4Compress_4096_1_U0_full_n),
        .start_once_reg(start_once_reg_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0 start_for_lzBestMatchFilter_6_65536_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .lzBestMatchFilter_6_65536_U0_ap_ready(lzBestMatchFilter_6_65536_U0_ap_ready),
        .lzBestMatchFilter_6_65536_U0_ap_start(lzBestMatchFilter_6_65536_U0_ap_start),
        .pop(pop),
        .start_for_lzBestMatchFilter_6_65536_U0_full_n(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .start_once_reg(start_once_reg_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0 start_for_lzBooster_255_16384_64_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .full_n_reg_0(start_for_lzBooster_255_16384_64_U0_U_n_14),
        .lzBestMatchFilter_6_65536_U0_ap_start(lzBestMatchFilter_6_65536_U0_ap_start),
        .lzBooster_255_16384_64_U0_ap_ready(lzBooster_255_16384_64_U0_ap_ready),
        .lzBooster_255_16384_64_U0_ap_start(lzBooster_255_16384_64_U0_ap_start),
        .start_for_lzBooster_255_16384_64_U0_full_n(start_for_lzBooster_255_16384_64_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S
   (\addr_reg[0]_0 ,
    input_size_c_num_data_valid,
    empty_n_reg_0,
    full_n_reg_0,
    \mOutPtr_reg[2]_0 ,
    Q,
    \SRL_SIG_reg[1][31] ,
    ap_rst,
    \addr_reg[0]_1 ,
    ap_clk,
    \mOutPtr_reg[2]_1 ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    D,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][31] );
  output \addr_reg[0]_0 ;
  output [2:0]input_size_c_num_data_valid;
  output empty_n_reg_0;
  output full_n_reg_0;
  output \mOutPtr_reg[2]_0 ;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_rst;
  input \addr_reg[0]_1 ;
  input ap_clk;
  input \mOutPtr_reg[2]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]D;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__2_n_12;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_12;
  wire full_n_reg_0;
  wire [2:0]input_size_c_num_data_valid;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk));
  LUT3 #(
    .INIT(8'hFB)) 
    \addr[0]_i_2 
       (.I0(input_size_c_num_data_valid[2]),
        .I1(input_size_c_num_data_valid[0]),
        .I2(input_size_c_num_data_valid[1]),
        .O(\mOutPtr_reg[2]_0 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr_reg[0]_1 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hFBBB3000)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(D),
        .I2(full_n_reg_0),
        .I3(E),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_12),
        .Q(empty_n_reg_0),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FF00)) 
    full_n_i_1__2
       (.I0(input_size_c_num_data_valid[2]),
        .I1(input_size_c_num_data_valid[0]),
        .I2(input_size_c_num_data_valid[1]),
        .I3(full_n_reg_0),
        .I4(E),
        .I5(D),
        .O(full_n_i_1__2_n_12));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_12),
        .Q(full_n_reg_0),
        .S(ap_rst));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_0 ),
        .Q(input_size_c_num_data_valid[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[1]_0 ),
        .Q(input_size_c_num_data_valid[1]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[2]_1 ),
        .Q(input_size_c_num_data_valid[2]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg
   (Q,
    \SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][31]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][31]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][31]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][31]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][31]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][31]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[1][31]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[1][31]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[1][31]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[1][31]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[1][31]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][31]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[1][31]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[1][31]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[1][31]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[1][31]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[1][31]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[1][31]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[1][31]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[1][31]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[1][31]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[1][31]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][31]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[1][31]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[1][31]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][31]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][31]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][31]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][31]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][31]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][31]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x
   (ap_NS_fsm14_out,
    icmp_ln560_fu_116_p2,
    D,
    input_size_c1_full_n,
    input_size_c1_empty_n,
    lzBooster_255_16384_64_U0_input_size_c_write,
    lzBestMatchFilter_6_65536_U0_input_size_read,
    push,
    ap_rst,
    ap_clk,
    if_din);
  output ap_NS_fsm14_out;
  output icmp_ln560_fu_116_p2;
  output [31:0]D;
  output input_size_c1_full_n;
  output input_size_c1_empty_n;
  input lzBooster_255_16384_64_U0_input_size_c_write;
  input lzBestMatchFilter_6_65536_U0_input_size_read;
  input push;
  input ap_rst;
  input ap_clk;
  input [31:0]if_din;

  wire [31:0]D;
  wire addr15_in;
  wire \addr[0]_i_1__1_n_12 ;
  wire \addr_reg_n_12_[0] ;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__4_n_12;
  wire full_n2;
  wire full_n_i_1__4_n_12;
  wire icmp_ln560_fu_116_p2;
  wire [31:0]if_din;
  wire input_size_c1_empty_n;
  wire input_size_c1_full_n;
  wire lzBestMatchFilter_6_65536_U0_input_size_read;
  wire lzBooster_255_16384_64_U0_input_size_c_write;
  wire \mOutPtr[0]_i_1__2_n_12 ;
  wire \mOutPtr[1]_i_1__1_n_12 ;
  wire \mOutPtr[2]_i_1__1_n_12 ;
  wire \mOutPtr_reg_n_12_[0] ;
  wire \mOutPtr_reg_n_12_[1] ;
  wire \mOutPtr_reg_n_12_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_12 U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (input_size_c1_full_n),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .icmp_ln560_fu_116_p2(icmp_ln560_fu_116_p2),
        .if_din(if_din),
        .\input_size_1_reg_177_reg[0] (\addr_reg_n_12_[0] ),
        .lzBestMatchFilter_6_65536_U0_input_size_read(lzBestMatchFilter_6_65536_U0_input_size_read),
        .lzBooster_255_16384_64_U0_input_size_c_write(lzBooster_255_16384_64_U0_input_size_c_write));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1__1 
       (.I0(input_size_c1_full_n),
        .I1(lzBestMatchFilter_6_65536_U0_input_size_read),
        .I2(input_size_c1_empty_n),
        .I3(lzBooster_255_16384_64_U0_input_size_c_write),
        .I4(addr15_in),
        .I5(\addr_reg_n_12_[0] ),
        .O(\addr[0]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__1 
       (.I0(\mOutPtr_reg_n_12_[0] ),
        .I1(\mOutPtr_reg_n_12_[2] ),
        .I2(\mOutPtr_reg_n_12_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__1_n_12 ),
        .Q(\addr_reg_n_12_[0] ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hFF707070)) 
    empty_n_i_1__4
       (.I0(full_n2),
        .I1(lzBooster_255_16384_64_U0_input_size_c_write),
        .I2(input_size_c1_empty_n),
        .I3(lzBestMatchFilter_6_65536_U0_input_size_read),
        .I4(input_size_c1_full_n),
        .O(empty_n_i_1__4_n_12));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h04)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_12_[2] ),
        .I1(\mOutPtr_reg_n_12_[0] ),
        .I2(\mOutPtr_reg_n_12_[1] ),
        .O(full_n2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_12),
        .Q(input_size_c1_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FF00)) 
    full_n_i_1__4
       (.I0(\mOutPtr_reg_n_12_[2] ),
        .I1(\mOutPtr_reg_n_12_[0] ),
        .I2(\mOutPtr_reg_n_12_[1] ),
        .I3(input_size_c1_full_n),
        .I4(lzBestMatchFilter_6_65536_U0_input_size_read),
        .I5(push),
        .O(full_n_i_1__4_n_12));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_12),
        .Q(input_size_c1_full_n),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(lzBooster_255_16384_64_U0_input_size_c_write),
        .I1(input_size_c1_empty_n),
        .I2(lzBestMatchFilter_6_65536_U0_input_size_read),
        .I3(input_size_c1_full_n),
        .I4(\mOutPtr_reg_n_12_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_12_[0] ),
        .I1(input_size_c1_full_n),
        .I2(lzBestMatchFilter_6_65536_U0_input_size_read),
        .I3(input_size_c1_empty_n),
        .I4(lzBooster_255_16384_64_U0_input_size_c_write),
        .I5(\mOutPtr_reg_n_12_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFEEE7FFF01118000)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_12_[0] ),
        .I1(\mOutPtr_reg_n_12_[1] ),
        .I2(input_size_c1_full_n),
        .I3(lzBestMatchFilter_6_65536_U0_input_size_read),
        .I4(push),
        .I5(\mOutPtr_reg_n_12_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_12 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_12 ),
        .Q(\mOutPtr_reg_n_12_[0] ),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_12 ),
        .Q(\mOutPtr_reg_n_12_[1] ),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_12 ),
        .Q(\mOutPtr_reg_n_12_[2] ),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_2
   (input_size_c2_full_n,
    D,
    ap_NS_fsm112_out,
    icmp_ln315_fu_156_p2,
    lzBestMatchFilter_6_65536_U0_input_size_read,
    empty_n_reg_0,
    \SRL_SIG_reg[1][31] ,
    ap_rst,
    ap_clk,
    compressdStream_empty_n,
    Q,
    \compare_window_reg_312_reg[0] ,
    input_size_c1_full_n,
    push,
    input_size);
  output input_size_c2_full_n;
  output [0:0]D;
  output ap_NS_fsm112_out;
  output icmp_ln315_fu_156_p2;
  output lzBestMatchFilter_6_65536_U0_input_size_read;
  output empty_n_reg_0;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_rst;
  input ap_clk;
  input compressdStream_empty_n;
  input [1:0]Q;
  input \compare_window_reg_312_reg[0] ;
  input input_size_c1_full_n;
  input push;
  input [31:0]input_size;

  wire [0:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_49;
  wire U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_50;
  wire U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_51;
  wire U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_52;
  wire U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_53;
  wire U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_54;
  wire addr15_in;
  wire \addr_reg_n_12_[0] ;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire ap_rst;
  wire \compare_window_reg_312_reg[0] ;
  wire compressdStream_empty_n;
  wire empty_n_reg_0;
  wire full_n2;
  wire icmp_ln315_fu_156_p2;
  wire [31:0]input_size;
  wire input_size_c1_full_n;
  wire input_size_c2_empty_n;
  wire input_size_c2_full_n;
  wire lzBestMatchFilter_6_65536_U0_input_size_read;
  wire \mOutPtr_reg_n_12_[0] ;
  wire \mOutPtr_reg_n_12_[1] ;
  wire \mOutPtr_reg_n_12_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_11 U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .addr15_in(addr15_in),
        .\addr_reg[0] (\addr_reg_n_12_[0] ),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .\compare_window_reg_312_reg[0] (\compare_window_reg_312_reg[0] ),
        .compressdStream_empty_n(compressdStream_empty_n),
        .empty_n_reg(lzBestMatchFilter_6_65536_U0_input_size_read),
        .empty_n_reg_0(empty_n_reg_0),
        .empty_n_reg_1(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_49),
        .empty_n_reg_2(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_53),
        .empty_n_reg_3(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_54),
        .full_n2(full_n2),
        .icmp_ln315_fu_156_p2(icmp_ln315_fu_156_p2),
        .input_size(input_size),
        .input_size_c1_full_n(input_size_c1_full_n),
        .input_size_c2_empty_n(input_size_c2_empty_n),
        .input_size_c2_full_n(input_size_c2_full_n),
        .\mOutPtr_reg[0] (U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_51),
        .\mOutPtr_reg[0]_0 (U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_52),
        .\mOutPtr_reg[2] (U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_50),
        .\mOutPtr_reg[2]_0 (\mOutPtr_reg_n_12_[2] ),
        .\mOutPtr_reg[2]_1 (\mOutPtr_reg_n_12_[0] ),
        .\mOutPtr_reg[2]_2 (\mOutPtr_reg_n_12_[1] ),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__0 
       (.I0(\mOutPtr_reg_n_12_[0] ),
        .I1(\mOutPtr_reg_n_12_[2] ),
        .I2(\mOutPtr_reg_n_12_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_54),
        .Q(\addr_reg_n_12_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_50),
        .Q(input_size_c2_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h04)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_12_[2] ),
        .I1(\mOutPtr_reg_n_12_[0] ),
        .I2(\mOutPtr_reg_n_12_[1] ),
        .O(full_n2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_49),
        .Q(input_size_c2_full_n),
        .S(ap_rst));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_53),
        .Q(\mOutPtr_reg_n_12_[0] ),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_52),
        .Q(\mOutPtr_reg_n_12_[1] ),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_n_51),
        .Q(\mOutPtr_reg_n_12_[2] ),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_3
   (empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    full_n_reg_0,
    ap_NS_fsm,
    \SRL_SIG_reg[1][6] ,
    icmp_ln51_fu_153_p2,
    D,
    \SRL_SIG_reg[1][31] ,
    input_size_c_empty_n,
    input_size_c_full_n,
    input_size_c_empty_n_0,
    grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0,
    lz4Compress_4096_1_U0_input_size_read,
    input_size_c_full_n_1,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    input_size_c_num_data_valid,
    \ap_CS_fsm_reg[1] ,
    Q,
    \input_size_3_reg_151_reg[31] ,
    push,
    ap_rst,
    ap_clk,
    if_din);
  output empty_n_reg_0;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output full_n_reg_0;
  output [0:0]ap_NS_fsm;
  output \SRL_SIG_reg[1][6] ;
  output icmp_ln51_fu_153_p2;
  output [31:0]D;
  output [31:0]\SRL_SIG_reg[1][31] ;
  output input_size_c_empty_n;
  output input_size_c_full_n;
  input input_size_c_empty_n_0;
  input grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0;
  input lz4Compress_4096_1_U0_input_size_read;
  input input_size_c_full_n_1;
  input \addr_reg[0]_0 ;
  input \addr_reg[0]_1 ;
  input [2:0]input_size_c_num_data_valid;
  input \ap_CS_fsm_reg[1] ;
  input [31:0]Q;
  input [31:0]\input_size_3_reg_151_reg[31] ;
  input push;
  input ap_rst;
  input ap_clk;
  input [31:0]if_din;

  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire \SRL_SIG_reg[1][6] ;
  wire addr15_in;
  wire \addr[0]_i_1__2_n_12 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire \addr_reg_n_12_[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__5_n_12;
  wire empty_n_reg_0;
  wire full_n2;
  wire full_n_i_1__5_n_12;
  wire full_n_reg_0;
  wire grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0;
  wire icmp_ln51_fu_153_p2;
  wire [31:0]if_din;
  wire [31:0]\input_size_3_reg_151_reg[31] ;
  wire input_size_c_empty_n;
  wire input_size_c_empty_n_0;
  wire input_size_c_full_n;
  wire input_size_c_full_n_1;
  wire [2:0]input_size_c_num_data_valid;
  wire lz4Compress_4096_1_U0_input_size_read;
  wire \mOutPtr[0]_i_1__3_n_12 ;
  wire \mOutPtr[1]_i_1__2_n_12 ;
  wire \mOutPtr[2]_i_1__2_n_12 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_12_[0] ;
  wire \mOutPtr_reg_n_12_[1] ;
  wire \mOutPtr_reg_n_12_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[0]_i_1 
       (.I0(Q[0]),
        .I1(\input_size_3_reg_151_reg[31] [0]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[10]_i_1 
       (.I0(Q[10]),
        .I1(\input_size_3_reg_151_reg[31] [10]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[11]_i_1 
       (.I0(Q[11]),
        .I1(\input_size_3_reg_151_reg[31] [11]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[12]_i_1 
       (.I0(Q[12]),
        .I1(\input_size_3_reg_151_reg[31] [12]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[13]_i_1 
       (.I0(Q[13]),
        .I1(\input_size_3_reg_151_reg[31] [13]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[14]_i_1 
       (.I0(Q[14]),
        .I1(\input_size_3_reg_151_reg[31] [14]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[15]_i_1 
       (.I0(Q[15]),
        .I1(\input_size_3_reg_151_reg[31] [15]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[16]_i_1 
       (.I0(Q[16]),
        .I1(\input_size_3_reg_151_reg[31] [16]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[17]_i_1 
       (.I0(Q[17]),
        .I1(\input_size_3_reg_151_reg[31] [17]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[18]_i_1 
       (.I0(Q[18]),
        .I1(\input_size_3_reg_151_reg[31] [18]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[19]_i_1 
       (.I0(Q[19]),
        .I1(\input_size_3_reg_151_reg[31] [19]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[1]_i_1 
       (.I0(Q[1]),
        .I1(\input_size_3_reg_151_reg[31] [1]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[20]_i_1 
       (.I0(Q[20]),
        .I1(\input_size_3_reg_151_reg[31] [20]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[21]_i_1 
       (.I0(Q[21]),
        .I1(\input_size_3_reg_151_reg[31] [21]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[22]_i_1 
       (.I0(Q[22]),
        .I1(\input_size_3_reg_151_reg[31] [22]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[23]_i_1 
       (.I0(Q[23]),
        .I1(\input_size_3_reg_151_reg[31] [23]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[24]_i_1 
       (.I0(Q[24]),
        .I1(\input_size_3_reg_151_reg[31] [24]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[25]_i_1 
       (.I0(Q[25]),
        .I1(\input_size_3_reg_151_reg[31] [25]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[26]_i_1 
       (.I0(Q[26]),
        .I1(\input_size_3_reg_151_reg[31] [26]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[27]_i_1 
       (.I0(Q[27]),
        .I1(\input_size_3_reg_151_reg[31] [27]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[28]_i_1 
       (.I0(Q[28]),
        .I1(\input_size_3_reg_151_reg[31] [28]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[29]_i_1 
       (.I0(Q[29]),
        .I1(\input_size_3_reg_151_reg[31] [29]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[2]_i_1 
       (.I0(Q[2]),
        .I1(\input_size_3_reg_151_reg[31] [2]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[30]_i_1 
       (.I0(Q[30]),
        .I1(\input_size_3_reg_151_reg[31] [30]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[31]_i_2 
       (.I0(Q[31]),
        .I1(\input_size_3_reg_151_reg[31] [31]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[3]_i_1 
       (.I0(Q[3]),
        .I1(\input_size_3_reg_151_reg[31] [3]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[4]_i_1 
       (.I0(Q[4]),
        .I1(\input_size_3_reg_151_reg[31] [4]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[5]_i_1 
       (.I0(Q[5]),
        .I1(\input_size_3_reg_151_reg[31] [5]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[6]_i_1 
       (.I0(Q[6]),
        .I1(\input_size_3_reg_151_reg[31] [6]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[7]_i_1 
       (.I0(Q[7]),
        .I1(\input_size_3_reg_151_reg[31] [7]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[8]_i_1 
       (.I0(Q[8]),
        .I1(\input_size_3_reg_151_reg[31] [8]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/input_size_3_reg_151[9]_i_1 
       (.I0(Q[9]),
        .I1(\input_size_3_reg_151_reg[31] [9]),
        .I2(\addr_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][31] [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .icmp_ln51_fu_153_p2(icmp_ln51_fu_153_p2),
        .if_din(if_din),
        .\input_size_4_reg_226_reg[0] (\addr_reg_n_12_[0] ),
        .push(push));
  LUT6 #(
    .INIT(64'hD333DFFF2CCC2000)) 
    \addr[0]_i_1 
       (.I0(input_size_c_empty_n_0),
        .I1(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0),
        .I2(lz4Compress_4096_1_U0_input_size_read),
        .I3(input_size_c_full_n_1),
        .I4(\addr_reg[0]_0 ),
        .I5(\addr_reg[0]_1 ),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__2 
       (.I0(push),
        .I1(input_size_c_empty_n),
        .I2(lz4Compress_4096_1_U0_input_size_read),
        .I3(addr15_in),
        .I4(\addr_reg_n_12_[0] ),
        .O(\addr[0]_i_1__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__2 
       (.I0(\mOutPtr_reg_n_12_[0] ),
        .I1(\mOutPtr_reg_n_12_[2] ),
        .I2(\mOutPtr_reg_n_12_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__2_n_12 ),
        .Q(\addr_reg_n_12_[0] ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_12_[2] ),
        .I1(\mOutPtr_reg_n_12_[0] ),
        .I2(\mOutPtr_reg_n_12_[1] ),
        .I3(lz4Compress_4096_1_U0_input_size_read),
        .I4(input_size_c_empty_n),
        .I5(push),
        .O(empty_n_i_1__5_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_12),
        .Q(input_size_c_empty_n),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__5
       (.I0(full_n2),
        .I1(push),
        .I2(input_size_c_empty_n),
        .I3(lz4Compress_4096_1_U0_input_size_read),
        .I4(input_size_c_full_n),
        .O(full_n_i_1__5_n_12));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h04)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_12_[2] ),
        .I1(\mOutPtr_reg_n_12_[0] ),
        .I2(\mOutPtr_reg_n_12_[1] ),
        .O(full_n2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_12),
        .Q(input_size_c_full_n),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(lz4Compress_4096_1_U0_input_size_read),
        .I1(input_size_c_full_n_1),
        .I2(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0),
        .I3(input_size_c_num_data_valid[0]),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__3 
       (.I0(lz4Compress_4096_1_U0_input_size_read),
        .I1(input_size_c_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_12_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hDBBB2444)) 
    \mOutPtr[1]_i_1 
       (.I0(input_size_c_num_data_valid[0]),
        .I1(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0),
        .I2(input_size_c_full_n_1),
        .I3(lz4Compress_4096_1_U0_input_size_read),
        .I4(input_size_c_num_data_valid[1]),
        .O(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_12_[0] ),
        .I1(push),
        .I2(input_size_c_empty_n),
        .I3(lz4Compress_4096_1_U0_input_size_read),
        .I4(\mOutPtr_reg_n_12_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hF7EFEFEF08101010)) 
    \mOutPtr[2]_i_1 
       (.I0(input_size_c_num_data_valid[1]),
        .I1(input_size_c_num_data_valid[0]),
        .I2(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0),
        .I3(input_size_c_full_n_1),
        .I4(lz4Compress_4096_1_U0_input_size_read),
        .I5(input_size_c_num_data_valid[2]),
        .O(\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_12_[0] ),
        .I1(\mOutPtr_reg_n_12_[1] ),
        .I2(push),
        .I3(input_size_c_empty_n),
        .I4(lz4Compress_4096_1_U0_input_size_read),
        .I5(\mOutPtr_reg_n_12_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_12 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_12 ),
        .Q(\mOutPtr_reg_n_12_[0] ),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_12 ),
        .Q(\mOutPtr_reg_n_12_[1] ),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__2_n_12 ),
        .Q(\mOutPtr_reg_n_12_[2] ),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg
   (ap_NS_fsm,
    \SRL_SIG_reg[1][6]_0 ,
    icmp_ln51_fu_153_p2,
    D,
    \ap_CS_fsm_reg[1] ,
    \input_size_4_reg_226_reg[0] ,
    push,
    if_din,
    ap_clk);
  output [0:0]ap_NS_fsm;
  output \SRL_SIG_reg[1][6]_0 ;
  output icmp_ln51_fu_153_p2;
  output [31:0]D;
  input \ap_CS_fsm_reg[1] ;
  input \input_size_4_reg_226_reg[0] ;
  input push;
  input [31:0]if_din;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire \ap_CS_fsm[1]_i_10_n_12 ;
  wire \ap_CS_fsm[1]_i_11_n_12 ;
  wire \ap_CS_fsm[1]_i_4_n_12 ;
  wire \ap_CS_fsm[1]_i_5_n_12 ;
  wire \ap_CS_fsm[1]_i_6_n_12 ;
  wire \ap_CS_fsm[1]_i_7_n_12 ;
  wire \ap_CS_fsm[1]_i_8_n_12 ;
  wire \ap_CS_fsm[1]_i_9_n_12 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire icmp_ln51_fu_153_p2;
  wire [31:0]if_din;
  wire \input_size_4_reg_226_reg[0] ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(D[20]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(\input_size_4_reg_226_reg[0] ),
        .I4(D[9]),
        .I5(D[11]),
        .O(\ap_CS_fsm[1]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(D[21]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\input_size_4_reg_226_reg[0] ),
        .I4(D[28]),
        .I5(D[22]),
        .O(\ap_CS_fsm[1]_i_11_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_4_n_12 ),
        .I1(\ap_CS_fsm[1]_i_5_n_12 ),
        .I2(\ap_CS_fsm[1]_i_6_n_12 ),
        .I3(\ap_CS_fsm[1]_i_7_n_12 ),
        .I4(\ap_CS_fsm[1]_i_8_n_12 ),
        .I5(\ap_CS_fsm[1]_i_9_n_12 ),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(D[31]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\input_size_4_reg_226_reg[0] ),
        .I4(D[13]),
        .I5(D[7]),
        .O(\ap_CS_fsm[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(D[19]),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(\SRL_SIG_reg[0]_0 [15]),
        .I3(\input_size_4_reg_226_reg[0] ),
        .I4(D[10]),
        .I5(D[5]),
        .O(\ap_CS_fsm[1]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(D[18]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(\input_size_4_reg_226_reg[0] ),
        .I4(D[27]),
        .I5(D[1]),
        .O(\ap_CS_fsm[1]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(D[16]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(\input_size_4_reg_226_reg[0] ),
        .I4(D[30]),
        .I5(D[24]),
        .O(\ap_CS_fsm[1]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(D[17]),
        .I1(D[23]),
        .I2(D[3]),
        .I3(D[26]),
        .I4(\ap_CS_fsm[1]_i_10_n_12 ),
        .O(\ap_CS_fsm[1]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(D[4]),
        .I1(D[29]),
        .I2(D[2]),
        .I3(D[25]),
        .I4(\ap_CS_fsm[1]_i_11_n_12 ),
        .O(\ap_CS_fsm[1]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln51_reg_232[0]_i_2 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .O(icmp_ln51_fu_153_p2));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_4_reg_226[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\input_size_4_reg_226_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_11
   (D,
    ap_NS_fsm112_out,
    icmp_ln315_fu_156_p2,
    empty_n_reg,
    empty_n_reg_0,
    \SRL_SIG_reg[1][31]_0 ,
    empty_n_reg_1,
    \mOutPtr_reg[2] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_2,
    empty_n_reg_3,
    compressdStream_empty_n,
    Q,
    \compare_window_reg_312_reg[0] ,
    input_size_c1_full_n,
    input_size_c2_empty_n,
    \addr_reg[0] ,
    full_n2,
    push,
    input_size_c2_full_n,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    \mOutPtr_reg[2]_2 ,
    addr15_in,
    input_size,
    ap_clk);
  output [0:0]D;
  output ap_NS_fsm112_out;
  output icmp_ln315_fu_156_p2;
  output empty_n_reg;
  output empty_n_reg_0;
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  output empty_n_reg_1;
  output \mOutPtr_reg[2] ;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_2;
  output empty_n_reg_3;
  input compressdStream_empty_n;
  input [1:0]Q;
  input \compare_window_reg_312_reg[0] ;
  input input_size_c1_full_n;
  input input_size_c2_empty_n;
  input \addr_reg[0] ;
  input full_n2;
  input push;
  input input_size_c2_full_n;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[2]_1 ;
  input \mOutPtr_reg[2]_2 ;
  input addr15_in;
  input [31:0]input_size;
  input ap_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire addr15_in;
  wire \addr_reg[0] ;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire \compare_window_reg_312_reg[0] ;
  wire compressdStream_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire full_n2;
  wire icmp_ln315_fu_156_p2;
  wire \icmp_ln315_reg_301[0]_i_2_n_12 ;
  wire \icmp_ln315_reg_301[0]_i_3_n_12 ;
  wire \icmp_ln315_reg_301[0]_i_4_n_12 ;
  wire \icmp_ln315_reg_301[0]_i_5_n_12 ;
  wire \icmp_ln315_reg_301[0]_i_6_n_12 ;
  wire \icmp_ln315_reg_301[0]_i_7_n_12 ;
  wire \icmp_ln315_reg_301[0]_i_8_n_12 ;
  wire \icmp_ln315_reg_301[0]_i_9_n_12 ;
  wire [31:0]input_size;
  wire input_size_c1_full_n;
  wire input_size_c2_empty_n;
  wire input_size_c2_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2] ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire \mOutPtr_reg[2]_2 ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(input_size[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__0 
       (.I0(push),
        .I1(input_size_c2_empty_n),
        .I2(empty_n_reg),
        .I3(addr15_in),
        .I4(\addr_reg[0] ),
        .O(empty_n_reg_3));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_NS_fsm112_out),
        .I1(compressdStream_empty_n),
        .I2(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(icmp_ln315_fu_156_p2),
        .I1(compressdStream_empty_n),
        .I2(\compare_window_reg_312_reg[0] ),
        .I3(Q[0]),
        .I4(input_size_c1_full_n),
        .I5(input_size_c2_empty_n),
        .O(ap_NS_fsm112_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__3
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(\mOutPtr_reg[2]_1 ),
        .I2(\mOutPtr_reg[2]_2 ),
        .I3(empty_n_reg),
        .I4(input_size_c2_empty_n),
        .I5(push),
        .O(\mOutPtr_reg[2] ));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__3
       (.I0(full_n2),
        .I1(push),
        .I2(input_size_c2_empty_n),
        .I3(empty_n_reg),
        .I4(input_size_c2_full_n),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln315_reg_301[0]_i_1 
       (.I0(\icmp_ln315_reg_301[0]_i_2_n_12 ),
        .I1(\icmp_ln315_reg_301[0]_i_3_n_12 ),
        .I2(\icmp_ln315_reg_301[0]_i_4_n_12 ),
        .I3(\icmp_ln315_reg_301[0]_i_5_n_12 ),
        .I4(\icmp_ln315_reg_301[0]_i_6_n_12 ),
        .I5(\icmp_ln315_reg_301[0]_i_7_n_12 ),
        .O(icmp_ln315_fu_156_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln315_reg_301[0]_i_2 
       (.I0(\SRL_SIG_reg[1][31]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(\addr_reg[0] ),
        .I4(\SRL_SIG_reg[1][31]_0 [29]),
        .I5(\SRL_SIG_reg[1][31]_0 [17]),
        .O(\icmp_ln315_reg_301[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln315_reg_301[0]_i_3 
       (.I0(\SRL_SIG_reg[1][31]_0 [9]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\addr_reg[0] ),
        .I4(\SRL_SIG_reg[1][31]_0 [21]),
        .I5(\SRL_SIG_reg[1][31]_0 [19]),
        .O(\icmp_ln315_reg_301[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000001105)) 
    \icmp_ln315_reg_301[0]_i_4 
       (.I0(\SRL_SIG_reg[1][31]_0 [10]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\addr_reg[0] ),
        .I4(\SRL_SIG_reg[1][31]_0 [22]),
        .I5(\SRL_SIG_reg[1][31]_0 [20]),
        .O(\icmp_ln315_reg_301[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln315_reg_301[0]_i_5 
       (.I0(\SRL_SIG_reg[1][31]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(\addr_reg[0] ),
        .I4(\SRL_SIG_reg[1][31]_0 [24]),
        .I5(\SRL_SIG_reg[1][31]_0 [12]),
        .O(\icmp_ln315_reg_301[0]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln315_reg_301[0]_i_6 
       (.I0(\SRL_SIG_reg[1][31]_0 [23]),
        .I1(\SRL_SIG_reg[1][31]_0 [25]),
        .I2(\SRL_SIG_reg[1][31]_0 [4]),
        .I3(\SRL_SIG_reg[1][31]_0 [7]),
        .I4(\icmp_ln315_reg_301[0]_i_8_n_12 ),
        .O(\icmp_ln315_reg_301[0]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln315_reg_301[0]_i_7 
       (.I0(\SRL_SIG_reg[1][31]_0 [16]),
        .I1(\SRL_SIG_reg[1][31]_0 [28]),
        .I2(\SRL_SIG_reg[1][31]_0 [5]),
        .I3(\SRL_SIG_reg[1][31]_0 [6]),
        .I4(\icmp_ln315_reg_301[0]_i_9_n_12 ),
        .O(\icmp_ln315_reg_301[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln315_reg_301[0]_i_8 
       (.I0(\SRL_SIG_reg[1][31]_0 [11]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\addr_reg[0] ),
        .I4(\SRL_SIG_reg[1][31]_0 [27]),
        .I5(\SRL_SIG_reg[1][31]_0 [15]),
        .O(\icmp_ln315_reg_301[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln315_reg_301[0]_i_9 
       (.I0(\SRL_SIG_reg[1][31]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\addr_reg[0] ),
        .I4(\SRL_SIG_reg[1][31]_0 [26]),
        .I5(\SRL_SIG_reg[1][31]_0 [18]),
        .O(\icmp_ln315_reg_301[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \input_size_2_reg_296[31]_i_1 
       (.I0(empty_n_reg_0),
        .I1(compressdStream_empty_n),
        .I2(\compare_window_reg_312_reg[0] ),
        .I3(Q[0]),
        .I4(input_size_c1_full_n),
        .I5(input_size_c2_empty_n),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \input_size_2_reg_296[31]_i_3 
       (.I0(icmp_ln315_fu_156_p2),
        .I1(input_size_c2_empty_n),
        .I2(input_size_c1_full_n),
        .I3(Q[0]),
        .I4(\compare_window_reg_312_reg[0] ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_2_reg_296[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\addr_reg[0] ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__1 
       (.I0(empty_n_reg),
        .I1(input_size_c2_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg[2]_1 ),
        .O(empty_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[2]_1 ),
        .I1(push),
        .I2(input_size_c2_empty_n),
        .I3(empty_n_reg),
        .I4(\mOutPtr_reg[2]_2 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[2]_1 ),
        .I1(\mOutPtr_reg[2]_2 ),
        .I2(push),
        .I3(input_size_c2_empty_n),
        .I4(empty_n_reg),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr_reg[0] ));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_12
   (ap_NS_fsm14_out,
    icmp_ln560_fu_116_p2,
    D,
    lzBooster_255_16384_64_U0_input_size_c_write,
    \input_size_1_reg_177_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    lzBestMatchFilter_6_65536_U0_input_size_read,
    if_din,
    ap_clk);
  output ap_NS_fsm14_out;
  output icmp_ln560_fu_116_p2;
  output [31:0]D;
  input lzBooster_255_16384_64_U0_input_size_c_write;
  input \input_size_1_reg_177_reg[0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input lzBestMatchFilter_6_65536_U0_input_size_read;
  input [31:0]if_din;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire icmp_ln560_fu_116_p2;
  wire \icmp_ln560_reg_182[0]_i_10_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_11_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_2_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_3_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_4_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_5_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_6_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_7_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_8_n_12 ;
  wire \icmp_ln560_reg_182[0]_i_9_n_12 ;
  wire [31:0]if_din;
  wire \input_size_1_reg_177_reg[0] ;
  wire lzBestMatchFilter_6_65536_U0_input_size_read;
  wire lzBooster_255_16384_64_U0_input_size_c_write;
  wire push_2;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(lzBestMatchFilter_6_65536_U0_input_size_read),
        .O(push_2));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push_2),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push_2),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(icmp_ln560_fu_116_p2),
        .I1(lzBooster_255_16384_64_U0_input_size_c_write),
        .O(ap_NS_fsm14_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \icmp_ln560_reg_182[0]_i_1 
       (.I0(\icmp_ln560_reg_182[0]_i_2_n_12 ),
        .I1(\icmp_ln560_reg_182[0]_i_3_n_12 ),
        .I2(\icmp_ln560_reg_182[0]_i_4_n_12 ),
        .I3(\icmp_ln560_reg_182[0]_i_5_n_12 ),
        .I4(\icmp_ln560_reg_182[0]_i_6_n_12 ),
        .I5(\icmp_ln560_reg_182[0]_i_7_n_12 ),
        .O(icmp_ln560_fu_116_p2));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \icmp_ln560_reg_182[0]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(D[0]),
        .O(\icmp_ln560_reg_182[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h0F050F050F0F0303)) 
    \icmp_ln560_reg_182[0]_i_11 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\input_size_1_reg_177_reg[0] ),
        .O(\icmp_ln560_reg_182[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_182[0]_i_2 
       (.I0(D[25]),
        .I1(D[26]),
        .I2(D[28]),
        .I3(D[29]),
        .I4(D[31]),
        .I5(D[30]),
        .O(\icmp_ln560_reg_182[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln560_reg_182[0]_i_3 
       (.I0(\icmp_ln560_reg_182[0]_i_8_n_12 ),
        .I1(D[20]),
        .I2(D[19]),
        .I3(D[23]),
        .I4(D[22]),
        .I5(D[21]),
        .O(\icmp_ln560_reg_182[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \icmp_ln560_reg_182[0]_i_4 
       (.I0(D[19]),
        .I1(D[20]),
        .I2(D[18]),
        .I3(D[16]),
        .I4(D[17]),
        .I5(D[15]),
        .O(\icmp_ln560_reg_182[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \icmp_ln560_reg_182[0]_i_5 
       (.I0(D[13]),
        .I1(D[14]),
        .I2(D[12]),
        .I3(D[10]),
        .I4(D[11]),
        .I5(D[9]),
        .O(\icmp_ln560_reg_182[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \icmp_ln560_reg_182[0]_i_6 
       (.I0(\icmp_ln560_reg_182[0]_i_9_n_12 ),
        .I1(\icmp_ln560_reg_182[0]_i_10_n_12 ),
        .I2(\icmp_ln560_reg_182[0]_i_11_n_12 ),
        .I3(D[6]),
        .I4(D[8]),
        .I5(D[7]),
        .O(\icmp_ln560_reg_182[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_182[0]_i_7 
       (.I0(D[10]),
        .I1(D[11]),
        .I2(D[13]),
        .I3(D[14]),
        .I4(D[17]),
        .I5(D[16]),
        .O(\icmp_ln560_reg_182[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \icmp_ln560_reg_182[0]_i_8 
       (.I0(D[28]),
        .I1(D[29]),
        .I2(D[27]),
        .I3(D[25]),
        .I4(D[26]),
        .I5(D[24]),
        .O(\icmp_ln560_reg_182[0]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00053035)) 
    \icmp_ln560_reg_182[0]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(\icmp_ln560_reg_182[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_size_1_reg_177[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\input_size_1_reg_177_reg[0] ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S
   (bestMatchStream_empty_n,
    bestMatchStream_full_n,
    \boostFlag_reg_656_reg[0] ,
    out,
    ap_rst,
    ap_clk,
    \boostFlag_reg_656_reg[0]_0 ,
    ap_block_pp0_stage0_11001__4,
    p_9_in,
    addr110_out,
    p_6_in,
    push,
    in,
    E);
  output bestMatchStream_empty_n;
  output bestMatchStream_full_n;
  output \boostFlag_reg_656_reg[0] ;
  output [26:0]out;
  input ap_rst;
  input ap_clk;
  input \boostFlag_reg_656_reg[0]_0 ;
  input ap_block_pp0_stage0_11001__4;
  input p_9_in;
  input addr110_out;
  input p_6_in;
  input push;
  input [26:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]addr;
  wire addr110_out;
  wire \addr[0]_i_1_n_12 ;
  wire \addr[1]_i_1_n_12 ;
  wire \addr[2]_i_1_n_12 ;
  wire \addr[2]_i_3__0_n_12 ;
  wire ap_block_pp0_stage0_11001__4;
  wire ap_clk;
  wire ap_rst;
  wire bestMatchStream_empty_n;
  wire bestMatchStream_full_n;
  wire \boostFlag_reg_656_reg[0] ;
  wire \boostFlag_reg_656_reg[0]_0 ;
  wire empty_n_i_1__8_n_12;
  wire empty_n_i_2__5_n_12;
  wire full_n1__3;
  wire full_n_i_1__8_n_12;
  wire [26:0]in;
  wire [3:0]lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid;
  wire \mOutPtr[0]_i_1__5_n_12 ;
  wire \mOutPtr[1]_i_1__4_n_12 ;
  wire \mOutPtr[2]_i_1__4_n_12 ;
  wire \mOutPtr[3]_i_2__0_n_12 ;
  wire [26:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg_14 U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg
       (.addr(addr),
        .ap_block_pp0_stage0_11001__4(ap_block_pp0_stage0_11001__4),
        .ap_clk(ap_clk),
        .\boostFlag_reg_656_reg[0] (\boostFlag_reg_656_reg[0] ),
        .\boostFlag_reg_656_reg[0]_0 (\boostFlag_reg_656_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3__0_n_12 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AFF9500)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(p_9_in),
        .I2(bestMatchStream_empty_n),
        .I3(\addr[2]_i_3__0_n_12 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h7EEEFFFF81110000)) 
    \addr[2]_i_1 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(p_9_in),
        .I3(bestMatchStream_empty_n),
        .I4(\addr[2]_i_3__0_n_12 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \addr[2]_i_3__0 
       (.I0(addr110_out),
        .I1(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[0]),
        .I2(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[2]),
        .I3(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[3]),
        .I4(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[1]),
        .I5(p_6_in),
        .O(\addr[2]_i_3__0_n_12 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_12 ),
        .Q(addr[0]),
        .R(ap_rst));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_12 ),
        .Q(addr[1]),
        .R(ap_rst));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_12 ),
        .Q(addr[2]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__8
       (.I0(p_9_in),
        .I1(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[3]),
        .I2(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[2]),
        .I3(empty_n_i_2__5_n_12),
        .I4(p_6_in),
        .I5(bestMatchStream_empty_n),
        .O(empty_n_i_1__8_n_12));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__5
       (.I0(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[1]),
        .I1(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[0]),
        .O(empty_n_i_2__5_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_12),
        .Q(bestMatchStream_empty_n),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__8
       (.I0(full_n1__3),
        .I1(p_6_in),
        .I2(bestMatchStream_full_n),
        .O(full_n_i_1__8_n_12));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    full_n_i_2__3
       (.I0(p_9_in),
        .I1(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[1]),
        .I2(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[0]),
        .I3(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[3]),
        .I4(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[2]),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_12),
        .Q(bestMatchStream_full_n),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[0]),
        .I1(p_9_in),
        .I2(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[0]),
        .I1(p_9_in),
        .I2(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[2]),
        .I3(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[1]),
        .O(\mOutPtr[2]_i_1__4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__0 
       (.I0(p_9_in),
        .I1(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[0]),
        .I2(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[1]),
        .I3(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[3]),
        .I4(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2__0_n_12 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_12 ),
        .Q(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_12 ),
        .Q(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[1]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_12 ),
        .Q(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[2]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_12 ),
        .Q(lzBestMatchFilter_6_65536_U0_bestMatchStream_num_data_valid[3]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_fifo_w32_d8_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_0
   (boosterStream_empty_n,
    boosterStream_full_n,
    out,
    ap_rst,
    ap_clk,
    p_9_in,
    p_6_in,
    push,
    in,
    addr110_out,
    E);
  output boosterStream_empty_n;
  output boosterStream_full_n;
  output [31:0]out;
  input ap_rst;
  input ap_clk;
  input p_9_in;
  input p_6_in;
  input push;
  input [31:0]in;
  input addr110_out;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]addr;
  wire addr110_out;
  wire addr15_in__1;
  wire \addr[0]_i_1_n_12 ;
  wire \addr[1]_i_1_n_12 ;
  wire \addr[2]_i_1_n_12 ;
  wire ap_clk;
  wire ap_rst;
  wire boosterStream_empty_n;
  wire boosterStream_full_n;
  wire empty_n_i_1__10_n_12;
  wire empty_n_i_2__3_n_12;
  wire full_n2__1;
  wire full_n_i_1__10_n_12;
  wire [31:0]in;
  wire [3:0]lzBooster_255_16384_64_U0_boosterStream_num_data_valid;
  wire \mOutPtr[0]_i_1__6_n_12 ;
  wire \mOutPtr[1]_i_1__5_n_12 ;
  wire \mOutPtr[2]_i_1__5_n_12 ;
  wire \mOutPtr[3]_i_2__1_n_12 ;
  wire [31:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg_13 U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \addr[0]_i_1 
       (.I0(p_6_in),
        .I1(addr15_in__1),
        .I2(p_9_in),
        .I3(boosterStream_empty_n),
        .I4(addr[0]),
        .O(\addr[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h6A7F7F7F95808080)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(boosterStream_empty_n),
        .I2(p_9_in),
        .I3(addr15_in__1),
        .I4(p_6_in),
        .I5(addr[1]),
        .O(\addr[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h7E7F7F7F81808080)) 
    \addr[2]_i_1 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(addr110_out),
        .I3(addr15_in__1),
        .I4(p_6_in),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr[2]_i_3__1 
       (.I0(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[0]),
        .I1(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[2]),
        .I2(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[3]),
        .I3(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[1]),
        .O(addr15_in__1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_12 ),
        .Q(addr[0]),
        .R(ap_rst));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_12 ),
        .Q(addr[1]),
        .R(ap_rst));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_12 ),
        .Q(addr[2]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__10
       (.I0(p_9_in),
        .I1(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[3]),
        .I2(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[2]),
        .I3(empty_n_i_2__3_n_12),
        .I4(p_6_in),
        .I5(boosterStream_empty_n),
        .O(empty_n_i_1__10_n_12));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__3
       (.I0(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[1]),
        .I1(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[0]),
        .O(empty_n_i_2__3_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_12),
        .Q(boosterStream_empty_n),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h7770)) 
    full_n_i_1__10
       (.I0(full_n2__1),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(boosterStream_full_n),
        .O(full_n_i_1__10_n_12));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    full_n_i_2__5
       (.I0(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[2]),
        .I1(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[3]),
        .I2(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[0]),
        .I3(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[1]),
        .O(full_n2__1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_12),
        .Q(boosterStream_full_n),
        .S(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[0]),
        .I1(p_9_in),
        .I2(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[0]),
        .I1(p_9_in),
        .I2(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[2]),
        .I3(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[1]),
        .O(\mOutPtr[2]_i_1__5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__1 
       (.I0(p_9_in),
        .I1(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[0]),
        .I2(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[1]),
        .I3(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[3]),
        .I4(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2__1_n_12 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_12 ),
        .Q(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_12 ),
        .Q(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[1]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_12 ),
        .Q(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[2]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__1_n_12 ),
        .Q(lzBooster_255_16384_64_U0_boosterStream_num_data_valid[3]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_fifo_w32_d8_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_1
   (compressdStream_empty_n,
    compressdStream_full_n,
    E,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2,
    empty_n_reg_3,
    S,
    out,
    ap_rst,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_CS_fsm_state3,
    ap_CS_fsm_state4,
    ap_CS_fsm_state5,
    ap_CS_fsm_state6,
    Q,
    p_9_in,
    ap_NS_fsm112_out,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    push,
    p_6_in,
    in,
    \mOutPtr_reg[3]_0 );
  output compressdStream_empty_n;
  output compressdStream_full_n;
  output [0:0]E;
  output [0:0]empty_n_reg_0;
  output [0:0]empty_n_reg_1;
  output [0:0]empty_n_reg_2;
  output [0:0]empty_n_reg_3;
  output [2:0]S;
  output [26:0]out;
  input ap_rst;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_CS_fsm_state3;
  input ap_CS_fsm_state4;
  input ap_CS_fsm_state5;
  input ap_CS_fsm_state6;
  input [1:0]Q;
  input p_9_in;
  input ap_NS_fsm112_out;
  input \addr_reg[0]_0 ;
  input \addr_reg[0]_1 ;
  input push;
  input p_6_in;
  input [26:0]in;
  input [0:0]\mOutPtr_reg[3]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]S;
  wire [2:0]addr;
  wire addr15_in;
  wire \addr[0]_i_1_n_12 ;
  wire \addr[1]_i_1_n_12 ;
  wire \addr[2]_i_1_n_12 ;
  wire \addr[2]_i_3_n_12 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire compressdStream_empty_n;
  wire compressdStream_full_n;
  wire empty_n_i_1__6_n_12;
  wire empty_n_i_2__4_n_12;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire [0:0]empty_n_reg_2;
  wire [0:0]empty_n_reg_3;
  wire full_n2;
  wire full_n_i_1__6_n_12;
  wire [26:0]in;
  wire [3:0]lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid;
  wire \mOutPtr[0]_i_1__4_n_12 ;
  wire \mOutPtr[1]_i_1__3_n_12 ;
  wire \mOutPtr[2]_i_1__3_n_12 ;
  wire \mOutPtr[3]_i_2_n_12 ;
  wire [0:0]\mOutPtr_reg[3]_0 ;
  wire [26:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg
       (.Q(Q),
        .S(S),
        .addr(addr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3_n_12 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AFF9500)) 
    \addr[1]_i_1 
       (.I0(addr[0]),
        .I1(p_9_in),
        .I2(compressdStream_empty_n),
        .I3(\addr[2]_i_3_n_12 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h7EEEFFFF81110000)) 
    \addr[2]_i_1 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(p_9_in),
        .I3(compressdStream_empty_n),
        .I4(\addr[2]_i_3_n_12 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00030000AAA80000)) 
    \addr[2]_i_3 
       (.I0(addr15_in),
        .I1(ap_NS_fsm112_out),
        .I2(\addr_reg[0]_0 ),
        .I3(\addr_reg[0]_1 ),
        .I4(compressdStream_empty_n),
        .I5(push),
        .O(\addr[2]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr[2]_i_6 
       (.I0(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[0]),
        .I1(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[2]),
        .I2(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[3]),
        .I3(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[1]),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_12 ),
        .Q(addr[0]),
        .R(ap_rst));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_12 ),
        .Q(addr[1]),
        .R(ap_rst));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_12 ),
        .Q(addr[2]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(compressdStream_empty_n),
        .I1(ap_CS_fsm_state6),
        .O(empty_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \compare_window_17_reg_322[31]_i_1 
       (.I0(compressdStream_empty_n),
        .I1(ap_CS_fsm_state3),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \compare_window_18_reg_327[31]_i_1 
       (.I0(compressdStream_empty_n),
        .I1(ap_CS_fsm_state4),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \compare_window_19_reg_332[31]_i_1 
       (.I0(compressdStream_empty_n),
        .I1(ap_CS_fsm_state5),
        .O(empty_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__6
       (.I0(p_9_in),
        .I1(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[3]),
        .I2(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[2]),
        .I3(empty_n_i_2__4_n_12),
        .I4(p_6_in),
        .I5(compressdStream_empty_n),
        .O(empty_n_i_1__6_n_12));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__4
       (.I0(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[1]),
        .I1(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[0]),
        .O(empty_n_i_2__4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_12),
        .Q(compressdStream_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    full_n_i_1__6
       (.I0(full_n2),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(compressdStream_full_n),
        .O(full_n_i_1__6_n_12));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    full_n_i_2__4
       (.I0(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[2]),
        .I1(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[3]),
        .I2(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[0]),
        .I3(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[1]),
        .O(full_n2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_12),
        .Q(compressdStream_full_n),
        .S(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[0]),
        .I1(p_9_in),
        .I2(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__3 
       (.I0(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[0]),
        .I1(p_9_in),
        .I2(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[2]),
        .I3(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[1]),
        .O(\mOutPtr[2]_i_1__3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2 
       (.I0(p_9_in),
        .I1(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[0]),
        .I2(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[1]),
        .I3(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[3]),
        .I4(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2_n_12 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[0]_i_1__4_n_12 ),
        .Q(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[1]_i_1__3_n_12 ),
        .Q(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[1]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[2]_i_1__3_n_12 ),
        .Q(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[2]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[3]_i_2_n_12 ),
        .Q(lzCompress_6_4_65536_6_1_2048_64_U0_compressdStream_num_data_valid[3]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \outValue_reg_170[7]_i_1 
       (.I0(compressdStream_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg
   (S,
    out,
    Q,
    push,
    in,
    addr,
    ap_clk);
  output [2:0]S;
  output [26:0]out;
  input [1:0]Q;
  input push;
  input [26:0]in;
  input [2:0]addr;
  input ap_clk;

  wire [1:0]Q;
  wire [2:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire [26:0]in;
  wire [26:0]out;
  wire push;

  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\compressdStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_3
       (.I0(out[10]),
        .I1(Q[1]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4
       (.I0(out[10]),
        .I1(Q[1]),
        .I2(out[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(out[9]),
        .I1(Q[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg_13
   (out,
    push,
    in,
    addr,
    ap_clk);
  output [31:0]out;
  input push;
  input [31:0]in;
  input [2:0]addr;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire push;

  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\boosterStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg_14
   (\boostFlag_reg_656_reg[0] ,
    out,
    \boostFlag_reg_656_reg[0]_0 ,
    ap_block_pp0_stage0_11001__4,
    push,
    in,
    addr,
    ap_clk);
  output \boostFlag_reg_656_reg[0] ;
  output [26:0]out;
  input \boostFlag_reg_656_reg[0]_0 ;
  input ap_block_pp0_stage0_11001__4;
  input push;
  input [26:0]in;
  input [2:0]addr;
  input ap_clk;

  wire [2:0]addr;
  wire ap_block_pp0_stage0_11001__4;
  wire ap_clk;
  wire \boostFlag_reg_656_reg[0] ;
  wire \boostFlag_reg_656_reg[0]_0 ;
  wire [26:0]in;
  wire [26:0]out;
  wire push;

  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT4 #(
    .INIT(16'hF011)) 
    \boostFlag_reg_656[0]_i_1 
       (.I0(out[25]),
        .I1(out[26]),
        .I2(\boostFlag_reg_656_reg[0]_0 ),
        .I3(ap_block_pp0_stage0_11001__4),
        .O(\boostFlag_reg_656_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w64_d32_S
   (lenOffset_Stream_empty_n,
    lenOffset_Stream_full_n,
    out,
    ap_rst,
    ap_clk,
    lz4CompressPart2_U0_lenOffset_Stream_read,
    push,
    p_9_in,
    in,
    E);
  output lenOffset_Stream_empty_n;
  output lenOffset_Stream_full_n;
  output [41:0]out;
  input ap_rst;
  input ap_clk;
  input lz4CompressPart2_U0_lenOffset_Stream_read;
  input push;
  input p_9_in;
  input [40:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire \addr[0]_i_1_n_12 ;
  wire \addr[1]_i_1_n_12 ;
  wire \addr[2]_i_1_n_12 ;
  wire \addr[3]_i_1_n_12 ;
  wire \addr[4]_i_1_n_12 ;
  wire \addr[4]_i_2_n_12 ;
  wire \addr[4]_i_3_n_12 ;
  wire \addr[4]_i_4_n_12 ;
  wire [4:0]addr_reg;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__0_n_12;
  wire full_n_i_1__0_n_12;
  wire full_n_i_2__0_n_12;
  wire [40:0]in;
  wire lenOffset_Stream_empty_n;
  wire lenOffset_Stream_full_n;
  wire [5:0]lenOffset_Stream_num_data_valid;
  wire lz4CompressPart2_U0_lenOffset_Stream_read;
  wire \mOutPtr[0]_i_1__0_n_12 ;
  wire \mOutPtr[1]_i_1_n_12 ;
  wire \mOutPtr[2]_i_1_n_12 ;
  wire \mOutPtr[3]_i_1_n_12 ;
  wire \mOutPtr[4]_i_1_n_12 ;
  wire \mOutPtr[5]_i_2_n_12 ;
  wire \mOutPtr[5]_i_3_n_12 ;
  wire [41:0]out;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg
       (.Q(addr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT1 #(
    .INIT(2'h1)) 
    \addr[0]_i_1 
       (.I0(addr_reg[0]),
        .O(\addr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hA6AA5955)) 
    \addr[1]_i_1 
       (.I0(addr_reg[0]),
        .I1(lenOffset_Stream_empty_n),
        .I2(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I3(push),
        .I4(addr_reg[1]),
        .O(\addr[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hDFFF2000FF2000DF)) 
    \addr[2]_i_1 
       (.I0(push),
        .I1(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I2(lenOffset_Stream_empty_n),
        .I3(addr_reg[0]),
        .I4(addr_reg[2]),
        .I5(addr_reg[1]),
        .O(\addr[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h7FFF8000FEEE0111)) 
    \addr[3]_i_1 
       (.I0(addr_reg[0]),
        .I1(addr_reg[1]),
        .I2(lenOffset_Stream_empty_n),
        .I3(p_9_in),
        .I4(addr_reg[3]),
        .I5(addr_reg[2]),
        .O(\addr[3]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h1C10)) 
    \addr[4]_i_1 
       (.I0(\addr[4]_i_3_n_12 ),
        .I1(push),
        .I2(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I3(lenOffset_Stream_empty_n),
        .O(\addr[4]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \addr[4]_i_2 
       (.I0(addr_reg[4]),
        .I1(addr_reg[3]),
        .I2(addr_reg[0]),
        .I3(addr_reg[1]),
        .I4(\addr[4]_i_4_n_12 ),
        .I5(addr_reg[2]),
        .O(\addr[4]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \addr[4]_i_3 
       (.I0(lenOffset_Stream_num_data_valid[5]),
        .I1(lenOffset_Stream_num_data_valid[4]),
        .I2(lenOffset_Stream_num_data_valid[1]),
        .I3(lenOffset_Stream_num_data_valid[0]),
        .I4(lenOffset_Stream_num_data_valid[2]),
        .I5(lenOffset_Stream_num_data_valid[3]),
        .O(\addr[4]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr[4]_i_4 
       (.I0(lenOffset_Stream_empty_n),
        .I1(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I2(push),
        .O(\addr[4]_i_4_n_12 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_12 ),
        .D(\addr[0]_i_1_n_12 ),
        .Q(addr_reg[0]),
        .R(ap_rst));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_12 ),
        .D(\addr[1]_i_1_n_12 ),
        .Q(addr_reg[1]),
        .R(ap_rst));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_12 ),
        .D(\addr[2]_i_1_n_12 ),
        .Q(addr_reg[2]),
        .R(ap_rst));
  FDRE \addr_reg[3] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_12 ),
        .D(\addr[3]_i_1_n_12 ),
        .Q(addr_reg[3]),
        .R(ap_rst));
  FDRE \addr_reg[4] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_12 ),
        .D(\addr[4]_i_2_n_12 ),
        .Q(addr_reg[4]),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hF730)) 
    empty_n_i_1__0
       (.I0(\addr[4]_i_3_n_12 ),
        .I1(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I2(push),
        .I3(lenOffset_Stream_empty_n),
        .O(empty_n_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_12),
        .Q(lenOffset_Stream_empty_n),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hFB30)) 
    full_n_i_1__0
       (.I0(full_n_i_2__0_n_12),
        .I1(push),
        .I2(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I3(lenOffset_Stream_full_n),
        .O(full_n_i_1__0_n_12));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    full_n_i_2__0
       (.I0(lenOffset_Stream_num_data_valid[3]),
        .I1(lenOffset_Stream_num_data_valid[2]),
        .I2(lenOffset_Stream_num_data_valid[1]),
        .I3(lenOffset_Stream_num_data_valid[4]),
        .I4(lenOffset_Stream_num_data_valid[5]),
        .I5(lenOffset_Stream_num_data_valid[0]),
        .O(full_n_i_2__0_n_12));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_12),
        .Q(lenOffset_Stream_full_n),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(lenOffset_Stream_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1 
       (.I0(lenOffset_Stream_num_data_valid[0]),
        .I1(push),
        .I2(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I3(lenOffset_Stream_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1 
       (.I0(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I1(push),
        .I2(lenOffset_Stream_num_data_valid[0]),
        .I3(lenOffset_Stream_num_data_valid[2]),
        .I4(lenOffset_Stream_num_data_valid[1]),
        .O(\mOutPtr[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFF7F0080EEFE1101)) 
    \mOutPtr[3]_i_1 
       (.I0(lenOffset_Stream_num_data_valid[0]),
        .I1(lenOffset_Stream_num_data_valid[1]),
        .I2(push),
        .I3(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I4(lenOffset_Stream_num_data_valid[3]),
        .I5(lenOffset_Stream_num_data_valid[2]),
        .O(\mOutPtr[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(lenOffset_Stream_num_data_valid[4]),
        .I1(lenOffset_Stream_num_data_valid[3]),
        .I2(lenOffset_Stream_num_data_valid[0]),
        .I3(lenOffset_Stream_num_data_valid[1]),
        .I4(p_9_in),
        .I5(lenOffset_Stream_num_data_valid[2]),
        .O(\mOutPtr[4]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[5]_i_2 
       (.I0(lenOffset_Stream_num_data_valid[5]),
        .I1(lenOffset_Stream_num_data_valid[4]),
        .I2(\mOutPtr[5]_i_3_n_12 ),
        .I3(lenOffset_Stream_num_data_valid[2]),
        .I4(lenOffset_Stream_num_data_valid[3]),
        .O(\mOutPtr[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h8AAAAAEF)) 
    \mOutPtr[5]_i_3 
       (.I0(lenOffset_Stream_num_data_valid[2]),
        .I1(lz4CompressPart2_U0_lenOffset_Stream_read),
        .I2(push),
        .I3(lenOffset_Stream_num_data_valid[1]),
        .I4(lenOffset_Stream_num_data_valid[0]),
        .O(\mOutPtr[5]_i_3_n_12 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_12 ),
        .Q(lenOffset_Stream_num_data_valid[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1_n_12 ),
        .Q(lenOffset_Stream_num_data_valid[1]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_12 ),
        .Q(lenOffset_Stream_num_data_valid[2]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_12 ),
        .Q(lenOffset_Stream_num_data_valid[3]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_1_n_12 ),
        .Q(lenOffset_Stream_num_data_valid[4]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[5]_i_2_n_12 ),
        .Q(lenOffset_Stream_num_data_valid[5]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg
   (out,
    push,
    in,
    Q,
    ap_clk);
  output [41:0]out;
  input push;
  input [40:0]in;
  input [4:0]Q;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire [40:0]in;
  wire [41:0]out;
  wire push;
  wire \NLW_SRL_SIG_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][34]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][35]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][36]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][37]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][38]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][39]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][40]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][41]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][42]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][43]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][44]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][45]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][46]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][47]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][0]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_SRL_SIG_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][16]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[10]),
        .Q31(\NLW_SRL_SIG_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][17]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[11]),
        .Q31(\NLW_SRL_SIG_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][18]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[12]),
        .Q31(\NLW_SRL_SIG_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][19]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[13]),
        .Q31(\NLW_SRL_SIG_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][1]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_SRL_SIG_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][20]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[14]),
        .Q31(\NLW_SRL_SIG_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][21]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[15]),
        .Q31(\NLW_SRL_SIG_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][22]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[16]),
        .Q31(\NLW_SRL_SIG_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][23]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[17]),
        .Q31(\NLW_SRL_SIG_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][24]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[18]),
        .Q31(\NLW_SRL_SIG_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][25]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[19]),
        .Q31(\NLW_SRL_SIG_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][26]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[20]),
        .Q31(\NLW_SRL_SIG_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][27]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[21]),
        .Q31(\NLW_SRL_SIG_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][28]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[22]),
        .Q31(\NLW_SRL_SIG_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][29]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[23]),
        .Q31(\NLW_SRL_SIG_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][2]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_SRL_SIG_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][30]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[24]),
        .Q31(\NLW_SRL_SIG_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][31]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[25]),
        .Q31(\NLW_SRL_SIG_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][32]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[26]),
        .Q31(\NLW_SRL_SIG_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][33]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[27]),
        .Q31(\NLW_SRL_SIG_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][34]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[28]),
        .Q31(\NLW_SRL_SIG_reg[31][34]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][35]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[29]),
        .Q31(\NLW_SRL_SIG_reg[31][35]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][36]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[30]),
        .Q31(\NLW_SRL_SIG_reg[31][36]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][37]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[31]),
        .Q31(\NLW_SRL_SIG_reg[31][37]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][38]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[32]),
        .Q31(\NLW_SRL_SIG_reg[31][38]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][39]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[33]),
        .Q31(\NLW_SRL_SIG_reg[31][39]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][3]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_SRL_SIG_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][40]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[34]),
        .Q31(\NLW_SRL_SIG_reg[31][40]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][41]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[35]),
        .Q31(\NLW_SRL_SIG_reg[31][41]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][42]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[36]),
        .Q31(\NLW_SRL_SIG_reg[31][42]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][43]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[37]),
        .Q31(\NLW_SRL_SIG_reg[31][43]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][44]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[38]),
        .Q31(\NLW_SRL_SIG_reg[31][44]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][45]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[39]),
        .Q31(\NLW_SRL_SIG_reg[31][45]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][46]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[40]),
        .Q31(\NLW_SRL_SIG_reg[31][46]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][47]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[41]),
        .Q31(\NLW_SRL_SIG_reg[31][47]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][4]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_SRL_SIG_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][5]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_SRL_SIG_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][6]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_SRL_SIG_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][7]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_SRL_SIG_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][8]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_SRL_SIG_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "inst/\\lz4Compress_4096_1_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg/SRL_SIG_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][9]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[9]),
        .Q31(\NLW_SRL_SIG_reg[31][9]_srl32_Q31_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w8_d4096_A
   (lit_outStream_empty_n,
    lit_outStream_full_n,
    \num_data_cnt_reg[11]_0 ,
    pop,
    S,
    \mOutPtr_reg[7]_0 ,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[12]_0 ,
    \num_data_cnt_reg[12]_0 ,
    mem_reg,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[12]_1 ,
    O,
    \mOutPtr_reg[7]_1 ,
    \mOutPtr_reg[11]_0 ,
    \mOutPtr_reg[12]_2 ,
    \num_data_cnt_reg[12]_1 ,
    \num_data_cnt_reg[3]_0 ,
    \num_data_cnt_reg[7]_0 ,
    \num_data_cnt_reg[11]_1 ,
    \num_data_cnt_reg[12]_2 ,
    push,
    \raddr_reg[11]_0 ,
    p_8_in,
    Q);
  output lit_outStream_empty_n;
  output lit_outStream_full_n;
  output [11:0]\num_data_cnt_reg[11]_0 ;
  output pop;
  output [3:0]S;
  output [3:0]\mOutPtr_reg[7]_0 ;
  output [3:0]\mOutPtr_reg[3]_0 ;
  output [0:0]\mOutPtr_reg[12]_0 ;
  output [0:0]\num_data_cnt_reg[12]_0 ;
  output [7:0]mem_reg;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[12]_1 ;
  input [3:0]O;
  input [3:0]\mOutPtr_reg[7]_1 ;
  input [3:0]\mOutPtr_reg[11]_0 ;
  input [0:0]\mOutPtr_reg[12]_2 ;
  input \num_data_cnt_reg[12]_1 ;
  input [3:0]\num_data_cnt_reg[3]_0 ;
  input [3:0]\num_data_cnt_reg[7]_0 ;
  input [3:0]\num_data_cnt_reg[11]_1 ;
  input [0:0]\num_data_cnt_reg[12]_2 ;
  input push;
  input \raddr_reg[11]_0 ;
  input p_8_in;
  input [7:0]Q;

  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst;
  wire [11:1]data0;
  wire dout_vld_i_1_n_12;
  wire empty_n;
  wire empty_n_i_1_n_12;
  wire empty_n_i_2__0_n_12;
  wire empty_n_i_3_n_12;
  wire empty_n_i_4_n_12;
  wire full_n_i_1_n_12;
  wire full_n_i_2_n_12;
  wire full_n_i_3_n_12;
  wire full_n_i_4_n_12;
  wire lit_outStream_empty_n;
  wire lit_outStream_full_n;
  wire [12:0]mOutPtr_reg;
  wire [3:0]\mOutPtr_reg[11]_0 ;
  wire [0:0]\mOutPtr_reg[12]_0 ;
  wire \mOutPtr_reg[12]_1 ;
  wire [0:0]\mOutPtr_reg[12]_2 ;
  wire [3:0]\mOutPtr_reg[3]_0 ;
  wire [3:0]\mOutPtr_reg[7]_0 ;
  wire [3:0]\mOutPtr_reg[7]_1 ;
  wire [7:0]mem_reg;
  wire [12:12]num_data_cnt_reg;
  wire [11:0]\num_data_cnt_reg[11]_0 ;
  wire [3:0]\num_data_cnt_reg[11]_1 ;
  wire [0:0]\num_data_cnt_reg[12]_0 ;
  wire \num_data_cnt_reg[12]_1 ;
  wire [0:0]\num_data_cnt_reg[12]_2 ;
  wire [3:0]\num_data_cnt_reg[3]_0 ;
  wire [3:0]\num_data_cnt_reg[7]_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire [11:0]raddr;
  wire \raddr[0]_i_1_n_12 ;
  wire \raddr[10]_i_1_n_12 ;
  wire \raddr[11]_i_2_n_12 ;
  wire \raddr[11]_i_4_n_12 ;
  wire \raddr[11]_i_5_n_12 ;
  wire \raddr[11]_i_6_n_12 ;
  wire \raddr[1]_i_1_n_12 ;
  wire \raddr[2]_i_1_n_12 ;
  wire \raddr[3]_i_1_n_12 ;
  wire \raddr[4]_i_1_n_12 ;
  wire \raddr[5]_i_1_n_12 ;
  wire \raddr[6]_i_1_n_12 ;
  wire \raddr[7]_i_1_n_12 ;
  wire \raddr[8]_i_1_n_12 ;
  wire \raddr[9]_i_1_n_12 ;
  wire \raddr_reg[11]_0 ;
  wire \raddr_reg[11]_i_3_n_14 ;
  wire \raddr_reg[11]_i_3_n_15 ;
  wire \raddr_reg[11]_i_3_n_17 ;
  wire \raddr_reg[11]_i_3_n_18 ;
  wire \raddr_reg[11]_i_3_n_19 ;
  wire \raddr_reg[4]_i_2_n_12 ;
  wire \raddr_reg[4]_i_2_n_13 ;
  wire \raddr_reg[4]_i_2_n_14 ;
  wire \raddr_reg[4]_i_2_n_15 ;
  wire \raddr_reg[4]_i_2_n_16 ;
  wire \raddr_reg[4]_i_2_n_17 ;
  wire \raddr_reg[4]_i_2_n_18 ;
  wire \raddr_reg[4]_i_2_n_19 ;
  wire \raddr_reg[8]_i_2_n_12 ;
  wire \raddr_reg[8]_i_2_n_13 ;
  wire \raddr_reg[8]_i_2_n_14 ;
  wire \raddr_reg[8]_i_2_n_15 ;
  wire \raddr_reg[8]_i_2_n_16 ;
  wire \raddr_reg[8]_i_2_n_17 ;
  wire \raddr_reg[8]_i_2_n_18 ;
  wire \raddr_reg[8]_i_2_n_19 ;
  wire [11:0]waddr;
  wire \waddr[0]_i_1_n_12 ;
  wire \waddr[10]_i_1_n_12 ;
  wire \waddr[11]_i_1_n_12 ;
  wire \waddr[11]_i_3_n_12 ;
  wire \waddr[11]_i_4_n_12 ;
  wire \waddr[11]_i_5_n_12 ;
  wire \waddr[1]_i_1_n_12 ;
  wire \waddr[2]_i_1_n_12 ;
  wire \waddr[3]_i_1_n_12 ;
  wire \waddr[4]_i_1_n_12 ;
  wire \waddr[5]_i_1_n_12 ;
  wire \waddr[6]_i_1_n_12 ;
  wire \waddr[7]_i_1_n_12 ;
  wire \waddr[8]_i_1_n_12 ;
  wire \waddr[9]_i_1_n_12 ;
  wire \waddr_reg[11]_i_2_n_14 ;
  wire \waddr_reg[11]_i_2_n_15 ;
  wire \waddr_reg[4]_i_2_n_12 ;
  wire \waddr_reg[4]_i_2_n_13 ;
  wire \waddr_reg[4]_i_2_n_14 ;
  wire \waddr_reg[4]_i_2_n_15 ;
  wire \waddr_reg[8]_i_2_n_12 ;
  wire \waddr_reg[8]_i_2_n_13 ;
  wire \waddr_reg[8]_i_2_n_14 ;
  wire \waddr_reg[8]_i_2_n_15 ;
  wire [3:2]\NLW_raddr_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_raddr_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_waddr_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_waddr_reg[11]_i_2_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w8_d4096_A_ram U_lz4CompressEngineRun_fifo_w8_d4096_A_ram
       (.E(pop),
        .Q(waddr),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .empty_n(empty_n),
        .lit_outStream_empty_n(lit_outStream_empty_n),
        .mem_reg(mem_reg),
        .mem_reg__0_0(raddr),
        .mem_reg__0_1(Q),
        .push(push),
        .\raddr_reg[11] (\raddr_reg[11]_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1
       (.I0(lit_outStream_empty_n),
        .I1(\raddr_reg[11]_0 ),
        .I2(empty_n),
        .O(dout_vld_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_12),
        .Q(lit_outStream_empty_n),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hFB22)) 
    empty_n_i_1
       (.I0(push),
        .I1(pop),
        .I2(empty_n_i_2__0_n_12),
        .I3(empty_n),
        .O(empty_n_i_1_n_12));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3_n_12),
        .I1(empty_n_i_4_n_12),
        .I2(mOutPtr_reg[6]),
        .I3(mOutPtr_reg[7]),
        .I4(mOutPtr_reg[1]),
        .O(empty_n_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_3
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[5]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[12]),
        .I5(mOutPtr_reg[11]),
        .O(empty_n_i_3_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4
       (.I0(mOutPtr_reg[9]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[10]),
        .I3(mOutPtr_reg[8]),
        .O(empty_n_i_4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_12),
        .Q(empty_n),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hFB30)) 
    full_n_i_1
       (.I0(full_n_i_2_n_12),
        .I1(push),
        .I2(\raddr_reg[11]_0 ),
        .I3(lit_outStream_full_n),
        .O(full_n_i_1_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    full_n_i_2
       (.I0(full_n_i_3_n_12),
        .I1(\num_data_cnt_reg[11]_0 [1]),
        .I2(\num_data_cnt_reg[11]_0 [0]),
        .I3(\num_data_cnt_reg[11]_0 [3]),
        .I4(\num_data_cnt_reg[11]_0 [2]),
        .I5(full_n_i_4_n_12),
        .O(full_n_i_2_n_12));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(\num_data_cnt_reg[11]_0 [5]),
        .I1(\num_data_cnt_reg[11]_0 [4]),
        .I2(\num_data_cnt_reg[11]_0 [7]),
        .I3(\num_data_cnt_reg[11]_0 [6]),
        .O(full_n_i_3_n_12));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    full_n_i_4
       (.I0(num_data_cnt_reg),
        .I1(\num_data_cnt_reg[11]_0 [8]),
        .I2(\num_data_cnt_reg[11]_0 [9]),
        .I3(\num_data_cnt_reg[11]_0 [10]),
        .I4(\num_data_cnt_reg[11]_0 [11]),
        .O(full_n_i_4_n_12));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_12),
        .Q(lit_outStream_full_n),
        .S(ap_rst));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[0]_i_5 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[3]),
        .O(\mOutPtr_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[0]_i_6 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[2]),
        .O(\mOutPtr_reg[3]_0 [2]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[0]_i_7 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'hB4)) 
    \mOutPtr[0]_i_8 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .O(\mOutPtr_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h65)) 
    \mOutPtr[12]_i_2 
       (.I0(mOutPtr_reg[12]),
        .I1(pop),
        .I2(push),
        .O(\mOutPtr_reg[12]_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[4]_i_2__0 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[4]_i_3 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[4]_i_4 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[5]),
        .O(\mOutPtr_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[4]_i_5 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[4]),
        .O(\mOutPtr_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[8]_i_2 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[11]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[8]_i_3 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[10]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[8]_i_4 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[9]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h4B)) 
    \mOutPtr[8]_i_5 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[8]),
        .O(S[0]));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(O[0]),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[10] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[11]_0 [2]),
        .Q(mOutPtr_reg[10]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[11] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[11]_0 [3]),
        .Q(mOutPtr_reg[11]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[12] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[12]_2 ),
        .Q(mOutPtr_reg[12]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(O[1]),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(O[2]),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(O[3]),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[7]_1 [0]),
        .Q(mOutPtr_reg[4]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[7]_1 [1]),
        .Q(mOutPtr_reg[5]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[7]_1 [2]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[7]_1 [3]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[11]_0 [0]),
        .Q(mOutPtr_reg[8]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[9] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[12]_1 ),
        .D(\mOutPtr_reg[11]_0 [1]),
        .Q(mOutPtr_reg[9]),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[12]_i_2 
       (.I0(num_data_cnt_reg),
        .I1(p_8_in),
        .O(\num_data_cnt_reg[12]_0 ));
  FDRE \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[3]_0 [0]),
        .Q(\num_data_cnt_reg[11]_0 [0]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[11]_1 [2]),
        .Q(\num_data_cnt_reg[11]_0 [10]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[11]_1 [3]),
        .Q(\num_data_cnt_reg[11]_0 [11]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[12]_2 ),
        .Q(num_data_cnt_reg),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[3]_0 [1]),
        .Q(\num_data_cnt_reg[11]_0 [1]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[3]_0 [2]),
        .Q(\num_data_cnt_reg[11]_0 [2]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[3]_0 [3]),
        .Q(\num_data_cnt_reg[11]_0 [3]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[7]_0 [0]),
        .Q(\num_data_cnt_reg[11]_0 [4]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[7]_0 [1]),
        .Q(\num_data_cnt_reg[11]_0 [5]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[7]_0 [2]),
        .Q(\num_data_cnt_reg[11]_0 [6]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[7]_0 [3]),
        .Q(\num_data_cnt_reg[11]_0 [7]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[11]_1 [0]),
        .Q(\num_data_cnt_reg[11]_0 [8]),
        .R(ap_rst));
  FDRE \num_data_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[12]_1 ),
        .D(\num_data_cnt_reg[11]_1 [1]),
        .Q(\num_data_cnt_reg[11]_0 [9]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(\raddr[11]_i_4_n_12 ),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[10]_i_1 
       (.I0(\raddr_reg[11]_i_3_n_18 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[11]_i_2 
       (.I0(\raddr_reg[11]_i_3_n_17 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[11]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \raddr[11]_i_4 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[10]),
        .I3(raddr[11]),
        .I4(\raddr[11]_i_5_n_12 ),
        .I5(\raddr[11]_i_6_n_12 ),
        .O(\raddr[11]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \raddr[11]_i_5 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .O(\raddr[11]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[11]_i_6 
       (.I0(raddr[6]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(\raddr[11]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg[4]_i_2_n_19 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg[4]_i_2_n_18 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_1 
       (.I0(\raddr_reg[4]_i_2_n_17 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[4]_i_1 
       (.I0(\raddr_reg[4]_i_2_n_16 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[5]_i_1 
       (.I0(\raddr_reg[8]_i_2_n_19 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[5]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[6]_i_1 
       (.I0(\raddr_reg[8]_i_2_n_18 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[6]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[7]_i_1 
       (.I0(\raddr_reg[8]_i_2_n_17 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[8]_i_1 
       (.I0(\raddr_reg[8]_i_2_n_16 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[8]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[9]_i_1 
       (.I0(\raddr_reg[11]_i_3_n_19 ),
        .I1(\raddr[11]_i_4_n_12 ),
        .O(\raddr[9]_i_1_n_12 ));
  FDRE \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_12 ),
        .Q(raddr[0]),
        .R(ap_rst));
  FDRE \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_1_n_12 ),
        .Q(raddr[10]),
        .R(ap_rst));
  FDRE \raddr_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[11]_i_2_n_12 ),
        .Q(raddr[11]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \raddr_reg[11]_i_3 
       (.CI(\raddr_reg[8]_i_2_n_12 ),
        .CO({\NLW_raddr_reg[11]_i_3_CO_UNCONNECTED [3:2],\raddr_reg[11]_i_3_n_14 ,\raddr_reg[11]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_raddr_reg[11]_i_3_O_UNCONNECTED [3],\raddr_reg[11]_i_3_n_17 ,\raddr_reg[11]_i_3_n_18 ,\raddr_reg[11]_i_3_n_19 }),
        .S({1'b0,raddr[11:9]}));
  FDRE \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_12 ),
        .Q(raddr[1]),
        .R(ap_rst));
  FDRE \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_12 ),
        .Q(raddr[2]),
        .R(ap_rst));
  FDRE \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_12 ),
        .Q(raddr[3]),
        .R(ap_rst));
  FDRE \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_12 ),
        .Q(raddr[4]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \raddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\raddr_reg[4]_i_2_n_12 ,\raddr_reg[4]_i_2_n_13 ,\raddr_reg[4]_i_2_n_14 ,\raddr_reg[4]_i_2_n_15 }),
        .CYINIT(raddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\raddr_reg[4]_i_2_n_16 ,\raddr_reg[4]_i_2_n_17 ,\raddr_reg[4]_i_2_n_18 ,\raddr_reg[4]_i_2_n_19 }),
        .S(raddr[4:1]));
  FDRE \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_12 ),
        .Q(raddr[5]),
        .R(ap_rst));
  FDRE \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_12 ),
        .Q(raddr[6]),
        .R(ap_rst));
  FDRE \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1_n_12 ),
        .Q(raddr[7]),
        .R(ap_rst));
  FDRE \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1_n_12 ),
        .Q(raddr[8]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \raddr_reg[8]_i_2 
       (.CI(\raddr_reg[4]_i_2_n_12 ),
        .CO({\raddr_reg[8]_i_2_n_12 ,\raddr_reg[8]_i_2_n_13 ,\raddr_reg[8]_i_2_n_14 ,\raddr_reg[8]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\raddr_reg[8]_i_2_n_16 ,\raddr_reg[8]_i_2_n_17 ,\raddr_reg[8]_i_2_n_18 ,\raddr_reg[8]_i_2_n_19 }),
        .S(raddr[8:5]));
  FDRE \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1_n_12 ),
        .Q(raddr[9]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1 
       (.I0(\waddr[11]_i_3_n_12 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1 
       (.I0(data0[10]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1 
       (.I0(data0[11]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[11]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \waddr[11]_i_3 
       (.I0(waddr[9]),
        .I1(waddr[8]),
        .I2(waddr[10]),
        .I3(waddr[11]),
        .I4(\waddr[11]_i_4_n_12 ),
        .I5(\waddr[11]_i_5_n_12 ),
        .O(\waddr[11]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \waddr[11]_i_4 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[11]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[11]_i_5 
       (.I0(waddr[6]),
        .I1(waddr[7]),
        .I2(waddr[4]),
        .I3(waddr[5]),
        .O(\waddr[11]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[1]_i_1 
       (.I0(data0[1]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[2]_i_1 
       (.I0(data0[2]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(data0[3]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(data0[4]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(data0[5]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[5]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(data0[6]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[6]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(data0[7]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1 
       (.I0(data0[8]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[8]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1 
       (.I0(data0[9]),
        .I1(\waddr[11]_i_3_n_12 ),
        .O(\waddr[9]_i_1_n_12 ));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_12 ),
        .Q(waddr[0]),
        .R(ap_rst));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1_n_12 ),
        .Q(waddr[10]),
        .R(ap_rst));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[11]_i_1_n_12 ),
        .Q(waddr[11]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waddr_reg[11]_i_2 
       (.CI(\waddr_reg[8]_i_2_n_12 ),
        .CO({\NLW_waddr_reg[11]_i_2_CO_UNCONNECTED [3:2],\waddr_reg[11]_i_2_n_14 ,\waddr_reg[11]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_waddr_reg[11]_i_2_O_UNCONNECTED [3],data0[11:9]}),
        .S({1'b0,waddr[11:9]}));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_12 ),
        .Q(waddr[1]),
        .R(ap_rst));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_12 ),
        .Q(waddr[2]),
        .R(ap_rst));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_12 ),
        .Q(waddr[3]),
        .R(ap_rst));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_12 ),
        .Q(waddr[4]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\waddr_reg[4]_i_2_n_12 ,\waddr_reg[4]_i_2_n_13 ,\waddr_reg[4]_i_2_n_14 ,\waddr_reg[4]_i_2_n_15 }),
        .CYINIT(waddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(waddr[4:1]));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_12 ),
        .Q(waddr[5]),
        .R(ap_rst));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_12 ),
        .Q(waddr[6]),
        .R(ap_rst));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_12 ),
        .Q(waddr[7]),
        .R(ap_rst));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1_n_12 ),
        .Q(waddr[8]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waddr_reg[8]_i_2 
       (.CI(\waddr_reg[4]_i_2_n_12 ),
        .CO({\waddr_reg[8]_i_2_n_12 ,\waddr_reg[8]_i_2_n_13 ,\waddr_reg[8]_i_2_n_14 ,\waddr_reg[8]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(waddr[8:5]));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1_n_12 ),
        .Q(waddr[9]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w8_d4096_A_ram
   (E,
    mem_reg,
    empty_n,
    \raddr_reg[11] ,
    lit_outStream_empty_n,
    ap_clk,
    push,
    ap_rst,
    Q,
    mem_reg__0_0,
    mem_reg__0_1);
  output [0:0]E;
  output [7:0]mem_reg;
  input empty_n;
  input \raddr_reg[11] ;
  input lit_outStream_empty_n;
  input ap_clk;
  input push;
  input ap_rst;
  input [11:0]Q;
  input [11:0]mem_reg__0_0;
  input [7:0]mem_reg__0_1;

  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire empty_n;
  wire lit_outStream_empty_n;
  wire [7:0]mem_reg;
  wire [11:0]mem_reg__0_0;
  wire [7:0]mem_reg__0_1;
  wire mem_reg_i_2_n_12;
  wire push;
  wire \raddr_reg[11] ;
  wire NLW_mem_reg__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg__0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg__0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg__0_DOADO_UNCONNECTED;
  wire [31:8]NLW_mem_reg__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg__0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32760" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lz4Compress_4096_1_s/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg__0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg__0_0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg__0_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg__0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg__0_DOBDO_UNCONNECTED[31:8],mem_reg}),
        .DOPADOP(NLW_mem_reg__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(push),
        .ENBWREN(mem_reg_i_2_n_12),
        .INJECTDBITERR(NLW_mem_reg__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(ap_rst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg__0_SBITERR_UNCONNECTED),
        .WEA({push,push,push,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_2
       (.I0(ap_rst),
        .I1(E),
        .O(mem_reg_i_2_n_12));
  LUT3 #(
    .INIT(8'h8A)) 
    \raddr[11]_i_1 
       (.I0(empty_n),
        .I1(\raddr_reg[11] ),
        .I2(lit_outStream_empty_n),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
   (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg,
    l_2_fu_75_p2,
    l_fu_44,
    D,
    ap_ready,
    \ap_CS_fsm_reg[7] ,
    full_n_reg,
    ap_rst,
    ap_clk,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg,
    inStream_empty_n,
    compressdStream_full_n,
    ap_loop_init_int_reg_0,
    \l_fu_44_reg[4] ,
    \l_fu_44_reg[4]_0 ,
    \l_fu_44_reg[4]_1 ,
    \l_fu_44_reg[4]_2 ,
    \l_fu_44_reg[4]_3 ,
    Q,
    icmp_ln63_fu_198_p2,
    E,
    input_size_c2_full_n,
    start_for_lzBestMatchFilter_6_65536_U0_full_n,
    start_once_reg_reg,
    ap_start,
    ap_ready_0,
    \l_fu_44_reg[6] ,
    \l_fu_44_reg[6]_0 );
  output grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg;
  output [6:0]l_2_fu_75_p2;
  output l_fu_44;
  output [1:0]D;
  output ap_ready;
  output \ap_CS_fsm_reg[7] ;
  output full_n_reg;
  input ap_rst;
  input ap_clk;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg;
  input inStream_empty_n;
  input compressdStream_full_n;
  input ap_loop_init_int_reg_0;
  input \l_fu_44_reg[4] ;
  input \l_fu_44_reg[4]_0 ;
  input \l_fu_44_reg[4]_1 ;
  input \l_fu_44_reg[4]_2 ;
  input \l_fu_44_reg[4]_3 ;
  input [2:0]Q;
  input icmp_ln63_fu_198_p2;
  input [0:0]E;
  input input_size_c2_full_n;
  input start_for_lzBestMatchFilter_6_65536_U0_full_n;
  input start_once_reg_reg;
  input ap_start;
  input ap_ready_0;
  input \l_fu_44_reg[6] ;
  input \l_fu_44_reg[6]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm[8]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_12;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_12;
  wire ap_loop_init_int_i_2_n_12;
  wire ap_loop_init_int_reg_0;
  wire ap_ready;
  wire ap_ready_0;
  wire ap_ready_INST_0_i_2_n_12;
  wire ap_ready_INST_0_i_3_n_12;
  wire ap_rst;
  wire ap_start;
  wire compressdStream_full_n;
  wire full_n_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg;
  wire icmp_ln63_fu_198_p2;
  wire inStream_empty_n;
  wire input_size_c2_full_n;
  wire [6:0]l_2_fu_75_p2;
  wire l_fu_44;
  wire \l_fu_44[4]_i_2_n_12 ;
  wire \l_fu_44[6]_i_3_n_12 ;
  wire \l_fu_44_reg[4] ;
  wire \l_fu_44_reg[4]_0 ;
  wire \l_fu_44_reg[4]_1 ;
  wire \l_fu_44_reg[4]_2 ;
  wire \l_fu_44_reg[4]_3 ;
  wire \l_fu_44_reg[6] ;
  wire \l_fu_44_reg[6]_0 ;
  wire start_for_lzBestMatchFilter_6_65536_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hBBBFFFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_ready),
        .I1(input_size_c2_full_n),
        .I2(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I3(start_once_reg_reg),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm[8]_i_2_n_12 ),
        .I1(Q[2]),
        .I2(icmp_ln63_fu_198_p2),
        .I3(E),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_done_reg1),
        .I1(ap_done_cache),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I3(ap_ready_0),
        .O(\ap_CS_fsm[8]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__2
       (.I0(ap_done_reg1),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h000000000000BFAA)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I1(inStream_empty_n),
        .I2(compressdStream_full_n),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_done_reg1),
        .I5(ap_rst),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F550000)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I1(inStream_empty_n),
        .I2(compressdStream_full_n),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2_n_12),
        .O(ap_loop_init_int_i_1__2_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    ap_loop_init_int_i_2
       (.I0(ap_rst),
        .I1(ap_done_reg1),
        .O(ap_loop_init_int_i_2_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    ap_ready_INST_0
       (.I0(Q[2]),
        .I1(ap_ready_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I3(ap_done_cache),
        .I4(ap_done_reg1),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h0000D500)) 
    ap_ready_INST_0_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(compressdStream_full_n),
        .I2(inStream_empty_n),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I4(ap_ready_INST_0_i_2_n_12),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hAFFFAFFFAFFFAEEE)) 
    ap_ready_INST_0_i_2
       (.I0(ap_ready_INST_0_i_3_n_12),
        .I1(\l_fu_44_reg[4]_3 ),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\l_fu_44_reg[4] ),
        .I5(\l_fu_44_reg[4]_0 ),
        .O(ap_ready_INST_0_i_2_n_12));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFFFFFF)) 
    ap_ready_INST_0_i_3
       (.I0(\l_fu_44_reg[4]_1 ),
        .I1(\l_fu_44_reg[4]_2 ),
        .I2(\l_fu_44_reg[6] ),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\l_fu_44_reg[6]_0 ),
        .O(ap_ready_INST_0_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_done_reg1),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \l_fu_44[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\l_fu_44_reg[4]_1 ),
        .O(l_2_fu_75_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \l_fu_44[1]_i_1 
       (.I0(\l_fu_44_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(\l_fu_44_reg[4]_2 ),
        .O(l_2_fu_75_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \l_fu_44[2]_i_1 
       (.I0(\l_fu_44_reg[4]_0 ),
        .I1(\l_fu_44_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(\l_fu_44_reg[4]_2 ),
        .O(l_2_fu_75_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \l_fu_44[3]_i_1 
       (.I0(\l_fu_44_reg[4]_3 ),
        .I1(\l_fu_44_reg[4]_2 ),
        .I2(ap_loop_init_int),
        .I3(\l_fu_44_reg[4]_1 ),
        .I4(\l_fu_44_reg[4]_0 ),
        .O(l_2_fu_75_p2[3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \l_fu_44[4]_i_1 
       (.I0(\l_fu_44_reg[4] ),
        .I1(\l_fu_44_reg[4]_0 ),
        .I2(\l_fu_44_reg[4]_1 ),
        .I3(\l_fu_44[4]_i_2_n_12 ),
        .I4(\l_fu_44_reg[4]_2 ),
        .I5(\l_fu_44_reg[4]_3 ),
        .O(l_2_fu_75_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \l_fu_44[4]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\l_fu_44[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h8788)) 
    \l_fu_44[5]_i_1 
       (.I0(\l_fu_44[6]_i_3_n_12 ),
        .I1(\l_fu_44_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(\l_fu_44_reg[6] ),
        .O(l_2_fu_75_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hD5000000)) 
    \l_fu_44[6]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(compressdStream_full_n),
        .I2(inStream_empty_n),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I4(ap_ready_INST_0_i_2_n_12),
        .O(l_fu_44));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \l_fu_44[6]_i_2 
       (.I0(\l_fu_44_reg[6]_0 ),
        .I1(\l_fu_44_reg[6] ),
        .I2(ap_loop_init_int),
        .I3(\l_fu_44_reg[4] ),
        .I4(\l_fu_44[6]_i_3_n_12 ),
        .O(l_2_fu_75_p2[6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \l_fu_44[6]_i_3 
       (.I0(\l_fu_44_reg[4]_3 ),
        .I1(\l_fu_44_reg[4]_2 ),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\l_fu_44_reg[4]_1 ),
        .I5(\l_fu_44_reg[4]_0 ),
        .O(\l_fu_44[6]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1
       (.I0(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(ap_start),
        .I3(ap_ready),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_10
   (ap_block_pp0_stage0_subdone,
    D,
    E,
    lit_count_flag_fu_804_out,
    grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg,
    S,
    DI,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_rst,
    ap_clk,
    grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg,
    CO,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_done_reg1,
    \tmpEncodedValue_fu_88_reg[0] ,
    boosterStream_empty_n,
    lit_outStream_full_n,
    icmp_ln83_reg_366,
    \icmp_ln68_reg_362_reg[0] ,
    icmp_ln68_reg_362,
    \icmp_ln68_reg_362_reg[0]_0 ,
    \icmp_ln68_reg_362_reg[0]_1 ,
    lenOffset_Stream_full_n,
    \tmpEncodedValue_fu_88_reg[31] ,
    \tmpEncodedValue_fu_88_reg[31]_0 ,
    out,
    icmp_ln59_fu_174_p2_carry__2,
    grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out,
    i_fu_76,
    \lit_count_flag_fu_80_reg[0] ,
    \lit_count_fu_84_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 );
  output ap_block_pp0_stage0_subdone;
  output [1:0]D;
  output [0:0]E;
  output lit_count_flag_fu_804_out;
  output [31:0]grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg;
  output [3:0]S;
  output [3:0]DI;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  input ap_rst;
  input ap_clk;
  input grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input [2:0]Q;
  input ap_done_reg1;
  input [0:0]\tmpEncodedValue_fu_88_reg[0] ;
  input boosterStream_empty_n;
  input lit_outStream_full_n;
  input icmp_ln83_reg_366;
  input \icmp_ln68_reg_362_reg[0] ;
  input icmp_ln68_reg_362;
  input \icmp_ln68_reg_362_reg[0]_0 ;
  input \icmp_ln68_reg_362_reg[0]_1 ;
  input lenOffset_Stream_full_n;
  input [31:0]\tmpEncodedValue_fu_88_reg[31] ;
  input [31:0]\tmpEncodedValue_fu_88_reg[31]_0 ;
  input [7:0]out;
  input [7:0]icmp_ln59_fu_174_p2_carry__2;
  input [0:0]grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out;
  input i_fu_76;
  input \lit_count_flag_fu_80_reg[0] ;
  input \lit_count_fu_84_reg[0] ;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[3]_i_2__1_n_12 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_12;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_12;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst;
  wire boosterStream_empty_n;
  wire grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg;
  wire [31:0]grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg;
  wire [0:0]grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out;
  wire i_fu_76;
  wire [7:0]icmp_ln59_fu_174_p2_carry__2;
  wire icmp_ln68_reg_362;
  wire \icmp_ln68_reg_362[0]_i_3_n_12 ;
  wire \icmp_ln68_reg_362[0]_i_4_n_12 ;
  wire \icmp_ln68_reg_362_reg[0] ;
  wire \icmp_ln68_reg_362_reg[0]_0 ;
  wire \icmp_ln68_reg_362_reg[0]_1 ;
  wire icmp_ln83_reg_366;
  wire lenOffset_Stream_full_n;
  wire lit_count_flag_fu_804_out;
  wire \lit_count_flag_fu_80_reg[0] ;
  wire \lit_count_fu_84_reg[0] ;
  wire lit_outStream_full_n;
  wire [7:0]out;
  wire [0:0]\tmpEncodedValue_fu_88_reg[0] ;
  wire [31:0]\tmpEncodedValue_fu_88_reg[31] ;
  wire [31:0]\tmpEncodedValue_fu_88_reg[31]_0 ;

  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[0]),
        .I1(ap_done_reg1),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF111F000)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(lenOffset_Stream_full_n),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\ap_CS_fsm[3]_i_2__1_n_12 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(CO),
        .I3(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[3]_i_2__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h55D500C0)) 
    ap_done_cache_i_1__5
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF4FCC44CC)) 
    ap_loop_init_int_i_1__5
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(CO),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_rst),
        .O(ap_loop_init_int_i_1__5_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_76[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_init_int),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .O(lit_count_flag_fu_804_out));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__2_i_1
       (.I0(icmp_ln59_fu_174_p2_carry__2[7]),
        .I1(out[7]),
        .I2(icmp_ln59_fu_174_p2_carry__2[6]),
        .I3(out[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__2_i_2
       (.I0(icmp_ln59_fu_174_p2_carry__2[5]),
        .I1(out[5]),
        .I2(icmp_ln59_fu_174_p2_carry__2[4]),
        .I3(out[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__2_i_3
       (.I0(icmp_ln59_fu_174_p2_carry__2[3]),
        .I1(out[3]),
        .I2(icmp_ln59_fu_174_p2_carry__2[2]),
        .I3(out[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__2_i_4
       (.I0(icmp_ln59_fu_174_p2_carry__2[1]),
        .I1(out[1]),
        .I2(icmp_ln59_fu_174_p2_carry__2[0]),
        .I3(out[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__2_i_5
       (.I0(out[7]),
        .I1(icmp_ln59_fu_174_p2_carry__2[7]),
        .I2(out[6]),
        .I3(icmp_ln59_fu_174_p2_carry__2[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__2_i_6
       (.I0(out[5]),
        .I1(icmp_ln59_fu_174_p2_carry__2[5]),
        .I2(out[4]),
        .I3(icmp_ln59_fu_174_p2_carry__2[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__2_i_7
       (.I0(out[3]),
        .I1(icmp_ln59_fu_174_p2_carry__2[3]),
        .I2(out[2]),
        .I3(icmp_ln59_fu_174_p2_carry__2[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__2_i_8
       (.I0(out[1]),
        .I1(icmp_ln59_fu_174_p2_carry__2[1]),
        .I2(out[0]),
        .I3(icmp_ln59_fu_174_p2_carry__2[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    \icmp_ln68_reg_362[0]_i_1 
       (.I0(\icmp_ln68_reg_362[0]_i_3_n_12 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .I3(\tmpEncodedValue_fu_88_reg[0] ),
        .I4(boosterStream_empty_n),
        .I5(\icmp_ln68_reg_362[0]_i_4_n_12 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \icmp_ln68_reg_362[0]_i_3 
       (.I0(\icmp_ln68_reg_362_reg[0]_0 ),
        .I1(\icmp_ln68_reg_362_reg[0]_1 ),
        .I2(icmp_ln68_reg_362),
        .I3(icmp_ln83_reg_366),
        .I4(lenOffset_Stream_full_n),
        .O(\icmp_ln68_reg_362[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \icmp_ln68_reg_362[0]_i_4 
       (.I0(lit_outStream_full_n),
        .I1(icmp_ln83_reg_366),
        .I2(\icmp_ln68_reg_362_reg[0] ),
        .I3(icmp_ln68_reg_362),
        .I4(\icmp_ln68_reg_362_reg[0]_0 ),
        .O(\icmp_ln68_reg_362[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h7F007F007F7F7F00)) 
    \lit_count_flag_fu_80[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_init_int),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I3(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out),
        .I4(i_fu_76),
        .I5(\lit_count_flag_fu_80_reg[0] ),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \lit_count_fu_84[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_init_int),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I3(i_fu_76),
        .I4(\lit_count_flag_fu_80_reg[0] ),
        .I5(\lit_count_fu_84_reg[0] ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[0]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [0]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [0]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[10]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [10]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [10]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[11]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [11]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [11]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[12]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [12]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [12]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[13]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [13]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [13]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[14]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [14]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [14]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[15]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [15]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [15]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[16]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [16]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [16]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[16]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[17]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [17]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [17]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[17]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[18]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [18]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [18]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[18]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[19]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [19]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [19]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[19]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[1]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [1]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [1]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[20]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [20]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [20]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[20]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[21]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [21]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [21]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[21]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[22]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [22]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [22]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[22]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[23]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [23]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [23]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[23]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[24]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [24]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [24]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[24]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[25]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [25]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [25]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[25]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[26]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [26]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [26]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[26]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[27]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [27]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [27]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[27]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[28]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [28]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [28]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[28]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[29]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [29]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [29]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[29]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[2]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [2]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [2]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[30]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [30]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [30]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[30]));
  LUT6 #(
    .INIT(64'hF888000088880000)) 
    \tmpEncodedValue_fu_88[31]_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(CO),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\tmpEncodedValue_fu_88_reg[0] ),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[31]_i_2 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [31]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [31]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[31]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[3]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [3]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [3]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[4]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [4]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [4]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[5]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [5]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [5]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[6]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [6]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [6]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[7]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [7]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [7]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[8]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [8]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [8]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmpEncodedValue_fu_88[9]_i_1 
       (.I0(\tmpEncodedValue_fu_88_reg[31] [9]),
        .I1(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmpEncodedValue_fu_88_reg[31]_0 [9]),
        .O(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg[9]));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_4
   (ap_loop_init_int,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg_reg,
    D,
    \select_ln80_1_reg_529_reg[7] ,
    \ap_CS_fsm_reg[5] ,
    ap_rst,
    ap_clk,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg,
    compressdStream_full_n,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    m_fu_62,
    \outValue_reg_170_reg[7] ,
    \outValue_reg_170_reg[7]_0 ,
    \outValue_reg_170_reg[7]_1 ,
    \outValue_reg_170_reg[7]_2 ,
    \outValue_reg_170_reg[7]_3 );
  output ap_loop_init_int;
  output grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg_reg;
  output [1:0]D;
  output [7:0]\select_ln80_1_reg_529_reg[7] ;
  output \ap_CS_fsm_reg[5] ;
  input ap_rst;
  input ap_clk;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg;
  input compressdStream_full_n;
  input ap_enable_reg_pp0_iter1_reg;
  input [1:0]Q;
  input [2:0]m_fu_62;
  input [7:0]\outValue_reg_170_reg[7] ;
  input [7:0]\outValue_reg_170_reg[7]_0 ;
  input [7:0]\outValue_reg_170_reg[7]_1 ;
  input [7:0]\outValue_reg_170_reg[7]_2 ;
  input [7:0]\outValue_reg_170_reg[7]_3 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_12;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_12;
  wire ap_rst;
  wire compressdStream_full_n;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg_reg;
  wire [2:0]m_fu_62;
  wire \outValue_reg_170[0]_i_2_n_12 ;
  wire \outValue_reg_170[1]_i_2_n_12 ;
  wire \outValue_reg_170[2]_i_2_n_12 ;
  wire \outValue_reg_170[3]_i_2_n_12 ;
  wire \outValue_reg_170[4]_i_2_n_12 ;
  wire \outValue_reg_170[5]_i_2_n_12 ;
  wire \outValue_reg_170[6]_i_2_n_12 ;
  wire \outValue_reg_170[7]_i_3_n_12 ;
  wire \outValue_reg_170[7]_i_4_n_12 ;
  wire \outValue_reg_170[7]_i_5_n_12 ;
  wire [7:0]\outValue_reg_170_reg[7] ;
  wire [7:0]\outValue_reg_170_reg[7]_0 ;
  wire [7:0]\outValue_reg_170_reg[7]_1 ;
  wire [7:0]\outValue_reg_170_reg[7]_2 ;
  wire [7:0]\outValue_reg_170_reg[7]_3 ;
  wire [7:0]\select_ln80_1_reg_529_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_reg1),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I3(ap_done_reg1),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000D00000000000)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(compressdStream_full_n),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I3(m_fu_62[1]),
        .I4(m_fu_62[0]),
        .I5(\outValue_reg_170[7]_i_3_n_12 ),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__1
       (.I0(ap_done_reg1),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h000000BA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I1(compressdStream_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_done_reg1),
        .I4(ap_rst),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    ap_loop_init_int_i_1__1
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I1(compressdStream_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(ap_done_reg1),
        .I5(ap_rst),
        .O(ap_loop_init_int_i_1__1_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_done_reg1),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outValue_reg_170[0]_i_1 
       (.I0(\outValue_reg_170_reg[7] [0]),
        .I1(\outValue_reg_170_reg[7]_0 [0]),
        .I2(\outValue_reg_170[7]_i_3_n_12 ),
        .I3(\outValue_reg_170_reg[7]_1 [0]),
        .I4(\outValue_reg_170[7]_i_4_n_12 ),
        .I5(\outValue_reg_170[0]_i_2_n_12 ),
        .O(\select_ln80_1_reg_529_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    \outValue_reg_170[0]_i_2 
       (.I0(\outValue_reg_170_reg[7]_2 [0]),
        .I1(m_fu_62[0]),
        .I2(ap_loop_init_int),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I4(\outValue_reg_170_reg[7]_3 [0]),
        .O(\outValue_reg_170[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outValue_reg_170[1]_i_1 
       (.I0(\outValue_reg_170_reg[7] [1]),
        .I1(\outValue_reg_170_reg[7]_0 [1]),
        .I2(\outValue_reg_170[7]_i_3_n_12 ),
        .I3(\outValue_reg_170_reg[7]_1 [1]),
        .I4(\outValue_reg_170[7]_i_4_n_12 ),
        .I5(\outValue_reg_170[1]_i_2_n_12 ),
        .O(\select_ln80_1_reg_529_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    \outValue_reg_170[1]_i_2 
       (.I0(\outValue_reg_170_reg[7]_2 [1]),
        .I1(m_fu_62[0]),
        .I2(ap_loop_init_int),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I4(\outValue_reg_170_reg[7]_3 [1]),
        .O(\outValue_reg_170[1]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outValue_reg_170[2]_i_1 
       (.I0(\outValue_reg_170_reg[7] [2]),
        .I1(\outValue_reg_170_reg[7]_0 [2]),
        .I2(\outValue_reg_170[7]_i_3_n_12 ),
        .I3(\outValue_reg_170_reg[7]_1 [2]),
        .I4(\outValue_reg_170[7]_i_4_n_12 ),
        .I5(\outValue_reg_170[2]_i_2_n_12 ),
        .O(\select_ln80_1_reg_529_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    \outValue_reg_170[2]_i_2 
       (.I0(\outValue_reg_170_reg[7]_2 [2]),
        .I1(m_fu_62[0]),
        .I2(ap_loop_init_int),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I4(\outValue_reg_170_reg[7]_3 [2]),
        .O(\outValue_reg_170[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outValue_reg_170[3]_i_1 
       (.I0(\outValue_reg_170_reg[7] [3]),
        .I1(\outValue_reg_170_reg[7]_0 [3]),
        .I2(\outValue_reg_170[7]_i_3_n_12 ),
        .I3(\outValue_reg_170_reg[7]_1 [3]),
        .I4(\outValue_reg_170[7]_i_4_n_12 ),
        .I5(\outValue_reg_170[3]_i_2_n_12 ),
        .O(\select_ln80_1_reg_529_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    \outValue_reg_170[3]_i_2 
       (.I0(\outValue_reg_170_reg[7]_2 [3]),
        .I1(m_fu_62[0]),
        .I2(ap_loop_init_int),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I4(\outValue_reg_170_reg[7]_3 [3]),
        .O(\outValue_reg_170[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outValue_reg_170[4]_i_1 
       (.I0(\outValue_reg_170_reg[7] [4]),
        .I1(\outValue_reg_170_reg[7]_0 [4]),
        .I2(\outValue_reg_170[7]_i_3_n_12 ),
        .I3(\outValue_reg_170_reg[7]_1 [4]),
        .I4(\outValue_reg_170[7]_i_4_n_12 ),
        .I5(\outValue_reg_170[4]_i_2_n_12 ),
        .O(\select_ln80_1_reg_529_reg[7] [4]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    \outValue_reg_170[4]_i_2 
       (.I0(\outValue_reg_170_reg[7]_2 [4]),
        .I1(m_fu_62[0]),
        .I2(ap_loop_init_int),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I4(\outValue_reg_170_reg[7]_3 [4]),
        .O(\outValue_reg_170[4]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outValue_reg_170[5]_i_1 
       (.I0(\outValue_reg_170_reg[7] [5]),
        .I1(\outValue_reg_170_reg[7]_0 [5]),
        .I2(\outValue_reg_170[7]_i_3_n_12 ),
        .I3(\outValue_reg_170_reg[7]_1 [5]),
        .I4(\outValue_reg_170[7]_i_4_n_12 ),
        .I5(\outValue_reg_170[5]_i_2_n_12 ),
        .O(\select_ln80_1_reg_529_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    \outValue_reg_170[5]_i_2 
       (.I0(\outValue_reg_170_reg[7]_2 [5]),
        .I1(m_fu_62[0]),
        .I2(ap_loop_init_int),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I4(\outValue_reg_170_reg[7]_3 [5]),
        .O(\outValue_reg_170[5]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outValue_reg_170[6]_i_1 
       (.I0(\outValue_reg_170_reg[7] [6]),
        .I1(\outValue_reg_170_reg[7]_0 [6]),
        .I2(\outValue_reg_170[7]_i_3_n_12 ),
        .I3(\outValue_reg_170_reg[7]_1 [6]),
        .I4(\outValue_reg_170[7]_i_4_n_12 ),
        .I5(\outValue_reg_170[6]_i_2_n_12 ),
        .O(\select_ln80_1_reg_529_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    \outValue_reg_170[6]_i_2 
       (.I0(\outValue_reg_170_reg[7]_2 [6]),
        .I1(m_fu_62[0]),
        .I2(ap_loop_init_int),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I4(\outValue_reg_170_reg[7]_3 [6]),
        .O(\outValue_reg_170[6]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outValue_reg_170[7]_i_2 
       (.I0(\outValue_reg_170_reg[7] [7]),
        .I1(\outValue_reg_170_reg[7]_0 [7]),
        .I2(\outValue_reg_170[7]_i_3_n_12 ),
        .I3(\outValue_reg_170_reg[7]_1 [7]),
        .I4(\outValue_reg_170[7]_i_4_n_12 ),
        .I5(\outValue_reg_170[7]_i_5_n_12 ),
        .O(\select_ln80_1_reg_529_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \outValue_reg_170[7]_i_3 
       (.I0(m_fu_62[2]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .O(\outValue_reg_170[7]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFF474747)) 
    \outValue_reg_170[7]_i_4 
       (.I0(m_fu_62[0]),
        .I1(m_fu_62[2]),
        .I2(m_fu_62[1]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .O(\outValue_reg_170[7]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    \outValue_reg_170[7]_i_5 
       (.I0(\outValue_reg_170_reg[7]_2 [7]),
        .I1(m_fu_62[0]),
        .I2(ap_loop_init_int),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I4(\outValue_reg_170_reg[7]_3 [7]),
        .O(\outValue_reg_170[7]_i_5_n_12 ));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_5
   (E,
    full_n_reg,
    D,
    i_fu_272,
    ap_loop_init_int_reg_0,
    \present_window_loc_fu_100_reg[7] ,
    \present_window_1_loc_fu_104_reg[7] ,
    \present_window_2_loc_fu_108_reg[7] ,
    \present_window_3_loc_fu_112_reg[7] ,
    \present_window_4_loc_fu_116_reg[7] ,
    DI,
    S,
    \i_fu_272_reg[28] ,
    \sub34_reg_510_reg[23] ,
    \i_fu_272_reg[23] ,
    \sub34_reg_510_reg[15] ,
    \i_fu_272_reg[15] ,
    \sub34_reg_510_reg[7] ,
    \i_fu_272_reg[7] ,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_ready,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    O,
    \i_fu_272_reg[7]_0 ,
    \i_fu_272_reg[11] ,
    \i_fu_272_reg[15]_0 ,
    \i_fu_272_reg[19] ,
    \i_fu_272_reg[23]_0 ,
    \i_fu_272_reg[27] ,
    \i_fu_272_reg[31] ,
    \ap_CS_fsm_reg[3]_3 ,
    ap_loop_init_int_reg_1,
    ap_rst,
    ap_clk,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg,
    icmp_ln87_reg_2508,
    ap_enable_reg_pp0_iter1_0,
    ap_loop_exit_ready_pp0_iter3_reg,
    \ap_CS_fsm_reg[4]_rep__2 ,
    CO,
    compressdStream_full_n,
    ap_enable_reg_pp0_iter4,
    inStream_empty_n,
    present_window_loc_fu_100,
    Q,
    present_window_1_loc_fu_104,
    \present_window_12_fu_280_reg[7] ,
    present_window_2_loc_fu_108,
    \present_window_13_fu_284_reg[7] ,
    present_window_3_loc_fu_112,
    \present_window_14_fu_288_reg[7] ,
    present_window_4_loc_fu_116,
    inStream_dout,
    \icmp_ln87_reg_2508_reg[0] ,
    i_fu_272_reg);
  output [0:0]E;
  output [0:0]full_n_reg;
  output [1:0]D;
  output i_fu_272;
  output ap_loop_init_int_reg_0;
  output [7:0]\present_window_loc_fu_100_reg[7] ;
  output [7:0]\present_window_1_loc_fu_104_reg[7] ;
  output [7:0]\present_window_2_loc_fu_108_reg[7] ;
  output [7:0]\present_window_3_loc_fu_112_reg[7] ;
  output [7:0]\present_window_4_loc_fu_116_reg[7] ;
  output [3:0]DI;
  output [3:0]S;
  output [8:0]\i_fu_272_reg[28] ;
  output [3:0]\sub34_reg_510_reg[23] ;
  output [3:0]\i_fu_272_reg[23] ;
  output [3:0]\sub34_reg_510_reg[15] ;
  output [3:0]\i_fu_272_reg[15] ;
  output [3:0]\sub34_reg_510_reg[7] ;
  output [3:0]\i_fu_272_reg[7] ;
  output grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_ready;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output [3:0]O;
  output [3:0]\i_fu_272_reg[7]_0 ;
  output [3:0]\i_fu_272_reg[11] ;
  output [3:0]\i_fu_272_reg[15]_0 ;
  output [3:0]\i_fu_272_reg[19] ;
  output [3:0]\i_fu_272_reg[23]_0 ;
  output [3:0]\i_fu_272_reg[27] ;
  output [3:0]\i_fu_272_reg[31] ;
  output \ap_CS_fsm_reg[3]_3 ;
  output ap_loop_init_int_reg_1;
  input ap_rst;
  input ap_clk;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg;
  input icmp_ln87_reg_2508;
  input ap_enable_reg_pp0_iter1_0;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [1:0]\ap_CS_fsm_reg[4]_rep__2 ;
  input [0:0]CO;
  input compressdStream_full_n;
  input ap_enable_reg_pp0_iter4;
  input inStream_empty_n;
  input [7:0]present_window_loc_fu_100;
  input [7:0]Q;
  input [7:0]present_window_1_loc_fu_104;
  input [7:0]\present_window_12_fu_280_reg[7] ;
  input [7:0]present_window_2_loc_fu_108;
  input [7:0]\present_window_13_fu_284_reg[7] ;
  input [7:0]present_window_3_loc_fu_112;
  input [7:0]\present_window_14_fu_288_reg[7] ;
  input [7:0]present_window_4_loc_fu_116;
  input [7:0]inStream_dout;
  input [31:0]\icmp_ln87_reg_2508_reg[0] ;
  input [31:0]i_fu_272_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire [1:0]\ap_CS_fsm_reg[4]_rep__2 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_12;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_12;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst;
  wire [31:1]ap_sig_allocacmp_i_1;
  wire compressdStream_full_n;
  wire [0:0]full_n_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_ready;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg;
  wire i_fu_272;
  wire \i_fu_272[0]_i_5_n_12 ;
  wire \i_fu_272[0]_i_7_n_12 ;
  wire \i_fu_272[12]_i_5_n_12 ;
  wire \i_fu_272[16]_i_5_n_12 ;
  wire \i_fu_272[20]_i_5_n_12 ;
  wire \i_fu_272[24]_i_5_n_12 ;
  wire \i_fu_272[28]_i_5_n_12 ;
  wire \i_fu_272[4]_i_5_n_12 ;
  wire \i_fu_272[8]_i_5_n_12 ;
  wire [31:0]i_fu_272_reg;
  wire \i_fu_272_reg[0]_i_3_n_12 ;
  wire \i_fu_272_reg[0]_i_3_n_13 ;
  wire \i_fu_272_reg[0]_i_3_n_14 ;
  wire \i_fu_272_reg[0]_i_3_n_15 ;
  wire [3:0]\i_fu_272_reg[11] ;
  wire \i_fu_272_reg[12]_i_1_n_12 ;
  wire \i_fu_272_reg[12]_i_1_n_13 ;
  wire \i_fu_272_reg[12]_i_1_n_14 ;
  wire \i_fu_272_reg[12]_i_1_n_15 ;
  wire [3:0]\i_fu_272_reg[15] ;
  wire [3:0]\i_fu_272_reg[15]_0 ;
  wire \i_fu_272_reg[16]_i_1_n_12 ;
  wire \i_fu_272_reg[16]_i_1_n_13 ;
  wire \i_fu_272_reg[16]_i_1_n_14 ;
  wire \i_fu_272_reg[16]_i_1_n_15 ;
  wire [3:0]\i_fu_272_reg[19] ;
  wire \i_fu_272_reg[20]_i_1_n_12 ;
  wire \i_fu_272_reg[20]_i_1_n_13 ;
  wire \i_fu_272_reg[20]_i_1_n_14 ;
  wire \i_fu_272_reg[20]_i_1_n_15 ;
  wire [3:0]\i_fu_272_reg[23] ;
  wire [3:0]\i_fu_272_reg[23]_0 ;
  wire \i_fu_272_reg[24]_i_1_n_12 ;
  wire \i_fu_272_reg[24]_i_1_n_13 ;
  wire \i_fu_272_reg[24]_i_1_n_14 ;
  wire \i_fu_272_reg[24]_i_1_n_15 ;
  wire [3:0]\i_fu_272_reg[27] ;
  wire [8:0]\i_fu_272_reg[28] ;
  wire \i_fu_272_reg[28]_i_1_n_13 ;
  wire \i_fu_272_reg[28]_i_1_n_14 ;
  wire \i_fu_272_reg[28]_i_1_n_15 ;
  wire [3:0]\i_fu_272_reg[31] ;
  wire \i_fu_272_reg[4]_i_1_n_12 ;
  wire \i_fu_272_reg[4]_i_1_n_13 ;
  wire \i_fu_272_reg[4]_i_1_n_14 ;
  wire \i_fu_272_reg[4]_i_1_n_15 ;
  wire [3:0]\i_fu_272_reg[7] ;
  wire [3:0]\i_fu_272_reg[7]_0 ;
  wire \i_fu_272_reg[8]_i_1_n_12 ;
  wire \i_fu_272_reg[8]_i_1_n_13 ;
  wire \i_fu_272_reg[8]_i_1_n_14 ;
  wire \i_fu_272_reg[8]_i_1_n_15 ;
  wire icmp_ln87_reg_2508;
  wire [31:0]\icmp_ln87_reg_2508_reg[0] ;
  wire [7:0]inStream_dout;
  wire inStream_empty_n;
  wire [7:0]\present_window_12_fu_280_reg[7] ;
  wire [7:0]\present_window_13_fu_284_reg[7] ;
  wire [7:0]\present_window_14_fu_288_reg[7] ;
  wire [7:0]present_window_1_loc_fu_104;
  wire [7:0]\present_window_1_loc_fu_104_reg[7] ;
  wire [7:0]present_window_2_loc_fu_108;
  wire [7:0]\present_window_2_loc_fu_108_reg[7] ;
  wire [7:0]present_window_3_loc_fu_112;
  wire [7:0]\present_window_3_loc_fu_112_reg[7] ;
  wire [7:0]present_window_4_loc_fu_116;
  wire [7:0]\present_window_4_loc_fu_116_reg[7] ;
  wire [7:0]present_window_loc_fu_100;
  wire [7:0]\present_window_loc_fu_100_reg[7] ;
  wire [3:0]\sub34_reg_510_reg[15] ;
  wire [3:0]\sub34_reg_510_reg[23] ;
  wire [3:0]\sub34_reg_510_reg[7] ;
  wire [3:3]\NLW_i_fu_272_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAEEEAAAAAEEEAEEE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[4]_rep__2 [0]),
        .I1(\ap_CS_fsm_reg[4]_rep__2 [1]),
        .I2(full_n_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(ap_done_cache),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAEEEAAAAAEEEAEEE)) 
    \ap_CS_fsm[4]_rep__0_i_1 
       (.I0(\ap_CS_fsm_reg[4]_rep__2 [0]),
        .I1(\ap_CS_fsm_reg[4]_rep__2 [1]),
        .I2(full_n_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAEEEAAAAAEEEAEEE)) 
    \ap_CS_fsm[4]_rep__1_i_1 
       (.I0(\ap_CS_fsm_reg[4]_rep__2 [0]),
        .I1(\ap_CS_fsm_reg[4]_rep__2 [1]),
        .I2(full_n_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAEEEAAAAAEEEAEEE)) 
    \ap_CS_fsm[4]_rep__2_i_1 
       (.I0(\ap_CS_fsm_reg[4]_rep__2 [0]),
        .I1(\ap_CS_fsm_reg[4]_rep__2 [1]),
        .I2(full_n_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAEEEAAAAAEEEAEEE)) 
    \ap_CS_fsm[4]_rep_i_1 
       (.I0(\ap_CS_fsm_reg[4]_rep__2 [0]),
        .I1(\ap_CS_fsm_reg[4]_rep__2 [1]),
        .I2(full_n_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[4]_rep__2 [1]),
        .I1(ap_done_cache),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(full_n_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I1(full_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I1(CO),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_ready));
  LUT5 #(
    .INIT(32'hEEFCFEFC)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst),
        .I2(ap_loop_init_int),
        .I3(full_n_reg),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hEAFA)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[4]_rep__2 [0]),
        .I1(CO),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I3(full_n_reg),
        .O(\ap_CS_fsm_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \i_1_reg_2503[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_272_reg[0]),
        .O(\i_fu_272_reg[28] [0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_2503[12]_i_1 
       (.I0(i_fu_272_reg[12]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272_reg[28] [4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_2503[16]_i_1 
       (.I0(i_fu_272_reg[16]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272_reg[28] [5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_2503[20]_i_1 
       (.I0(i_fu_272_reg[20]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272_reg[28] [6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_2503[24]_i_1 
       (.I0(i_fu_272_reg[24]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272_reg[28] [7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_2503[28]_i_1 
       (.I0(i_fu_272_reg[28]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272_reg[28] [8]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \i_1_reg_2503[2]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_272_reg[2]),
        .O(\i_fu_272_reg[28] [1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_1_reg_2503[31]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(full_n_reg),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_2503[4]_i_1 
       (.I0(i_fu_272_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272_reg[28] [2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_2503[8]_i_1 
       (.I0(i_fu_272_reg[8]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272_reg[28] [3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \i_fu_272[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I3(full_n_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_272[0]_i_2 
       (.I0(CO),
        .I1(full_n_reg),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(i_fu_272));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[0]_i_4 
       (.I0(i_fu_272_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'hF8)) 
    \i_fu_272[0]_i_5 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_272_reg[2]),
        .O(\i_fu_272[0]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[0]_i_6 
       (.I0(i_fu_272_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT3 #(
    .INIT(8'h15)) 
    \i_fu_272[0]_i_7 
       (.I0(i_fu_272_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272[0]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[12]_i_2 
       (.I0(i_fu_272_reg[15]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[12]_i_3 
       (.I0(i_fu_272_reg[14]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[12]_i_4 
       (.I0(i_fu_272_reg[13]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[12]_i_5 
       (.I0(i_fu_272_reg[12]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272[12]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[16]_i_2 
       (.I0(i_fu_272_reg[19]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[16]_i_3 
       (.I0(i_fu_272_reg[18]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[16]_i_4 
       (.I0(i_fu_272_reg[17]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[16]_i_5 
       (.I0(i_fu_272_reg[16]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272[16]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[20]_i_2 
       (.I0(i_fu_272_reg[23]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[20]_i_3 
       (.I0(i_fu_272_reg[22]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[20]_i_4 
       (.I0(i_fu_272_reg[21]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[20]_i_5 
       (.I0(i_fu_272_reg[20]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272[20]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[24]_i_2 
       (.I0(i_fu_272_reg[27]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[24]_i_3 
       (.I0(i_fu_272_reg[26]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[24]_i_4 
       (.I0(i_fu_272_reg[25]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[25]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[24]_i_5 
       (.I0(i_fu_272_reg[24]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272[24]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[28]_i_2 
       (.I0(i_fu_272_reg[31]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[28]_i_3 
       (.I0(i_fu_272_reg[30]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[28]_i_4 
       (.I0(i_fu_272_reg[29]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[28]_i_5 
       (.I0(i_fu_272_reg[28]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272[28]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[4]_i_2 
       (.I0(i_fu_272_reg[7]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[4]_i_3 
       (.I0(i_fu_272_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[4]_i_4 
       (.I0(i_fu_272_reg[5]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[4]_i_5 
       (.I0(i_fu_272_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272[4]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[8]_i_2 
       (.I0(i_fu_272_reg[11]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[8]_i_3 
       (.I0(i_fu_272_reg[10]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[8]_i_4 
       (.I0(i_fu_272_reg[9]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_272[8]_i_5 
       (.I0(i_fu_272_reg[8]),
        .I1(ap_loop_init_int),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .O(\i_fu_272[8]_i_5_n_12 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_272_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_272_reg[0]_i_3_n_12 ,\i_fu_272_reg[0]_i_3_n_13 ,\i_fu_272_reg[0]_i_3_n_14 ,\i_fu_272_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(O),
        .S({ap_sig_allocacmp_i_1[3],\i_fu_272[0]_i_5_n_12 ,ap_sig_allocacmp_i_1[1],\i_fu_272[0]_i_7_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_272_reg[12]_i_1 
       (.CI(\i_fu_272_reg[8]_i_1_n_12 ),
        .CO({\i_fu_272_reg[12]_i_1_n_12 ,\i_fu_272_reg[12]_i_1_n_13 ,\i_fu_272_reg[12]_i_1_n_14 ,\i_fu_272_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_272_reg[15]_0 ),
        .S({ap_sig_allocacmp_i_1[15:13],\i_fu_272[12]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_272_reg[16]_i_1 
       (.CI(\i_fu_272_reg[12]_i_1_n_12 ),
        .CO({\i_fu_272_reg[16]_i_1_n_12 ,\i_fu_272_reg[16]_i_1_n_13 ,\i_fu_272_reg[16]_i_1_n_14 ,\i_fu_272_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_272_reg[19] ),
        .S({ap_sig_allocacmp_i_1[19:17],\i_fu_272[16]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_272_reg[20]_i_1 
       (.CI(\i_fu_272_reg[16]_i_1_n_12 ),
        .CO({\i_fu_272_reg[20]_i_1_n_12 ,\i_fu_272_reg[20]_i_1_n_13 ,\i_fu_272_reg[20]_i_1_n_14 ,\i_fu_272_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_272_reg[23]_0 ),
        .S({ap_sig_allocacmp_i_1[23:21],\i_fu_272[20]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_272_reg[24]_i_1 
       (.CI(\i_fu_272_reg[20]_i_1_n_12 ),
        .CO({\i_fu_272_reg[24]_i_1_n_12 ,\i_fu_272_reg[24]_i_1_n_13 ,\i_fu_272_reg[24]_i_1_n_14 ,\i_fu_272_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_272_reg[27] ),
        .S({ap_sig_allocacmp_i_1[27:25],\i_fu_272[24]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_272_reg[28]_i_1 
       (.CI(\i_fu_272_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_fu_272_reg[28]_i_1_CO_UNCONNECTED [3],\i_fu_272_reg[28]_i_1_n_13 ,\i_fu_272_reg[28]_i_1_n_14 ,\i_fu_272_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_272_reg[31] ),
        .S({ap_sig_allocacmp_i_1[31:29],\i_fu_272[28]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_272_reg[4]_i_1 
       (.CI(\i_fu_272_reg[0]_i_3_n_12 ),
        .CO({\i_fu_272_reg[4]_i_1_n_12 ,\i_fu_272_reg[4]_i_1_n_13 ,\i_fu_272_reg[4]_i_1_n_14 ,\i_fu_272_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_272_reg[7]_0 ),
        .S({ap_sig_allocacmp_i_1[7:5],\i_fu_272[4]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_272_reg[8]_i_1 
       (.CI(\i_fu_272_reg[4]_i_1_n_12 ),
        .CO({\i_fu_272_reg[8]_i_1_n_12 ,\i_fu_272_reg[8]_i_1_n_13 ,\i_fu_272_reg[8]_i_1_n_14 ,\i_fu_272_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_272_reg[11] ),
        .S({ap_sig_allocacmp_i_1[11:9],\i_fu_272[8]_i_5_n_12 }));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__0_i_1
       (.I0(\icmp_ln87_reg_2508_reg[0] [15]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[15]),
        .I4(\icmp_ln87_reg_2508_reg[0] [14]),
        .I5(i_fu_272_reg[14]),
        .O(\sub34_reg_510_reg[15] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__0_i_2
       (.I0(\icmp_ln87_reg_2508_reg[0] [13]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[13]),
        .I4(\icmp_ln87_reg_2508_reg[0] [12]),
        .I5(i_fu_272_reg[12]),
        .O(\sub34_reg_510_reg[15] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__0_i_3
       (.I0(\icmp_ln87_reg_2508_reg[0] [11]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[11]),
        .I4(\icmp_ln87_reg_2508_reg[0] [10]),
        .I5(i_fu_272_reg[10]),
        .O(\sub34_reg_510_reg[15] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__0_i_4
       (.I0(\icmp_ln87_reg_2508_reg[0] [9]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[9]),
        .I4(\icmp_ln87_reg_2508_reg[0] [8]),
        .I5(i_fu_272_reg[8]),
        .O(\sub34_reg_510_reg[15] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__0_i_5
       (.I0(i_fu_272_reg[15]),
        .I1(\icmp_ln87_reg_2508_reg[0] [15]),
        .I2(i_fu_272_reg[14]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [14]),
        .O(\i_fu_272_reg[15] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__0_i_6
       (.I0(i_fu_272_reg[13]),
        .I1(\icmp_ln87_reg_2508_reg[0] [13]),
        .I2(i_fu_272_reg[12]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [12]),
        .O(\i_fu_272_reg[15] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__0_i_7
       (.I0(i_fu_272_reg[11]),
        .I1(\icmp_ln87_reg_2508_reg[0] [11]),
        .I2(i_fu_272_reg[10]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [10]),
        .O(\i_fu_272_reg[15] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__0_i_8
       (.I0(i_fu_272_reg[9]),
        .I1(\icmp_ln87_reg_2508_reg[0] [9]),
        .I2(i_fu_272_reg[8]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [8]),
        .O(\i_fu_272_reg[15] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__1_i_1
       (.I0(\icmp_ln87_reg_2508_reg[0] [23]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[23]),
        .I4(\icmp_ln87_reg_2508_reg[0] [22]),
        .I5(i_fu_272_reg[22]),
        .O(\sub34_reg_510_reg[23] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__1_i_2
       (.I0(\icmp_ln87_reg_2508_reg[0] [21]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[21]),
        .I4(\icmp_ln87_reg_2508_reg[0] [20]),
        .I5(i_fu_272_reg[20]),
        .O(\sub34_reg_510_reg[23] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__1_i_3
       (.I0(\icmp_ln87_reg_2508_reg[0] [19]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[19]),
        .I4(\icmp_ln87_reg_2508_reg[0] [18]),
        .I5(i_fu_272_reg[18]),
        .O(\sub34_reg_510_reg[23] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__1_i_4
       (.I0(\icmp_ln87_reg_2508_reg[0] [17]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[17]),
        .I4(\icmp_ln87_reg_2508_reg[0] [16]),
        .I5(i_fu_272_reg[16]),
        .O(\sub34_reg_510_reg[23] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__1_i_5
       (.I0(i_fu_272_reg[23]),
        .I1(\icmp_ln87_reg_2508_reg[0] [23]),
        .I2(i_fu_272_reg[22]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [22]),
        .O(\i_fu_272_reg[23] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__1_i_6
       (.I0(i_fu_272_reg[21]),
        .I1(\icmp_ln87_reg_2508_reg[0] [21]),
        .I2(i_fu_272_reg[20]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [20]),
        .O(\i_fu_272_reg[23] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__1_i_7
       (.I0(i_fu_272_reg[19]),
        .I1(\icmp_ln87_reg_2508_reg[0] [19]),
        .I2(i_fu_272_reg[18]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [18]),
        .O(\i_fu_272_reg[23] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__1_i_8
       (.I0(i_fu_272_reg[17]),
        .I1(\icmp_ln87_reg_2508_reg[0] [17]),
        .I2(i_fu_272_reg[16]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [16]),
        .O(\i_fu_272_reg[23] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__2_i_1
       (.I0(\icmp_ln87_reg_2508_reg[0] [31]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[31]),
        .I4(\icmp_ln87_reg_2508_reg[0] [30]),
        .I5(i_fu_272_reg[30]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__2_i_2
       (.I0(\icmp_ln87_reg_2508_reg[0] [29]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[29]),
        .I4(\icmp_ln87_reg_2508_reg[0] [28]),
        .I5(i_fu_272_reg[28]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__2_i_3
       (.I0(\icmp_ln87_reg_2508_reg[0] [27]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[27]),
        .I4(\icmp_ln87_reg_2508_reg[0] [26]),
        .I5(i_fu_272_reg[26]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry__2_i_4
       (.I0(\icmp_ln87_reg_2508_reg[0] [25]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[25]),
        .I4(\icmp_ln87_reg_2508_reg[0] [24]),
        .I5(i_fu_272_reg[24]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__2_i_5
       (.I0(i_fu_272_reg[31]),
        .I1(\icmp_ln87_reg_2508_reg[0] [31]),
        .I2(i_fu_272_reg[30]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [30]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__2_i_6
       (.I0(i_fu_272_reg[29]),
        .I1(\icmp_ln87_reg_2508_reg[0] [29]),
        .I2(i_fu_272_reg[28]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [28]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__2_i_7
       (.I0(i_fu_272_reg[27]),
        .I1(\icmp_ln87_reg_2508_reg[0] [27]),
        .I2(i_fu_272_reg[26]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [26]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry__2_i_8
       (.I0(i_fu_272_reg[25]),
        .I1(\icmp_ln87_reg_2508_reg[0] [25]),
        .I2(i_fu_272_reg[24]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [24]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry_i_1
       (.I0(\icmp_ln87_reg_2508_reg[0] [7]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[7]),
        .I4(\icmp_ln87_reg_2508_reg[0] [6]),
        .I5(i_fu_272_reg[6]),
        .O(\sub34_reg_510_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln87_fu_430_p2_carry_i_2
       (.I0(\icmp_ln87_reg_2508_reg[0] [5]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[5]),
        .I4(\icmp_ln87_reg_2508_reg[0] [4]),
        .I5(i_fu_272_reg[4]),
        .O(\sub34_reg_510_reg[7] [2]));
  LUT6 #(
    .INIT(64'h80AAAABF80AA80AA)) 
    icmp_ln87_fu_430_p2_carry_i_3
       (.I0(\icmp_ln87_reg_2508_reg[0] [3]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[3]),
        .I4(i_fu_272_reg[2]),
        .I5(\icmp_ln87_reg_2508_reg[0] [2]),
        .O(\sub34_reg_510_reg[7] [1]));
  LUT6 #(
    .INIT(64'h80AAAABF80AA80AA)) 
    icmp_ln87_fu_430_p2_carry_i_4
       (.I0(\icmp_ln87_reg_2508_reg[0] [1]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_272_reg[1]),
        .I4(i_fu_272_reg[0]),
        .I5(\icmp_ln87_reg_2508_reg[0] [0]),
        .O(\sub34_reg_510_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry_i_5
       (.I0(i_fu_272_reg[7]),
        .I1(\icmp_ln87_reg_2508_reg[0] [7]),
        .I2(i_fu_272_reg[6]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [6]),
        .O(\i_fu_272_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln87_fu_430_p2_carry_i_6
       (.I0(i_fu_272_reg[5]),
        .I1(\icmp_ln87_reg_2508_reg[0] [5]),
        .I2(i_fu_272_reg[4]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [4]),
        .O(\i_fu_272_reg[7] [2]));
  LUT6 #(
    .INIT(64'h3390909000090909)) 
    icmp_ln87_fu_430_p2_carry_i_7
       (.I0(i_fu_272_reg[3]),
        .I1(\icmp_ln87_reg_2508_reg[0] [3]),
        .I2(i_fu_272_reg[2]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [2]),
        .O(\i_fu_272_reg[7] [1]));
  LUT6 #(
    .INIT(64'h3390909000090909)) 
    icmp_ln87_fu_430_p2_carry_i_8
       (.I0(i_fu_272_reg[1]),
        .I1(\icmp_ln87_reg_2508_reg[0] [1]),
        .I2(i_fu_272_reg[0]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I5(\icmp_ln87_reg_2508_reg[0] [0]),
        .O(\i_fu_272_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_11_fu_276[0]_i_1 
       (.I0(present_window_loc_fu_100[0]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(\present_window_loc_fu_100_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_11_fu_276[1]_i_1 
       (.I0(present_window_loc_fu_100[1]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(\present_window_loc_fu_100_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_11_fu_276[2]_i_1 
       (.I0(present_window_loc_fu_100[2]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\present_window_loc_fu_100_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_11_fu_276[3]_i_1 
       (.I0(present_window_loc_fu_100[3]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .O(\present_window_loc_fu_100_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_11_fu_276[4]_i_1 
       (.I0(present_window_loc_fu_100[4]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .O(\present_window_loc_fu_100_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_11_fu_276[5]_i_1 
       (.I0(present_window_loc_fu_100[5]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .O(\present_window_loc_fu_100_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_11_fu_276[6]_i_1 
       (.I0(present_window_loc_fu_100[6]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[6]),
        .O(\present_window_loc_fu_100_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_11_fu_276[7]_i_1 
       (.I0(present_window_loc_fu_100[7]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\present_window_loc_fu_100_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_12_fu_280[0]_i_1 
       (.I0(present_window_1_loc_fu_104[0]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_12_fu_280_reg[7] [0]),
        .O(\present_window_1_loc_fu_104_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_12_fu_280[1]_i_1 
       (.I0(present_window_1_loc_fu_104[1]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_12_fu_280_reg[7] [1]),
        .O(\present_window_1_loc_fu_104_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_12_fu_280[2]_i_1 
       (.I0(present_window_1_loc_fu_104[2]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_12_fu_280_reg[7] [2]),
        .O(\present_window_1_loc_fu_104_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_12_fu_280[3]_i_1 
       (.I0(present_window_1_loc_fu_104[3]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_12_fu_280_reg[7] [3]),
        .O(\present_window_1_loc_fu_104_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_12_fu_280[4]_i_1 
       (.I0(present_window_1_loc_fu_104[4]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_12_fu_280_reg[7] [4]),
        .O(\present_window_1_loc_fu_104_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_12_fu_280[5]_i_1 
       (.I0(present_window_1_loc_fu_104[5]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_12_fu_280_reg[7] [5]),
        .O(\present_window_1_loc_fu_104_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_12_fu_280[6]_i_1 
       (.I0(present_window_1_loc_fu_104[6]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_12_fu_280_reg[7] [6]),
        .O(\present_window_1_loc_fu_104_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_12_fu_280[7]_i_1 
       (.I0(present_window_1_loc_fu_104[7]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_12_fu_280_reg[7] [7]),
        .O(\present_window_1_loc_fu_104_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_13_fu_284[0]_i_1 
       (.I0(present_window_2_loc_fu_108[0]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_13_fu_284_reg[7] [0]),
        .O(\present_window_2_loc_fu_108_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_13_fu_284[1]_i_1 
       (.I0(present_window_2_loc_fu_108[1]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_13_fu_284_reg[7] [1]),
        .O(\present_window_2_loc_fu_108_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_13_fu_284[2]_i_1 
       (.I0(present_window_2_loc_fu_108[2]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_13_fu_284_reg[7] [2]),
        .O(\present_window_2_loc_fu_108_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_13_fu_284[3]_i_1 
       (.I0(present_window_2_loc_fu_108[3]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_13_fu_284_reg[7] [3]),
        .O(\present_window_2_loc_fu_108_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_13_fu_284[4]_i_1 
       (.I0(present_window_2_loc_fu_108[4]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_13_fu_284_reg[7] [4]),
        .O(\present_window_2_loc_fu_108_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_13_fu_284[5]_i_1 
       (.I0(present_window_2_loc_fu_108[5]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_13_fu_284_reg[7] [5]),
        .O(\present_window_2_loc_fu_108_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_13_fu_284[6]_i_1 
       (.I0(present_window_2_loc_fu_108[6]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_13_fu_284_reg[7] [6]),
        .O(\present_window_2_loc_fu_108_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_13_fu_284[7]_i_1 
       (.I0(present_window_2_loc_fu_108[7]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_13_fu_284_reg[7] [7]),
        .O(\present_window_2_loc_fu_108_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_14_fu_288[0]_i_1 
       (.I0(present_window_3_loc_fu_112[0]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_14_fu_288_reg[7] [0]),
        .O(\present_window_3_loc_fu_112_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_14_fu_288[1]_i_1 
       (.I0(present_window_3_loc_fu_112[1]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_14_fu_288_reg[7] [1]),
        .O(\present_window_3_loc_fu_112_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_14_fu_288[2]_i_1 
       (.I0(present_window_3_loc_fu_112[2]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_14_fu_288_reg[7] [2]),
        .O(\present_window_3_loc_fu_112_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_14_fu_288[3]_i_1 
       (.I0(present_window_3_loc_fu_112[3]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_14_fu_288_reg[7] [3]),
        .O(\present_window_3_loc_fu_112_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_14_fu_288[4]_i_1 
       (.I0(present_window_3_loc_fu_112[4]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_14_fu_288_reg[7] [4]),
        .O(\present_window_3_loc_fu_112_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_14_fu_288[5]_i_1 
       (.I0(present_window_3_loc_fu_112[5]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_14_fu_288_reg[7] [5]),
        .O(\present_window_3_loc_fu_112_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_14_fu_288[6]_i_1 
       (.I0(present_window_3_loc_fu_112[6]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_14_fu_288_reg[7] [6]),
        .O(\present_window_3_loc_fu_112_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_14_fu_288[7]_i_1 
       (.I0(present_window_3_loc_fu_112[7]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\present_window_14_fu_288_reg[7] [7]),
        .O(\present_window_3_loc_fu_112_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_15_fu_292[0]_i_1 
       (.I0(present_window_4_loc_fu_116[0]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(inStream_dout[0]),
        .O(\present_window_4_loc_fu_116_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_15_fu_292[1]_i_1 
       (.I0(present_window_4_loc_fu_116[1]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(inStream_dout[1]),
        .O(\present_window_4_loc_fu_116_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_15_fu_292[2]_i_1 
       (.I0(present_window_4_loc_fu_116[2]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(inStream_dout[2]),
        .O(\present_window_4_loc_fu_116_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_15_fu_292[3]_i_1 
       (.I0(present_window_4_loc_fu_116[3]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(inStream_dout[3]),
        .O(\present_window_4_loc_fu_116_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_15_fu_292[4]_i_1 
       (.I0(present_window_4_loc_fu_116[4]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(inStream_dout[4]),
        .O(\present_window_4_loc_fu_116_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_15_fu_292[5]_i_1 
       (.I0(present_window_4_loc_fu_116[5]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(inStream_dout[5]),
        .O(\present_window_4_loc_fu_116_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_15_fu_292[6]_i_1 
       (.I0(present_window_4_loc_fu_116[6]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(inStream_dout[6]),
        .O(\present_window_4_loc_fu_116_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \present_window_15_fu_292[7]_i_1 
       (.I0(full_n_reg),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln87_reg_2508),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(E));
  LUT4 #(
    .INIT(16'hBF80)) 
    \present_window_15_fu_292[7]_i_2 
       (.I0(present_window_4_loc_fu_116[7]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(inStream_dout[7]),
        .O(\present_window_4_loc_fu_116_reg[7] [7]));
  LUT5 #(
    .INIT(32'hBBBB0BBB)) 
    ram_reg_23_i_1
       (.I0(compressdStream_full_n),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln87_reg_2508),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(inStream_empty_n),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_6
   (ap_loop_init_int_reg_0,
    ADDRBWRADDR,
    \i_fu_46_reg[7] ,
    ADDRARDADDR,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1,
    S,
    D,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg,
    \i_fu_46_reg[11] ,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg_0,
    \i_fu_46_reg[7]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    WEA,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    Q,
    ram_reg_23,
    ram_reg_23_0,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg,
    ram_reg_23_1,
    ram_reg_23_2,
    ram_reg_23_3,
    ram_reg_23_4,
    ram_reg_23_5,
    ram_reg_23_6,
    ram_reg_23_7,
    ram_reg_23_8,
    ram_reg_23_9,
    ram_reg_23_10,
    ram_reg_23_11,
    ap_done_cache_reg_0,
    ram_reg_7,
    \ap_CS_fsm_reg[3] );
  output ap_loop_init_int_reg_0;
  output [9:0]ADDRBWRADDR;
  output [3:0]\i_fu_46_reg[7] ;
  output [1:0]ADDRARDADDR;
  output [6:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1;
  output [0:0]S;
  output [1:0]D;
  output grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg;
  output [0:0]\i_fu_46_reg[11] ;
  output grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg_0;
  output [3:0]\i_fu_46_reg[7]_0 ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output [0:0]\ap_CS_fsm_reg[2]_2 ;
  output [1:0]\ap_CS_fsm_reg[2]_3 ;
  output [0:0]\ap_CS_fsm_reg[2]_4 ;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[2]_5 ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input [9:0]Q;
  input ram_reg_23;
  input ram_reg_23_0;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg;
  input ram_reg_23_1;
  input ram_reg_23_2;
  input ram_reg_23_3;
  input [1:0]ram_reg_23_4;
  input ram_reg_23_5;
  input ram_reg_23_6;
  input ram_reg_23_7;
  input ram_reg_23_8;
  input ram_reg_23_9;
  input ram_reg_23_10;
  input ram_reg_23_11;
  input ap_done_cache_reg_0;
  input [1:0]ram_reg_7;
  input \ap_CS_fsm_reg[3] ;

  wire [1:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [9:0]Q;
  wire [0:0]S;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_2 ;
  wire [1:0]\ap_CS_fsm_reg[2]_3 ;
  wire [0:0]\ap_CS_fsm_reg[2]_4 ;
  wire [1:0]\ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_12;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_init_int_i_1_n_12;
  wire ap_loop_init_int_reg_0;
  wire ap_rst;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg_0;
  wire [6:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1;
  wire [0:0]\i_fu_46_reg[11] ;
  wire [3:0]\i_fu_46_reg[7] ;
  wire [3:0]\i_fu_46_reg[7]_0 ;
  wire ram_reg_23;
  wire ram_reg_23_0;
  wire ram_reg_23_1;
  wire ram_reg_23_10;
  wire ram_reg_23_11;
  wire ram_reg_23_2;
  wire ram_reg_23_3;
  wire [1:0]ram_reg_23_4;
  wire ram_reg_23_5;
  wire ram_reg_23_6;
  wire ram_reg_23_7;
  wire ram_reg_23_8;
  wire ram_reg_23_9;
  wire [1:0]ram_reg_7;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry__0_i_1
       (.I0(ram_reg_23_3),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry__0_i_2
       (.I0(ram_reg_23_2),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry__0_i_3
       (.I0(ram_reg_23_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry__0_i_4
       (.I0(ram_reg_23_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry__1_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[11] ));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry__1_i_2
       (.I0(ram_reg_23_11),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry__1_i_3
       (.I0(ram_reg_23_10),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry__1_i_4
       (.I0(ram_reg_23_9),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry_i_1
       (.I0(ram_reg_23_6),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry_i_2
       (.I0(ram_reg_23_8),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry_i_3
       (.I0(ram_reg_23_7),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    add_ln74_fu_121_p2_carry_i_4
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg_23_6),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln74_fu_121_p2_carry_i_5
       (.I0(ram_reg_23_5),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[0]));
  LUT6 #(
    .INIT(64'hEFEEEFEFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ram_reg_7[0]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_done_reg1),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I4(ap_done_cache),
        .I5(ram_reg_7[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'h0000000000A08888)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFF2C)) 
    ap_loop_init_int_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I3(ap_rst),
        .O(ap_loop_init_int_i_1_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_12),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_i_1
       (.I0(ram_reg_7[0]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \i_fu_46[11]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_12
       (.I0(ram_reg_23_4[1]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_6),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_13
       (.I0(ram_reg_23_4[0]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_5),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_14
       (.I0(Q[9]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_11),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[9]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_15
       (.I0(Q[8]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_10),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_16
       (.I0(Q[7]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_9),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_17
       (.I0(Q[6]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_3),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_18
       (.I0(Q[5]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_2),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_19
       (.I0(Q[4]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_1),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_20
       (.I0(Q[3]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_0),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_21
       (.I0(Q[2]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_8),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_22
       (.I0(Q[1]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_7),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_23
       (.I0(Q[0]),
        .I1(ram_reg_23),
        .I2(ram_reg_23_6),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_0_i_43
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(WEA[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_45
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_46
       (.I0(ram_reg_23_3),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_47
       (.I0(ram_reg_23_2),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_48
       (.I0(ram_reg_23_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_49
       (.I0(ram_reg_23_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\i_fu_46_reg[7] [0]));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_11_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_4 ));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_12_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_15_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_3 [0]));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_16_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_20_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_2_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(WEA[1]));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_5_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_5 [0]));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_7_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_5 [1]));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_8_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_9_i_19
       (.I0(ram_reg_7[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_3 [1]));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_7
   (SR,
    matchFlag_fu_9414_out,
    E,
    D,
    S,
    \i_fu_86_reg[31] ,
    \sub_reg_193_reg[22] ,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_ready,
    \i_fu_86_reg[4] ,
    \i_fu_86_reg[8] ,
    \i_fu_86_reg[12] ,
    \i_fu_86_reg[16] ,
    \i_fu_86_reg[20] ,
    \i_fu_86_reg[24] ,
    \i_fu_86_reg[28] ,
    \i_fu_86_reg[31]_0 ,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg,
    CO,
    ap_done_cache_reg_0,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    boosterStream_full_n,
    ap_done_reg1,
    \icmp_ln573_reg_629_reg[0] ,
    \i_4_reg_622_reg[31] );
  output [0:0]SR;
  output matchFlag_fu_9414_out;
  output [0:0]E;
  output [1:0]D;
  output [3:0]S;
  output [31:0]\i_fu_86_reg[31] ;
  output [3:0]\sub_reg_193_reg[22] ;
  output [2:0]ap_loop_init_int_reg_0;
  output [0:0]ap_loop_init_int_reg_1;
  output grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_ready;
  output [3:0]\i_fu_86_reg[4] ;
  output [3:0]\i_fu_86_reg[8] ;
  output [3:0]\i_fu_86_reg[12] ;
  output [3:0]\i_fu_86_reg[16] ;
  output [3:0]\i_fu_86_reg[20] ;
  output [3:0]\i_fu_86_reg[24] ;
  output [3:0]\i_fu_86_reg[28] ;
  output [2:0]\i_fu_86_reg[31]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg;
  input [0:0]CO;
  input ap_done_cache_reg_0;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [2:0]Q;
  input boosterStream_full_n;
  input ap_done_reg1;
  input [31:0]\icmp_ln573_reg_629_reg[0] ;
  input [31:0]\i_4_reg_622_reg[31] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_12;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_12;
  wire [2:0]ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst;
  wire boosterStream_full_n;
  wire grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_ready;
  wire grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg;
  wire [31:0]\i_4_reg_622_reg[31] ;
  wire [3:0]\i_fu_86_reg[12] ;
  wire [3:0]\i_fu_86_reg[16] ;
  wire [3:0]\i_fu_86_reg[20] ;
  wire [3:0]\i_fu_86_reg[24] ;
  wire [3:0]\i_fu_86_reg[28] ;
  wire [31:0]\i_fu_86_reg[31] ;
  wire [2:0]\i_fu_86_reg[31]_0 ;
  wire [3:0]\i_fu_86_reg[4] ;
  wire [3:0]\i_fu_86_reg[8] ;
  wire [31:0]\icmp_ln573_reg_629_reg[0] ;
  wire matchFlag_fu_9414_out;
  wire [3:0]\sub_reg_193_reg[22] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_done_cache),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache_reg_0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(boosterStream_full_n),
        .I1(Q[2]),
        .I2(ap_done_cache),
        .I3(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I4(ap_done_reg1),
        .I5(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__4
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I1(CO),
        .O(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFFEFCCEE)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst),
        .I2(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__4_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_done_cache_reg_0),
        .I2(CO),
        .I3(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[0]_i_1 
       (.I0(\i_4_reg_622_reg[31] [0]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[10]_i_1 
       (.I0(\i_4_reg_622_reg[31] [10]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[11]_i_1 
       (.I0(\i_4_reg_622_reg[31] [11]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[12]_i_1 
       (.I0(\i_4_reg_622_reg[31] [12]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[13]_i_1 
       (.I0(\i_4_reg_622_reg[31] [13]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[14]_i_1 
       (.I0(\i_4_reg_622_reg[31] [14]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[15]_i_1 
       (.I0(\i_4_reg_622_reg[31] [15]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[16]_i_1 
       (.I0(\i_4_reg_622_reg[31] [16]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[17]_i_1 
       (.I0(\i_4_reg_622_reg[31] [17]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[18]_i_1 
       (.I0(\i_4_reg_622_reg[31] [18]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[19]_i_1 
       (.I0(\i_4_reg_622_reg[31] [19]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[1]_i_1 
       (.I0(\i_4_reg_622_reg[31] [1]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[20]_i_1 
       (.I0(\i_4_reg_622_reg[31] [20]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[21]_i_1 
       (.I0(\i_4_reg_622_reg[31] [21]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[22]_i_1 
       (.I0(\i_4_reg_622_reg[31] [22]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[23]_i_1 
       (.I0(\i_4_reg_622_reg[31] [23]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[24]_i_1 
       (.I0(\i_4_reg_622_reg[31] [24]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[25]_i_1 
       (.I0(\i_4_reg_622_reg[31] [25]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[26]_i_1 
       (.I0(\i_4_reg_622_reg[31] [26]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[27]_i_1 
       (.I0(\i_4_reg_622_reg[31] [27]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[28]_i_1 
       (.I0(\i_4_reg_622_reg[31] [28]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[29]_i_1 
       (.I0(\i_4_reg_622_reg[31] [29]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[2]_i_1 
       (.I0(\i_4_reg_622_reg[31] [2]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[30]_i_1 
       (.I0(\i_4_reg_622_reg[31] [30]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[31]_i_1 
       (.I0(\i_4_reg_622_reg[31] [31]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[3]_i_1 
       (.I0(\i_4_reg_622_reg[31] [3]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[4]_i_1 
       (.I0(\i_4_reg_622_reg[31] [4]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[5]_i_1 
       (.I0(\i_4_reg_622_reg[31] [5]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[6]_i_1 
       (.I0(\i_4_reg_622_reg[31] [6]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[7]_i_1 
       (.I0(\i_4_reg_622_reg[31] [7]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[8]_i_1 
       (.I0(\i_4_reg_622_reg[31] [8]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_622[9]_i_1 
       (.I0(\i_4_reg_622_reg[31] [9]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31] [9]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__0_i_1
       (.I0(\i_4_reg_622_reg[31] [8]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[8] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__0_i_2
       (.I0(\i_4_reg_622_reg[31] [7]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[8] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__0_i_3
       (.I0(\i_4_reg_622_reg[31] [6]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[8] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__0_i_4
       (.I0(\i_4_reg_622_reg[31] [5]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[8] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__1_i_1
       (.I0(\i_4_reg_622_reg[31] [12]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[12] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__1_i_2
       (.I0(\i_4_reg_622_reg[31] [11]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[12] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__1_i_3
       (.I0(\i_4_reg_622_reg[31] [10]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[12] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__1_i_4
       (.I0(\i_4_reg_622_reg[31] [9]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[12] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__2_i_1
       (.I0(\i_4_reg_622_reg[31] [16]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[16] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__2_i_2
       (.I0(\i_4_reg_622_reg[31] [15]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[16] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__2_i_3
       (.I0(\i_4_reg_622_reg[31] [14]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[16] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__2_i_4
       (.I0(\i_4_reg_622_reg[31] [13]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[16] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__3_i_1
       (.I0(\i_4_reg_622_reg[31] [20]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[20] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__3_i_2
       (.I0(\i_4_reg_622_reg[31] [19]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[20] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__3_i_3
       (.I0(\i_4_reg_622_reg[31] [18]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[20] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__3_i_4
       (.I0(\i_4_reg_622_reg[31] [17]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[20] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__4_i_1
       (.I0(\i_4_reg_622_reg[31] [24]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[24] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__4_i_2
       (.I0(\i_4_reg_622_reg[31] [23]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[24] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__4_i_3
       (.I0(\i_4_reg_622_reg[31] [22]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[24] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__4_i_4
       (.I0(\i_4_reg_622_reg[31] [21]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[24] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__5_i_1
       (.I0(\i_4_reg_622_reg[31] [28]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[28] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__5_i_2
       (.I0(\i_4_reg_622_reg[31] [27]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[28] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__5_i_3
       (.I0(\i_4_reg_622_reg[31] [26]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[28] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__5_i_4
       (.I0(\i_4_reg_622_reg[31] [25]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[28] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__6_i_1
       (.I0(\i_4_reg_622_reg[31] [31]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__6_i_2
       (.I0(\i_4_reg_622_reg[31] [30]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry__6_i_3
       (.I0(\i_4_reg_622_reg[31] [29]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry_i_1
       (.I0(\i_4_reg_622_reg[31] [4]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[4] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry_i_2
       (.I0(\i_4_reg_622_reg[31] [3]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[4] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry_i_3
       (.I0(\i_4_reg_622_reg[31] [2]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[4] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_5_fu_250_p2_carry_i_4
       (.I0(\i_4_reg_622_reg[31] [1]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_86_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_86[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_4_reg_622_reg[31] [0]),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \i_fu_86[31]_i_1 
       (.I0(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \i_fu_86[31]_i_2 
       (.I0(CO),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry__0_i_1
       (.I0(\i_fu_86_reg[31] [22]),
        .I1(\icmp_ln573_reg_629_reg[0] [22]),
        .I2(\i_fu_86_reg[31] [21]),
        .I3(\icmp_ln573_reg_629_reg[0] [21]),
        .I4(\i_fu_86_reg[31] [23]),
        .I5(\icmp_ln573_reg_629_reg[0] [23]),
        .O(\sub_reg_193_reg[22] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry__0_i_2
       (.I0(\i_fu_86_reg[31] [19]),
        .I1(\icmp_ln573_reg_629_reg[0] [19]),
        .I2(\i_fu_86_reg[31] [18]),
        .I3(\icmp_ln573_reg_629_reg[0] [18]),
        .I4(\i_fu_86_reg[31] [20]),
        .I5(\icmp_ln573_reg_629_reg[0] [20]),
        .O(\sub_reg_193_reg[22] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry__0_i_3
       (.I0(\i_fu_86_reg[31] [16]),
        .I1(\icmp_ln573_reg_629_reg[0] [16]),
        .I2(\i_fu_86_reg[31] [15]),
        .I3(\icmp_ln573_reg_629_reg[0] [15]),
        .I4(\i_fu_86_reg[31] [17]),
        .I5(\icmp_ln573_reg_629_reg[0] [17]),
        .O(\sub_reg_193_reg[22] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry__0_i_4
       (.I0(\i_fu_86_reg[31] [13]),
        .I1(\icmp_ln573_reg_629_reg[0] [13]),
        .I2(\i_fu_86_reg[31] [12]),
        .I3(\icmp_ln573_reg_629_reg[0] [12]),
        .I4(\i_fu_86_reg[31] [14]),
        .I5(\icmp_ln573_reg_629_reg[0] [14]),
        .O(\sub_reg_193_reg[22] [0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln573_fu_244_p2_carry__1_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(\i_4_reg_622_reg[31] [30]),
        .I3(\icmp_ln573_reg_629_reg[0] [30]),
        .I4(\i_4_reg_622_reg[31] [31]),
        .I5(\icmp_ln573_reg_629_reg[0] [31]),
        .O(ap_loop_init_int_reg_0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry__1_i_2
       (.I0(\i_fu_86_reg[31] [28]),
        .I1(\icmp_ln573_reg_629_reg[0] [28]),
        .I2(\i_fu_86_reg[31] [27]),
        .I3(\icmp_ln573_reg_629_reg[0] [27]),
        .I4(\i_fu_86_reg[31] [29]),
        .I5(\icmp_ln573_reg_629_reg[0] [29]),
        .O(ap_loop_init_int_reg_0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry__1_i_3
       (.I0(\i_fu_86_reg[31] [25]),
        .I1(\icmp_ln573_reg_629_reg[0] [25]),
        .I2(\i_fu_86_reg[31] [24]),
        .I3(\icmp_ln573_reg_629_reg[0] [24]),
        .I4(\i_fu_86_reg[31] [26]),
        .I5(\icmp_ln573_reg_629_reg[0] [26]),
        .O(ap_loop_init_int_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry_i_1
       (.I0(\i_fu_86_reg[31] [10]),
        .I1(\icmp_ln573_reg_629_reg[0] [10]),
        .I2(\i_fu_86_reg[31] [9]),
        .I3(\icmp_ln573_reg_629_reg[0] [9]),
        .I4(\i_fu_86_reg[31] [11]),
        .I5(\icmp_ln573_reg_629_reg[0] [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry_i_2
       (.I0(\i_fu_86_reg[31] [7]),
        .I1(\icmp_ln573_reg_629_reg[0] [7]),
        .I2(\i_fu_86_reg[31] [6]),
        .I3(\icmp_ln573_reg_629_reg[0] [6]),
        .I4(\i_fu_86_reg[31] [8]),
        .I5(\icmp_ln573_reg_629_reg[0] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry_i_3
       (.I0(\i_fu_86_reg[31] [4]),
        .I1(\icmp_ln573_reg_629_reg[0] [4]),
        .I2(\i_fu_86_reg[31] [3]),
        .I3(\icmp_ln573_reg_629_reg[0] [3]),
        .I4(\i_fu_86_reg[31] [5]),
        .I5(\icmp_ln573_reg_629_reg[0] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln573_fu_244_p2_carry_i_4
       (.I0(\i_fu_86_reg[31] [1]),
        .I1(\icmp_ln573_reg_629_reg[0] [1]),
        .I2(\i_fu_86_reg[31] [0]),
        .I3(\icmp_ln573_reg_629_reg[0] [0]),
        .I4(\i_fu_86_reg[31] [2]),
        .I5(\icmp_ln573_reg_629_reg[0] [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \match_loc_fu_102[13]_i_1 
       (.I0(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(matchFlag_fu_9414_out));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_8
   (ap_loop_exit_ready_pp0_iter1_reg_reg,
    i_fu_88,
    ap_loop_init_int_reg_rep_0,
    \ap_CS_fsm_reg[7] ,
    O,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_0,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_1,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_2,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_3,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_4,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_5,
    \ap_CS_fsm_reg[6] ,
    empty_n_reg,
    S,
    DI,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_6,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_7,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_8,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_9,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_10,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_11,
    D,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16,
    E,
    ap_rst,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    CO,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    icmp_ln327_reg_608,
    bestMatchStream_full_n,
    compressdStream_empty_n,
    \ap_CS_fsm_reg[8] ,
    i_fu_88_reg,
    icmp_ln327_fu_251_p2_carry__2,
    \compareValue_4_fu_112_reg[31] ,
    \compareValue_4_fu_112_reg[31]_0 ,
    \compareValue_3_fu_108_reg[31] ,
    Q,
    \compareValue_2_fu_104_reg[31] ,
    \compareValue_2_fu_104_reg[31]_0 ,
    \compareValue_1_fu_100_reg[31] ,
    \compareValue_1_fu_100_reg[31]_0 ,
    \compareValue_fu_96_reg[31] ,
    \compareValue_fu_96_reg[31]_0 ,
    \outValue_fu_92_reg[31] ,
    \outValue_fu_92_reg[31]_0 );
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output i_fu_88;
  output ap_loop_init_int_reg_rep_0;
  output [1:0]\ap_CS_fsm_reg[7] ;
  output [3:0]O;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_0;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_1;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_2;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_3;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_4;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_5;
  output \ap_CS_fsm_reg[6] ;
  output empty_n_reg;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_6;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_7;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_8;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_9;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_10;
  output [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_11;
  output [26:0]D;
  output [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12;
  output [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13;
  output [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14;
  output [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15;
  output [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16;
  output [0:0]E;
  input ap_rst;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [0:0]CO;
  input grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln327_reg_608;
  input bestMatchStream_full_n;
  input compressdStream_empty_n;
  input [1:0]\ap_CS_fsm_reg[8] ;
  input [31:0]i_fu_88_reg;
  input [31:0]icmp_ln327_fu_251_p2_carry__2;
  input [26:0]\compareValue_4_fu_112_reg[31] ;
  input [26:0]\compareValue_4_fu_112_reg[31]_0 ;
  input [26:0]\compareValue_3_fu_108_reg[31] ;
  input [26:0]Q;
  input [26:0]\compareValue_2_fu_104_reg[31] ;
  input [26:0]\compareValue_2_fu_104_reg[31]_0 ;
  input [26:0]\compareValue_1_fu_100_reg[31] ;
  input [26:0]\compareValue_1_fu_100_reg[31]_0 ;
  input [26:0]\compareValue_fu_96_reg[31] ;
  input [26:0]\compareValue_fu_96_reg[31]_0 ;
  input [26:0]\outValue_fu_92_reg[31] ;
  input [26:0]\outValue_fu_92_reg[31]_0 ;

  wire [0:0]CO;
  wire [26:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [26:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[8]_i_2__0_n_12 ;
  wire \ap_CS_fsm_reg[6] ;
  wire [1:0]\ap_CS_fsm_reg[7] ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_12;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_12;
  wire ap_loop_init_int_reg_rep_0;
  wire ap_loop_init_int_reg_rep_n_12;
  wire ap_loop_init_int_rep_i_1_n_12;
  wire ap_rst;
  wire bestMatchStream_full_n;
  wire [26:0]\compareValue_1_fu_100_reg[31] ;
  wire [26:0]\compareValue_1_fu_100_reg[31]_0 ;
  wire [26:0]\compareValue_2_fu_104_reg[31] ;
  wire [26:0]\compareValue_2_fu_104_reg[31]_0 ;
  wire [26:0]\compareValue_3_fu_108_reg[31] ;
  wire [26:0]\compareValue_4_fu_112_reg[31] ;
  wire [26:0]\compareValue_4_fu_112_reg[31]_0 ;
  wire [26:0]\compareValue_fu_96_reg[31] ;
  wire [26:0]\compareValue_fu_96_reg[31]_0 ;
  wire compressdStream_empty_n;
  wire empty_n_reg;
  wire grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_0;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_1;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_10;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_11;
  wire [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12;
  wire [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13;
  wire [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14;
  wire [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15;
  wire [26:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_2;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_3;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_4;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_5;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_6;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_7;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_8;
  wire [3:0]grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_9;
  wire i_fu_88;
  wire \i_fu_88[0]_i_4_n_12 ;
  wire \i_fu_88[0]_i_5_n_12 ;
  wire \i_fu_88[0]_i_6_n_12 ;
  wire \i_fu_88[0]_i_7_n_12 ;
  wire \i_fu_88[12]_i_2_n_12 ;
  wire \i_fu_88[12]_i_3_n_12 ;
  wire \i_fu_88[12]_i_4_n_12 ;
  wire \i_fu_88[12]_i_5_n_12 ;
  wire \i_fu_88[16]_i_2_n_12 ;
  wire \i_fu_88[16]_i_3_n_12 ;
  wire \i_fu_88[16]_i_4_n_12 ;
  wire \i_fu_88[16]_i_5_n_12 ;
  wire \i_fu_88[20]_i_2_n_12 ;
  wire \i_fu_88[20]_i_3_n_12 ;
  wire \i_fu_88[20]_i_4_n_12 ;
  wire \i_fu_88[20]_i_5_n_12 ;
  wire \i_fu_88[24]_i_2_n_12 ;
  wire \i_fu_88[24]_i_3_n_12 ;
  wire \i_fu_88[24]_i_4_n_12 ;
  wire \i_fu_88[24]_i_5_n_12 ;
  wire \i_fu_88[28]_i_2_n_12 ;
  wire \i_fu_88[28]_i_3_n_12 ;
  wire \i_fu_88[28]_i_4_n_12 ;
  wire \i_fu_88[28]_i_5_n_12 ;
  wire \i_fu_88[4]_i_2_n_12 ;
  wire \i_fu_88[4]_i_3_n_12 ;
  wire \i_fu_88[4]_i_4_n_12 ;
  wire \i_fu_88[4]_i_5_n_12 ;
  wire \i_fu_88[8]_i_2_n_12 ;
  wire \i_fu_88[8]_i_3_n_12 ;
  wire \i_fu_88[8]_i_4_n_12 ;
  wire \i_fu_88[8]_i_5_n_12 ;
  wire [31:0]i_fu_88_reg;
  wire \i_fu_88_reg[0]_i_3_n_12 ;
  wire \i_fu_88_reg[0]_i_3_n_13 ;
  wire \i_fu_88_reg[0]_i_3_n_14 ;
  wire \i_fu_88_reg[0]_i_3_n_15 ;
  wire \i_fu_88_reg[12]_i_1_n_12 ;
  wire \i_fu_88_reg[12]_i_1_n_13 ;
  wire \i_fu_88_reg[12]_i_1_n_14 ;
  wire \i_fu_88_reg[12]_i_1_n_15 ;
  wire \i_fu_88_reg[16]_i_1_n_12 ;
  wire \i_fu_88_reg[16]_i_1_n_13 ;
  wire \i_fu_88_reg[16]_i_1_n_14 ;
  wire \i_fu_88_reg[16]_i_1_n_15 ;
  wire \i_fu_88_reg[20]_i_1_n_12 ;
  wire \i_fu_88_reg[20]_i_1_n_13 ;
  wire \i_fu_88_reg[20]_i_1_n_14 ;
  wire \i_fu_88_reg[20]_i_1_n_15 ;
  wire \i_fu_88_reg[24]_i_1_n_12 ;
  wire \i_fu_88_reg[24]_i_1_n_13 ;
  wire \i_fu_88_reg[24]_i_1_n_14 ;
  wire \i_fu_88_reg[24]_i_1_n_15 ;
  wire \i_fu_88_reg[28]_i_1_n_13 ;
  wire \i_fu_88_reg[28]_i_1_n_14 ;
  wire \i_fu_88_reg[28]_i_1_n_15 ;
  wire \i_fu_88_reg[4]_i_1_n_12 ;
  wire \i_fu_88_reg[4]_i_1_n_13 ;
  wire \i_fu_88_reg[4]_i_1_n_14 ;
  wire \i_fu_88_reg[4]_i_1_n_15 ;
  wire \i_fu_88_reg[8]_i_1_n_12 ;
  wire \i_fu_88_reg[8]_i_1_n_13 ;
  wire \i_fu_88_reg[8]_i_1_n_14 ;
  wire \i_fu_88_reg[8]_i_1_n_15 ;
  wire [31:0]icmp_ln327_fu_251_p2_carry__2;
  wire icmp_ln327_reg_608;
  wire [26:0]\outValue_fu_92_reg[31] ;
  wire [26:0]\outValue_fu_92_reg[31]_0 ;
  wire [3:3]\NLW_i_fu_88_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[8] [0]),
        .I1(\ap_CS_fsm[8]_i_2__0_n_12 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[8] [1]),
        .O(\ap_CS_fsm_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(\ap_CS_fsm_reg[8] [1]),
        .I1(ap_done_cache),
        .I2(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\ap_CS_fsm[8]_i_2__0_n_12 ),
        .O(\ap_CS_fsm_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \ap_CS_fsm[8]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln327_reg_608),
        .I2(bestMatchStream_full_n),
        .I3(compressdStream_empty_n),
        .O(\ap_CS_fsm[8]_i_2__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__3
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(\ap_CS_fsm[8]_i_2__0_n_12 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hAA30)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(CO),
        .I2(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I3(\ap_CS_fsm[8]_i_2__0_n_12 ),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  LUT5 #(
    .INIT(32'hFFFFFB0A)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I2(\ap_CS_fsm[8]_i_2__0_n_12 ),
        .I3(ap_loop_init_int_reg_rep_n_12),
        .I4(ap_rst),
        .O(ap_loop_init_int_i_1__3_n_12));
  (* ORIG_CELL_NAME = "ap_loop_init_int_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_loop_init_int_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_rep_i_1_n_12),
        .Q(ap_loop_init_int_reg_rep_n_12),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFB0A)) 
    ap_loop_init_int_rep_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I2(\ap_CS_fsm[8]_i_2__0_n_12 ),
        .I3(ap_loop_init_int_reg_rep_n_12),
        .I4(ap_rst),
        .O(ap_loop_init_int_rep_i_1_n_12));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[0]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [0]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [0]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[10]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [10]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [10]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[16]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [11]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [11]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[17]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [12]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [12]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[18]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [13]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [13]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[19]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [14]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [14]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[1]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [1]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [1]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[20]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [15]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [15]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[21]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [16]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [16]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[22]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [17]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [17]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[23]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [18]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [18]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[24]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [19]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [19]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[25]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [20]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [20]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[26]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [21]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [21]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[27]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [22]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [22]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[28]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [23]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [23]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[29]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [24]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [24]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[2]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [2]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [2]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[30]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [25]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [25]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[31]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [26]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [26]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[3]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [3]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [3]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[4]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [4]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [4]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[5]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [5]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [5]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[6]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [6]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [6]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[7]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [7]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [7]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[8]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [8]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [8]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_1_fu_100[9]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_1_fu_100_reg[31] [9]),
        .I3(\compareValue_1_fu_100_reg[31]_0 [9]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14[9]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[0]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [0]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [0]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[10]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [10]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [10]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[16]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [11]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [11]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[17]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [12]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [12]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[18]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [13]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [13]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[19]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [14]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [14]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[1]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [1]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [1]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[20]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [15]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [15]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[21]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [16]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [16]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[22]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [17]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [17]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[23]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [18]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [18]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[24]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [19]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [19]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[25]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [20]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [20]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[26]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [21]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [21]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[27]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [22]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [22]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[28]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [23]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [23]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[29]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [24]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [24]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[2]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [2]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [2]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[30]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [25]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [25]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[31]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [26]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [26]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[3]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [3]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [3]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[4]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [4]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [4]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[5]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [5]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [5]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[6]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [6]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [6]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[7]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [7]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [7]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[8]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [8]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [8]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_2_fu_104[9]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_2_fu_104_reg[31] [9]),
        .I3(\compareValue_2_fu_104_reg[31]_0 [9]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13[9]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[0]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [0]),
        .I3(Q[0]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[10]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [10]),
        .I3(Q[10]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[16]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [11]),
        .I3(Q[11]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[17]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [12]),
        .I3(Q[12]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[18]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [13]),
        .I3(Q[13]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[19]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [14]),
        .I3(Q[14]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[1]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [1]),
        .I3(Q[1]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[20]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [15]),
        .I3(Q[15]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[21]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [16]),
        .I3(Q[16]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[22]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [17]),
        .I3(Q[17]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[23]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [18]),
        .I3(Q[18]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[24]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [19]),
        .I3(Q[19]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[25]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [20]),
        .I3(Q[20]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[26]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [21]),
        .I3(Q[21]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[27]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [22]),
        .I3(Q[22]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[28]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [23]),
        .I3(Q[23]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[29]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [24]),
        .I3(Q[24]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[2]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [2]),
        .I3(Q[2]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[30]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [25]),
        .I3(Q[25]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[31]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [26]),
        .I3(Q[26]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[3]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [3]),
        .I3(Q[3]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[4]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [4]),
        .I3(Q[4]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[5]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [5]),
        .I3(Q[5]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[6]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [6]),
        .I3(Q[6]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[7]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [7]),
        .I3(Q[7]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[8]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [8]),
        .I3(Q[8]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_3_fu_108[9]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_3_fu_108_reg[31] [9]),
        .I3(Q[9]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12[9]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[0]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [0]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[10]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [10]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[16]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [11]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[17]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [12]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[18]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [13]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[19]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [14]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[1]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [1]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[20]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [15]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[21]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [16]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[22]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [17]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[23]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [18]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[24]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [19]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[25]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [20]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[26]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [21]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[27]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [22]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[28]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [23]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[29]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [24]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[2]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [2]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[30]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [25]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hF000888888888888)) 
    \compareValue_4_fu_112[31]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(compressdStream_empty_n),
        .I3(bestMatchStream_full_n),
        .I4(icmp_ln327_reg_608),
        .I5(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[31]_i_2 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [26]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[3]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [3]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[4]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [4]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[5]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [5]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[6]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [6]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[7]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [7]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[8]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [8]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_4_fu_112[9]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_4_fu_112_reg[31] [9]),
        .I3(\compareValue_4_fu_112_reg[31]_0 [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[0]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [0]),
        .I3(\compareValue_fu_96_reg[31]_0 [0]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[10]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [10]),
        .I3(\compareValue_fu_96_reg[31]_0 [10]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[16]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [11]),
        .I3(\compareValue_fu_96_reg[31]_0 [11]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[17]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [12]),
        .I3(\compareValue_fu_96_reg[31]_0 [12]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[18]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [13]),
        .I3(\compareValue_fu_96_reg[31]_0 [13]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[19]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [14]),
        .I3(\compareValue_fu_96_reg[31]_0 [14]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[1]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [1]),
        .I3(\compareValue_fu_96_reg[31]_0 [1]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[20]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [15]),
        .I3(\compareValue_fu_96_reg[31]_0 [15]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[21]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [16]),
        .I3(\compareValue_fu_96_reg[31]_0 [16]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[22]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [17]),
        .I3(\compareValue_fu_96_reg[31]_0 [17]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[23]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [18]),
        .I3(\compareValue_fu_96_reg[31]_0 [18]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[24]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [19]),
        .I3(\compareValue_fu_96_reg[31]_0 [19]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[25]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [20]),
        .I3(\compareValue_fu_96_reg[31]_0 [20]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[26]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [21]),
        .I3(\compareValue_fu_96_reg[31]_0 [21]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[27]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [22]),
        .I3(\compareValue_fu_96_reg[31]_0 [22]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[28]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [23]),
        .I3(\compareValue_fu_96_reg[31]_0 [23]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[29]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [24]),
        .I3(\compareValue_fu_96_reg[31]_0 [24]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[2]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [2]),
        .I3(\compareValue_fu_96_reg[31]_0 [2]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[30]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [25]),
        .I3(\compareValue_fu_96_reg[31]_0 [25]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[31]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [26]),
        .I3(\compareValue_fu_96_reg[31]_0 [26]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[3]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [3]),
        .I3(\compareValue_fu_96_reg[31]_0 [3]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[4]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [4]),
        .I3(\compareValue_fu_96_reg[31]_0 [4]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[5]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [5]),
        .I3(\compareValue_fu_96_reg[31]_0 [5]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[6]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [6]),
        .I3(\compareValue_fu_96_reg[31]_0 [6]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[7]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [7]),
        .I3(\compareValue_fu_96_reg[31]_0 [7]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[8]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [8]),
        .I3(\compareValue_fu_96_reg[31]_0 [8]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \compareValue_fu_96[9]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\compareValue_fu_96_reg[31] [9]),
        .I3(\compareValue_fu_96_reg[31]_0 [9]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15[9]));
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[8] [0]),
        .I1(\ap_CS_fsm[8]_i_2__0_n_12 ),
        .I2(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I3(CO),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \i_fu_88[0]_i_1 
       (.I0(ap_loop_init_int_reg_rep_n_12),
        .I1(\ap_CS_fsm[8]_i_2__0_n_12 ),
        .I2(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I3(CO),
        .O(ap_loop_init_int_reg_rep_0));
  LUT6 #(
    .INIT(64'h8888088808880888)) 
    \i_fu_88[0]_i_2 
       (.I0(CO),
        .I1(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln327_reg_608),
        .I4(bestMatchStream_full_n),
        .I5(compressdStream_empty_n),
        .O(i_fu_88));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[0]_i_4 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[3]),
        .O(\i_fu_88[0]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \i_fu_88[0]_i_5 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[2]),
        .O(\i_fu_88[0]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \i_fu_88[0]_i_6 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[1]),
        .O(\i_fu_88[0]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_88[0]_i_7 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[0]),
        .O(\i_fu_88[0]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[12]_i_2 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[15]),
        .O(\i_fu_88[12]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[12]_i_3 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[14]),
        .O(\i_fu_88[12]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[12]_i_4 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[13]),
        .O(\i_fu_88[12]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[12]_i_5 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[12]),
        .O(\i_fu_88[12]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[16]_i_2 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[19]),
        .O(\i_fu_88[16]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[16]_i_3 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[18]),
        .O(\i_fu_88[16]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[16]_i_4 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[17]),
        .O(\i_fu_88[16]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[16]_i_5 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[16]),
        .O(\i_fu_88[16]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[20]_i_2 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[23]),
        .O(\i_fu_88[20]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[20]_i_3 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[22]),
        .O(\i_fu_88[20]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[20]_i_4 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[21]),
        .O(\i_fu_88[20]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[20]_i_5 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[20]),
        .O(\i_fu_88[20]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[24]_i_2 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[27]),
        .O(\i_fu_88[24]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[24]_i_3 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[26]),
        .O(\i_fu_88[24]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[24]_i_4 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[25]),
        .O(\i_fu_88[24]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[24]_i_5 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[24]),
        .O(\i_fu_88[24]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[28]_i_2 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[31]),
        .O(\i_fu_88[28]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[28]_i_3 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[30]),
        .O(\i_fu_88[28]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[28]_i_4 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[29]),
        .O(\i_fu_88[28]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[28]_i_5 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[28]),
        .O(\i_fu_88[28]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[4]_i_2 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[7]),
        .O(\i_fu_88[4]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[4]_i_3 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[6]),
        .O(\i_fu_88[4]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[4]_i_4 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[5]),
        .O(\i_fu_88[4]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[4]_i_5 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[4]),
        .O(\i_fu_88[4]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[8]_i_2 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[11]),
        .O(\i_fu_88[8]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[8]_i_3 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[10]),
        .O(\i_fu_88[8]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[8]_i_4 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[9]),
        .O(\i_fu_88[8]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_88[8]_i_5 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[8]),
        .O(\i_fu_88[8]_i_5_n_12 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_88_reg[0]_i_3_n_12 ,\i_fu_88_reg[0]_i_3_n_13 ,\i_fu_88_reg[0]_i_3_n_14 ,\i_fu_88_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(O),
        .S({\i_fu_88[0]_i_4_n_12 ,\i_fu_88[0]_i_5_n_12 ,\i_fu_88[0]_i_6_n_12 ,\i_fu_88[0]_i_7_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[12]_i_1 
       (.CI(\i_fu_88_reg[8]_i_1_n_12 ),
        .CO({\i_fu_88_reg[12]_i_1_n_12 ,\i_fu_88_reg[12]_i_1_n_13 ,\i_fu_88_reg[12]_i_1_n_14 ,\i_fu_88_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_1),
        .S({\i_fu_88[12]_i_2_n_12 ,\i_fu_88[12]_i_3_n_12 ,\i_fu_88[12]_i_4_n_12 ,\i_fu_88[12]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[16]_i_1 
       (.CI(\i_fu_88_reg[12]_i_1_n_12 ),
        .CO({\i_fu_88_reg[16]_i_1_n_12 ,\i_fu_88_reg[16]_i_1_n_13 ,\i_fu_88_reg[16]_i_1_n_14 ,\i_fu_88_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_2),
        .S({\i_fu_88[16]_i_2_n_12 ,\i_fu_88[16]_i_3_n_12 ,\i_fu_88[16]_i_4_n_12 ,\i_fu_88[16]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[20]_i_1 
       (.CI(\i_fu_88_reg[16]_i_1_n_12 ),
        .CO({\i_fu_88_reg[20]_i_1_n_12 ,\i_fu_88_reg[20]_i_1_n_13 ,\i_fu_88_reg[20]_i_1_n_14 ,\i_fu_88_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_3),
        .S({\i_fu_88[20]_i_2_n_12 ,\i_fu_88[20]_i_3_n_12 ,\i_fu_88[20]_i_4_n_12 ,\i_fu_88[20]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[24]_i_1 
       (.CI(\i_fu_88_reg[20]_i_1_n_12 ),
        .CO({\i_fu_88_reg[24]_i_1_n_12 ,\i_fu_88_reg[24]_i_1_n_13 ,\i_fu_88_reg[24]_i_1_n_14 ,\i_fu_88_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_4),
        .S({\i_fu_88[24]_i_2_n_12 ,\i_fu_88[24]_i_3_n_12 ,\i_fu_88[24]_i_4_n_12 ,\i_fu_88[24]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[28]_i_1 
       (.CI(\i_fu_88_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_fu_88_reg[28]_i_1_CO_UNCONNECTED [3],\i_fu_88_reg[28]_i_1_n_13 ,\i_fu_88_reg[28]_i_1_n_14 ,\i_fu_88_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_5),
        .S({\i_fu_88[28]_i_2_n_12 ,\i_fu_88[28]_i_3_n_12 ,\i_fu_88[28]_i_4_n_12 ,\i_fu_88[28]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[4]_i_1 
       (.CI(\i_fu_88_reg[0]_i_3_n_12 ),
        .CO({\i_fu_88_reg[4]_i_1_n_12 ,\i_fu_88_reg[4]_i_1_n_13 ,\i_fu_88_reg[4]_i_1_n_14 ,\i_fu_88_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg),
        .S({\i_fu_88[4]_i_2_n_12 ,\i_fu_88[4]_i_3_n_12 ,\i_fu_88[4]_i_4_n_12 ,\i_fu_88[4]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[8]_i_1 
       (.CI(\i_fu_88_reg[4]_i_1_n_12 ),
        .CO({\i_fu_88_reg[8]_i_1_n_12 ,\i_fu_88_reg[8]_i_1_n_13 ,\i_fu_88_reg[8]_i_1_n_14 ,\i_fu_88_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_0),
        .S({\i_fu_88[8]_i_2_n_12 ,\i_fu_88[8]_i_3_n_12 ,\i_fu_88[8]_i_4_n_12 ,\i_fu_88[8]_i_5_n_12 }));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__0_i_1
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[15]),
        .I3(i_fu_88_reg[15]),
        .I4(icmp_ln327_fu_251_p2_carry__2[14]),
        .I5(i_fu_88_reg[14]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_7[3]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__0_i_2
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[13]),
        .I3(i_fu_88_reg[13]),
        .I4(icmp_ln327_fu_251_p2_carry__2[12]),
        .I5(i_fu_88_reg[12]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_7[2]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__0_i_3
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[11]),
        .I3(i_fu_88_reg[11]),
        .I4(icmp_ln327_fu_251_p2_carry__2[10]),
        .I5(i_fu_88_reg[10]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_7[1]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__0_i_4
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[9]),
        .I3(i_fu_88_reg[9]),
        .I4(icmp_ln327_fu_251_p2_carry__2[8]),
        .I5(i_fu_88_reg[8]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_7[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__0_i_5
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[15]),
        .I3(icmp_ln327_fu_251_p2_carry__2[15]),
        .I4(i_fu_88_reg[14]),
        .I5(icmp_ln327_fu_251_p2_carry__2[14]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_6[3]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__0_i_6
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[13]),
        .I3(icmp_ln327_fu_251_p2_carry__2[13]),
        .I4(i_fu_88_reg[12]),
        .I5(icmp_ln327_fu_251_p2_carry__2[12]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_6[2]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__0_i_7
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[11]),
        .I3(icmp_ln327_fu_251_p2_carry__2[11]),
        .I4(i_fu_88_reg[10]),
        .I5(icmp_ln327_fu_251_p2_carry__2[10]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_6[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__0_i_8
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[9]),
        .I3(icmp_ln327_fu_251_p2_carry__2[9]),
        .I4(i_fu_88_reg[8]),
        .I5(icmp_ln327_fu_251_p2_carry__2[8]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_6[0]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__1_i_1
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[23]),
        .I3(i_fu_88_reg[23]),
        .I4(icmp_ln327_fu_251_p2_carry__2[22]),
        .I5(i_fu_88_reg[22]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_9[3]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__1_i_2
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[21]),
        .I3(i_fu_88_reg[21]),
        .I4(icmp_ln327_fu_251_p2_carry__2[20]),
        .I5(i_fu_88_reg[20]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_9[2]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__1_i_3
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[19]),
        .I3(i_fu_88_reg[19]),
        .I4(icmp_ln327_fu_251_p2_carry__2[18]),
        .I5(i_fu_88_reg[18]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_9[1]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__1_i_4
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[17]),
        .I3(i_fu_88_reg[17]),
        .I4(icmp_ln327_fu_251_p2_carry__2[16]),
        .I5(i_fu_88_reg[16]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_9[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__1_i_5
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[23]),
        .I3(icmp_ln327_fu_251_p2_carry__2[23]),
        .I4(i_fu_88_reg[22]),
        .I5(icmp_ln327_fu_251_p2_carry__2[22]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_8[3]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__1_i_6
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[21]),
        .I3(icmp_ln327_fu_251_p2_carry__2[21]),
        .I4(i_fu_88_reg[20]),
        .I5(icmp_ln327_fu_251_p2_carry__2[20]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_8[2]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__1_i_7
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[19]),
        .I3(icmp_ln327_fu_251_p2_carry__2[19]),
        .I4(i_fu_88_reg[18]),
        .I5(icmp_ln327_fu_251_p2_carry__2[18]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_8[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__1_i_8
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[17]),
        .I3(icmp_ln327_fu_251_p2_carry__2[17]),
        .I4(i_fu_88_reg[16]),
        .I5(icmp_ln327_fu_251_p2_carry__2[16]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_8[0]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__2_i_1
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[31]),
        .I3(i_fu_88_reg[31]),
        .I4(icmp_ln327_fu_251_p2_carry__2[30]),
        .I5(i_fu_88_reg[30]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_11[3]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__2_i_2
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[29]),
        .I3(i_fu_88_reg[29]),
        .I4(icmp_ln327_fu_251_p2_carry__2[28]),
        .I5(i_fu_88_reg[28]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_11[2]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__2_i_3
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[27]),
        .I3(i_fu_88_reg[27]),
        .I4(icmp_ln327_fu_251_p2_carry__2[26]),
        .I5(i_fu_88_reg[26]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_11[1]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry__2_i_4
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[25]),
        .I3(i_fu_88_reg[25]),
        .I4(icmp_ln327_fu_251_p2_carry__2[24]),
        .I5(i_fu_88_reg[24]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_11[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__2_i_5
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[31]),
        .I3(icmp_ln327_fu_251_p2_carry__2[31]),
        .I4(i_fu_88_reg[30]),
        .I5(icmp_ln327_fu_251_p2_carry__2[30]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_10[3]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__2_i_6
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[29]),
        .I3(icmp_ln327_fu_251_p2_carry__2[29]),
        .I4(i_fu_88_reg[28]),
        .I5(icmp_ln327_fu_251_p2_carry__2[28]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_10[2]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__2_i_7
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[27]),
        .I3(icmp_ln327_fu_251_p2_carry__2[27]),
        .I4(i_fu_88_reg[26]),
        .I5(icmp_ln327_fu_251_p2_carry__2[26]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_10[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry__2_i_8
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[25]),
        .I3(icmp_ln327_fu_251_p2_carry__2[25]),
        .I4(i_fu_88_reg[24]),
        .I5(icmp_ln327_fu_251_p2_carry__2[24]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_10[0]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry_i_1
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[7]),
        .I3(i_fu_88_reg[7]),
        .I4(icmp_ln327_fu_251_p2_carry__2[6]),
        .I5(i_fu_88_reg[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    icmp_ln327_fu_251_p2_carry_i_2
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[5]),
        .I3(i_fu_88_reg[5]),
        .I4(icmp_ln327_fu_251_p2_carry__2[4]),
        .I5(i_fu_88_reg[4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h80F080F0F0F780F0)) 
    icmp_ln327_fu_251_p2_carry_i_3
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[3]),
        .I3(i_fu_88_reg[3]),
        .I4(icmp_ln327_fu_251_p2_carry__2[2]),
        .I5(i_fu_88_reg[2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h80F00070F0F70070)) 
    icmp_ln327_fu_251_p2_carry_i_4
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(icmp_ln327_fu_251_p2_carry__2[1]),
        .I3(i_fu_88_reg[1]),
        .I4(icmp_ln327_fu_251_p2_carry__2[0]),
        .I5(i_fu_88_reg[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry_i_5
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[7]),
        .I3(icmp_ln327_fu_251_p2_carry__2[7]),
        .I4(i_fu_88_reg[6]),
        .I5(icmp_ln327_fu_251_p2_carry__2[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln327_fu_251_p2_carry_i_6
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[5]),
        .I3(icmp_ln327_fu_251_p2_carry__2[5]),
        .I4(i_fu_88_reg[4]),
        .I5(icmp_ln327_fu_251_p2_carry__2[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h708F008800007007)) 
    icmp_ln327_fu_251_p2_carry_i_7
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[3]),
        .I3(icmp_ln327_fu_251_p2_carry__2[3]),
        .I4(i_fu_88_reg[2]),
        .I5(icmp_ln327_fu_251_p2_carry__2[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h700700008800F807)) 
    icmp_ln327_fu_251_p2_carry_i_8
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int_reg_rep_n_12),
        .I2(i_fu_88_reg[1]),
        .I3(icmp_ln327_fu_251_p2_carry__2[1]),
        .I4(i_fu_88_reg[0]),
        .I5(icmp_ln327_fu_251_p2_carry__2[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \icmp_ln327_reg_608[0]_i_1 
       (.I0(CO),
        .I1(compressdStream_empty_n),
        .I2(bestMatchStream_full_n),
        .I3(icmp_ln327_reg_608),
        .I4(ap_enable_reg_pp0_iter1),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[0]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [0]),
        .I3(\outValue_fu_92_reg[31]_0 [0]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[10]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [10]),
        .I3(\outValue_fu_92_reg[31]_0 [10]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[16]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [11]),
        .I3(\outValue_fu_92_reg[31]_0 [11]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[17]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [12]),
        .I3(\outValue_fu_92_reg[31]_0 [12]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[18]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [13]),
        .I3(\outValue_fu_92_reg[31]_0 [13]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[19]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [14]),
        .I3(\outValue_fu_92_reg[31]_0 [14]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[1]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [1]),
        .I3(\outValue_fu_92_reg[31]_0 [1]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[20]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [15]),
        .I3(\outValue_fu_92_reg[31]_0 [15]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[21]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [16]),
        .I3(\outValue_fu_92_reg[31]_0 [16]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[22]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [17]),
        .I3(\outValue_fu_92_reg[31]_0 [17]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[23]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [18]),
        .I3(\outValue_fu_92_reg[31]_0 [18]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[24]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [19]),
        .I3(\outValue_fu_92_reg[31]_0 [19]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[25]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [20]),
        .I3(\outValue_fu_92_reg[31]_0 [20]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[26]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [21]),
        .I3(\outValue_fu_92_reg[31]_0 [21]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[27]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [22]),
        .I3(\outValue_fu_92_reg[31]_0 [22]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[28]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [23]),
        .I3(\outValue_fu_92_reg[31]_0 [23]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[29]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [24]),
        .I3(\outValue_fu_92_reg[31]_0 [24]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[2]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [2]),
        .I3(\outValue_fu_92_reg[31]_0 [2]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[30]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [25]),
        .I3(\outValue_fu_92_reg[31]_0 [25]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[31]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [26]),
        .I3(\outValue_fu_92_reg[31]_0 [26]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[3]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [3]),
        .I3(\outValue_fu_92_reg[31]_0 [3]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[4]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [4]),
        .I3(\outValue_fu_92_reg[31]_0 [4]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[5]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [5]),
        .I3(\outValue_fu_92_reg[31]_0 [5]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[6]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [6]),
        .I3(\outValue_fu_92_reg[31]_0 [6]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[7]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [7]),
        .I3(\outValue_fu_92_reg[31]_0 [7]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[8]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [8]),
        .I3(\outValue_fu_92_reg[31]_0 [8]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \outValue_fu_92[9]_i_1 
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\outValue_fu_92_reg[31] [9]),
        .I3(\outValue_fu_92_reg[31]_0 [9]),
        .O(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16[9]));
endmodule

(* ORIG_REF_NAME = "lz4CompressEngineRun_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_9
   (ap_enable_reg_pp0_iter1_reg,
    dout_vld_reg,
    \readOffsetFlag_4_reg_207_reg[0] ,
    \next_state_fu_144_reg[1] ,
    \readOffsetFlag_reg_196_reg[0] ,
    SR,
    extra_match_len_fu_1204_out,
    ap_enable_reg_pp0_iter1_reg_0,
    \next_state_fu_144_reg[2] ,
    \next_state_fu_144_reg[1]_0 ,
    \next_state_fu_144_reg[0] ,
    \readOffsetFlag_reg_196_reg[0]_0 ,
    D,
    \readOffsetFlag_4_reg_207_reg[0]_0 ,
    S,
    DI,
    ap_rst,
    ap_clk,
    grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    next_state_load_load_fu_343_p1,
    CO,
    \readOffsetFlag_reg_196_reg[0]_1 ,
    \readOffsetFlag_reg_196_reg[0]_2 ,
    or_ln129_reg_904,
    \readOffsetFlag_reg_196_reg[0]_3 ,
    \next_state_fu_144_reg[2]_0 ,
    p_1_in_3,
    \next_state_fu_144_reg[1]_1 ,
    \next_state_fu_144_reg[2]_1 ,
    \next_state_fu_144_reg[2]_2 ,
    next_state_fu_144,
    \next_state_fu_144_reg[1]_2 ,
    \next_state_fu_144_reg[0]_0 ,
    \next_state_fu_144_reg[0]_1 ,
    Q,
    \ap_CS_fsm_reg[3] ,
    lit_outStream_empty_n,
    lenOffset_Stream_empty_n,
    lz4Out_full_n,
    should_write_reg_942,
    \compressedSize_fu_148[31]_i_4_0 ,
    lz4Out_eos_full_n,
    \compressedSize_fu_148[31]_i_4_1 ,
    icmp_ln129_fu_321_p2_carry__2,
    icmp_ln129_fu_321_p2_carry__2_0);
  output ap_enable_reg_pp0_iter1_reg;
  output dout_vld_reg;
  output \readOffsetFlag_4_reg_207_reg[0] ;
  output \next_state_fu_144_reg[1] ;
  output \readOffsetFlag_reg_196_reg[0] ;
  output [0:0]SR;
  output extra_match_len_fu_1204_out;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output \next_state_fu_144_reg[2] ;
  output \next_state_fu_144_reg[1]_0 ;
  output \next_state_fu_144_reg[0] ;
  output \readOffsetFlag_reg_196_reg[0]_0 ;
  output [1:0]D;
  output \readOffsetFlag_4_reg_207_reg[0]_0 ;
  output [3:0]S;
  output [3:0]DI;
  input ap_rst;
  input ap_clk;
  input grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input [2:0]next_state_load_load_fu_343_p1;
  input [0:0]CO;
  input \readOffsetFlag_reg_196_reg[0]_1 ;
  input \readOffsetFlag_reg_196_reg[0]_2 ;
  input or_ln129_reg_904;
  input \readOffsetFlag_reg_196_reg[0]_3 ;
  input \next_state_fu_144_reg[2]_0 ;
  input p_1_in_3;
  input \next_state_fu_144_reg[1]_1 ;
  input \next_state_fu_144_reg[2]_1 ;
  input \next_state_fu_144_reg[2]_2 ;
  input next_state_fu_144;
  input \next_state_fu_144_reg[1]_2 ;
  input \next_state_fu_144_reg[0]_0 ;
  input \next_state_fu_144_reg[0]_1 ;
  input [2:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input lit_outStream_empty_n;
  input lenOffset_Stream_empty_n;
  input lz4Out_full_n;
  input should_write_reg_942;
  input \compressedSize_fu_148[31]_i_4_0 ;
  input lz4Out_eos_full_n;
  input \compressedSize_fu_148[31]_i_4_1 ;
  input [7:0]icmp_ln129_fu_321_p2_carry__2;
  input [7:0]icmp_ln129_fu_321_p2_carry__2_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_12;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_12;
  wire ap_rst;
  wire \compressedSize_fu_148[31]_i_4_0 ;
  wire \compressedSize_fu_148[31]_i_4_1 ;
  wire \compressedSize_fu_148[31]_i_7_n_12 ;
  wire \compressedSize_fu_148[31]_i_8_n_12 ;
  wire dout_vld_reg;
  wire extra_match_len_fu_1204_out;
  wire grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg;
  wire [7:0]icmp_ln129_fu_321_p2_carry__2;
  wire [7:0]icmp_ln129_fu_321_p2_carry__2_0;
  wire lenOffset_Stream_empty_n;
  wire lit_outStream_empty_n;
  wire lz4Out_eos_full_n;
  wire lz4Out_full_n;
  wire next_state_fu_144;
  wire \next_state_fu_144_reg[0] ;
  wire \next_state_fu_144_reg[0]_0 ;
  wire \next_state_fu_144_reg[0]_1 ;
  wire \next_state_fu_144_reg[1] ;
  wire \next_state_fu_144_reg[1]_0 ;
  wire \next_state_fu_144_reg[1]_1 ;
  wire \next_state_fu_144_reg[1]_2 ;
  wire \next_state_fu_144_reg[2] ;
  wire \next_state_fu_144_reg[2]_0 ;
  wire \next_state_fu_144_reg[2]_1 ;
  wire \next_state_fu_144_reg[2]_2 ;
  wire [2:0]next_state_load_load_fu_343_p1;
  wire or_ln129_reg_904;
  wire p_1_in_3;
  wire \readOffsetFlag_4_reg_207_reg[0] ;
  wire \readOffsetFlag_4_reg_207_reg[0]_0 ;
  wire \readOffsetFlag_reg_196_reg[0] ;
  wire \readOffsetFlag_reg_196_reg[0]_0 ;
  wire \readOffsetFlag_reg_196_reg[0]_1 ;
  wire \readOffsetFlag_reg_196_reg[0]_2 ;
  wire \readOffsetFlag_reg_196_reg[0]_3 ;
  wire should_write_reg_942;

  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(dout_vld_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\readOffsetFlag_4_reg_207_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__6
       (.I0(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC4C4C4)) 
    ap_loop_init_int_i_1__6
       (.I0(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(dout_vld_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\readOffsetFlag_4_reg_207_reg[0] ),
        .I5(ap_rst),
        .O(ap_loop_init_int_i_1__6_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \compressedSize_fu_148[31]_i_1 
       (.I0(ap_loop_init_int),
        .I1(dout_vld_reg),
        .I2(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .O(extra_match_len_fu_1204_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF111F)) 
    \compressedSize_fu_148[31]_i_4 
       (.I0(\next_state_fu_144_reg[1] ),
        .I1(lit_outStream_empty_n),
        .I2(lenOffset_Stream_empty_n),
        .I3(\readOffsetFlag_4_reg_207_reg[0]_0 ),
        .I4(\compressedSize_fu_148[31]_i_7_n_12 ),
        .I5(\compressedSize_fu_148[31]_i_8_n_12 ),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h45554000)) 
    \compressedSize_fu_148[31]_i_5 
       (.I0(CO),
        .I1(\readOffsetFlag_reg_196_reg[0]_1 ),
        .I2(\readOffsetFlag_reg_196_reg[0]_2 ),
        .I3(or_ln129_reg_904),
        .I4(\readOffsetFlag_reg_196_reg[0]_3 ),
        .O(\readOffsetFlag_4_reg_207_reg[0] ));
  LUT6 #(
    .INIT(64'hDFDFDFFFFFFFFFFF)) 
    \compressedSize_fu_148[31]_i_6 
       (.I0(next_state_load_load_fu_343_p1[1]),
        .I1(next_state_load_load_fu_343_p1[2]),
        .I2(next_state_load_load_fu_343_p1[0]),
        .I3(CO),
        .I4(\readOffsetFlag_reg_196_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\next_state_fu_144_reg[1] ));
  LUT4 #(
    .INIT(16'h0040)) 
    \compressedSize_fu_148[31]_i_7 
       (.I0(lz4Out_full_n),
        .I1(should_write_reg_942),
        .I2(\readOffsetFlag_reg_196_reg[0]_2 ),
        .I3(\compressedSize_fu_148[31]_i_4_0 ),
        .O(\compressedSize_fu_148[31]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \compressedSize_fu_148[31]_i_8 
       (.I0(lz4Out_eos_full_n),
        .I1(should_write_reg_942),
        .I2(\readOffsetFlag_reg_196_reg[0]_2 ),
        .I3(\compressedSize_fu_148[31]_i_4_1 ),
        .O(\compressedSize_fu_148[31]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__2_i_1
       (.I0(icmp_ln129_fu_321_p2_carry__2_0[7]),
        .I1(icmp_ln129_fu_321_p2_carry__2[7]),
        .I2(icmp_ln129_fu_321_p2_carry__2_0[6]),
        .I3(icmp_ln129_fu_321_p2_carry__2[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__2_i_2
       (.I0(icmp_ln129_fu_321_p2_carry__2_0[5]),
        .I1(icmp_ln129_fu_321_p2_carry__2[5]),
        .I2(icmp_ln129_fu_321_p2_carry__2_0[4]),
        .I3(icmp_ln129_fu_321_p2_carry__2[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__2_i_3
       (.I0(icmp_ln129_fu_321_p2_carry__2_0[3]),
        .I1(icmp_ln129_fu_321_p2_carry__2[3]),
        .I2(icmp_ln129_fu_321_p2_carry__2_0[2]),
        .I3(icmp_ln129_fu_321_p2_carry__2[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__2_i_4
       (.I0(icmp_ln129_fu_321_p2_carry__2_0[1]),
        .I1(icmp_ln129_fu_321_p2_carry__2[1]),
        .I2(icmp_ln129_fu_321_p2_carry__2_0[0]),
        .I3(icmp_ln129_fu_321_p2_carry__2[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__2_i_5
       (.I0(icmp_ln129_fu_321_p2_carry__2[7]),
        .I1(icmp_ln129_fu_321_p2_carry__2_0[7]),
        .I2(icmp_ln129_fu_321_p2_carry__2[6]),
        .I3(icmp_ln129_fu_321_p2_carry__2_0[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__2_i_6
       (.I0(icmp_ln129_fu_321_p2_carry__2[5]),
        .I1(icmp_ln129_fu_321_p2_carry__2_0[5]),
        .I2(icmp_ln129_fu_321_p2_carry__2[4]),
        .I3(icmp_ln129_fu_321_p2_carry__2_0[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__2_i_7
       (.I0(icmp_ln129_fu_321_p2_carry__2[3]),
        .I1(icmp_ln129_fu_321_p2_carry__2_0[3]),
        .I2(icmp_ln129_fu_321_p2_carry__2[2]),
        .I3(icmp_ln129_fu_321_p2_carry__2_0[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__2_i_8
       (.I0(icmp_ln129_fu_321_p2_carry__2[1]),
        .I1(icmp_ln129_fu_321_p2_carry__2_0[1]),
        .I2(icmp_ln129_fu_321_p2_carry__2[0]),
        .I3(icmp_ln129_fu_321_p2_carry__2_0[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    lit_length_2_fu_684_p2_carry_i_7
       (.I0(\readOffsetFlag_reg_196_reg[0]_3 ),
        .I1(or_ln129_reg_904),
        .I2(\readOffsetFlag_reg_196_reg[0]_2 ),
        .I3(\readOffsetFlag_reg_196_reg[0]_1 ),
        .O(\readOffsetFlag_reg_196_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hF2F0)) 
    \lit_length_fu_136[15]_i_1 
       (.I0(\next_state_fu_144_reg[2]_0 ),
        .I1(dout_vld_reg),
        .I2(extra_match_len_fu_1204_out),
        .I3(\next_state_fu_144_reg[1]_1 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hF0F2)) 
    \match_length_fu_140[15]_i_1 
       (.I0(\next_state_fu_144_reg[2]_0 ),
        .I1(dout_vld_reg),
        .I2(extra_match_len_fu_1204_out),
        .I3(p_1_in_3),
        .O(SR));
  LUT6 #(
    .INIT(64'h407FFFFFFFFFFFFF)) 
    \nextLenOffsetValue_fu_152[47]_i_2 
       (.I0(\readOffsetFlag_reg_196_reg[0]_1 ),
        .I1(\readOffsetFlag_reg_196_reg[0]_2 ),
        .I2(or_ln129_reg_904),
        .I3(\readOffsetFlag_reg_196_reg[0]_3 ),
        .I4(CO),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\readOffsetFlag_4_reg_207_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    \next_state_fu_144[0]_i_1 
       (.I0(next_state_load_load_fu_343_p1[0]),
        .I1(next_state_fu_144),
        .I2(\next_state_fu_144_reg[0]_0 ),
        .I3(\next_state_fu_144_reg[0]_1 ),
        .I4(extra_match_len_fu_1204_out),
        .O(\next_state_fu_144_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000E0EEE000)) 
    \next_state_fu_144[1]_i_1 
       (.I0(\next_state_fu_144_reg[2]_1 ),
        .I1(\next_state_fu_144_reg[1]_1 ),
        .I2(\next_state_fu_144_reg[1]_2 ),
        .I3(next_state_fu_144),
        .I4(next_state_load_load_fu_343_p1[1]),
        .I5(extra_match_len_fu_1204_out),
        .O(\next_state_fu_144_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000A8AAA800)) 
    \next_state_fu_144[2]_i_1 
       (.I0(\next_state_fu_144_reg[2]_1 ),
        .I1(\next_state_fu_144_reg[2]_0 ),
        .I2(\next_state_fu_144_reg[2]_2 ),
        .I3(next_state_fu_144),
        .I4(next_state_load_load_fu_343_p1[2]),
        .I5(extra_match_len_fu_1204_out),
        .O(\next_state_fu_144_reg[2] ));
  LUT6 #(
    .INIT(64'hB8B8FFAAFFAAFFAA)) 
    \readOffsetFlag_reg_196[0]_i_1 
       (.I0(\readOffsetFlag_reg_196_reg[0]_3 ),
        .I1(dout_vld_reg),
        .I2(\readOffsetFlag_reg_196_reg[0]_1 ),
        .I3(extra_match_len_fu_1204_out),
        .I4(or_ln129_reg_904),
        .I5(\readOffsetFlag_reg_196_reg[0]_2 ),
        .O(\readOffsetFlag_reg_196_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4CompressPart1_4096_1_Pipeline_lz4_divide
   (D,
    \ap_CS_fsm_reg[3] ,
    in,
    lz4CompressPart1_4096_1_U0_ap_done,
    max_lit_limit_ap_vld,
    empty_n_reg,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    p_9_in,
    p_6_in,
    addr110_out,
    DI,
    max_lit_limit,
    full_n_reg,
    full_n_reg_0,
    push_0,
    p_9_in_1,
    push_2,
    \ap_CS_fsm_reg[3]_0 ,
    O,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter2_reg_1,
    \mOutPtr_reg[12] ,
    full_n_reg_1,
    \num_data_cnt_reg[7] ,
    \num_data_cnt_reg[11] ,
    \num_data_cnt_reg[12] ,
    \tCh_reg_347_reg[7]_0 ,
    ap_clk,
    ap_rst,
    grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg,
    Q,
    boosterStream_empty_n,
    lit_outStream_full_n,
    lenOffset_Stream_full_n,
    \tmpEncodedValue_fu_88_reg[31]_0 ,
    \tmpEncodedValue_fu_88_reg[31]_1 ,
    icmp_ln59_fu_174_p2_carry__2_0,
    icmp_ln62_fu_179_p2_carry__2_0,
    E,
    ap_done_reg,
    max_lit_limit_ap_vld_0,
    lz4Compress_4096_1_U0_ap_start,
    start_once_reg,
    start_for_lz4CompressPart2_U0_full_n,
    \addr_reg[2] ,
    push,
    \num_data_cnt_reg[11]_0 ,
    max_lit_limit_preg,
    \ap_CS_fsm_reg[3]_1 ,
    pop,
    \num_data_cnt_reg[12]_0 ,
    lz4CompressPart2_U0_lenOffset_Stream_read,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[7] ,
    S,
    \mOutPtr_reg[12]_0 ,
    \num_data_cnt_reg[12]_1 );
  output [2:0]D;
  output \ap_CS_fsm_reg[3] ;
  output [40:0]in;
  output lz4CompressPart1_4096_1_U0_ap_done;
  output max_lit_limit_ap_vld;
  output empty_n_reg;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output p_9_in;
  output p_6_in;
  output addr110_out;
  output [0:0]DI;
  output [0:0]max_lit_limit;
  output full_n_reg;
  output full_n_reg_0;
  output push_0;
  output p_9_in_1;
  output push_2;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [3:0]O;
  output [3:0]ap_enable_reg_pp0_iter2_reg_0;
  output [3:0]ap_enable_reg_pp0_iter2_reg_1;
  output [0:0]\mOutPtr_reg[12] ;
  output [3:0]full_n_reg_1;
  output [3:0]\num_data_cnt_reg[7] ;
  output [3:0]\num_data_cnt_reg[11] ;
  output [0:0]\num_data_cnt_reg[12] ;
  output [7:0]\tCh_reg_347_reg[7]_0 ;
  input ap_clk;
  input ap_rst;
  input grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg;
  input [3:0]Q;
  input boosterStream_empty_n;
  input lit_outStream_full_n;
  input lenOffset_Stream_full_n;
  input [31:0]\tmpEncodedValue_fu_88_reg[31]_0 ;
  input [31:0]\tmpEncodedValue_fu_88_reg[31]_1 ;
  input [31:0]icmp_ln59_fu_174_p2_carry__2_0;
  input [31:0]icmp_ln62_fu_179_p2_carry__2_0;
  input [0:0]E;
  input ap_done_reg;
  input max_lit_limit_ap_vld_0;
  input lz4Compress_4096_1_U0_ap_start;
  input start_once_reg;
  input start_for_lz4CompressPart2_U0_full_n;
  input [0:0]\addr_reg[2] ;
  input push;
  input [11:0]\num_data_cnt_reg[11]_0 ;
  input [0:0]max_lit_limit_preg;
  input \ap_CS_fsm_reg[3]_1 ;
  input pop;
  input \num_data_cnt_reg[12]_0 ;
  input lz4CompressPart2_U0_lenOffset_Stream_read;
  input [3:0]\mOutPtr_reg[3] ;
  input [3:0]\mOutPtr_reg[7] ;
  input [3:0]S;
  input [0:0]\mOutPtr_reg[12]_0 ;
  input [0:0]\num_data_cnt_reg[12]_1 ;

  wire [2:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[31][0]_srl32_i_3_n_12 ;
  wire \SRL_SIG_reg[31][0]_srl32_i_4_n_12 ;
  wire \SRL_SIG_reg[31][7]_srl32_i_2_n_12 ;
  wire \SRL_SIG_reg[31][8]_srl32_i_2_n_12 ;
  wire \SRL_SIG_reg[31][8]_srl32_i_3_n_12 ;
  wire addr110_out;
  wire [0:0]\addr_reg[2] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_grp1_done_reg_i_1_n_12;
  wire ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_12;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_12;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_12;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_12;
  wire [3:0]ap_enable_reg_pp0_iter2_reg_0;
  wire [3:0]ap_enable_reg_pp0_iter2_reg_1;
  wire ap_enable_reg_pp0_iter2_reg_n_12;
  wire ap_rst;
  wire boosterStream_empty_n;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [3:0]full_n_reg_1;
  wire grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg;
  wire [47:16]grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din;
  wire [0:0]grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out;
  wire i_fu_76;
  wire \i_fu_76[0]_i_4_n_12 ;
  wire \i_fu_76[0]_i_5_n_12 ;
  wire \i_fu_76[0]_i_6_n_12 ;
  wire \i_fu_76[0]_i_7_n_12 ;
  wire \i_fu_76[4]_i_2_n_12 ;
  wire \i_fu_76[4]_i_3_n_12 ;
  wire \i_fu_76[4]_i_4_n_12 ;
  wire \i_fu_76[4]_i_5_n_12 ;
  wire [31:0]i_fu_76_reg;
  wire \i_fu_76_reg[0]_i_3_n_12 ;
  wire \i_fu_76_reg[0]_i_3_n_13 ;
  wire \i_fu_76_reg[0]_i_3_n_14 ;
  wire \i_fu_76_reg[0]_i_3_n_15 ;
  wire \i_fu_76_reg[0]_i_3_n_16 ;
  wire \i_fu_76_reg[0]_i_3_n_17 ;
  wire \i_fu_76_reg[0]_i_3_n_18 ;
  wire \i_fu_76_reg[0]_i_3_n_19 ;
  wire \i_fu_76_reg[12]_i_1_n_12 ;
  wire \i_fu_76_reg[12]_i_1_n_13 ;
  wire \i_fu_76_reg[12]_i_1_n_14 ;
  wire \i_fu_76_reg[12]_i_1_n_15 ;
  wire \i_fu_76_reg[12]_i_1_n_16 ;
  wire \i_fu_76_reg[12]_i_1_n_17 ;
  wire \i_fu_76_reg[12]_i_1_n_18 ;
  wire \i_fu_76_reg[12]_i_1_n_19 ;
  wire \i_fu_76_reg[16]_i_1_n_12 ;
  wire \i_fu_76_reg[16]_i_1_n_13 ;
  wire \i_fu_76_reg[16]_i_1_n_14 ;
  wire \i_fu_76_reg[16]_i_1_n_15 ;
  wire \i_fu_76_reg[16]_i_1_n_16 ;
  wire \i_fu_76_reg[16]_i_1_n_17 ;
  wire \i_fu_76_reg[16]_i_1_n_18 ;
  wire \i_fu_76_reg[16]_i_1_n_19 ;
  wire \i_fu_76_reg[20]_i_1_n_12 ;
  wire \i_fu_76_reg[20]_i_1_n_13 ;
  wire \i_fu_76_reg[20]_i_1_n_14 ;
  wire \i_fu_76_reg[20]_i_1_n_15 ;
  wire \i_fu_76_reg[20]_i_1_n_16 ;
  wire \i_fu_76_reg[20]_i_1_n_17 ;
  wire \i_fu_76_reg[20]_i_1_n_18 ;
  wire \i_fu_76_reg[20]_i_1_n_19 ;
  wire \i_fu_76_reg[24]_i_1_n_12 ;
  wire \i_fu_76_reg[24]_i_1_n_13 ;
  wire \i_fu_76_reg[24]_i_1_n_14 ;
  wire \i_fu_76_reg[24]_i_1_n_15 ;
  wire \i_fu_76_reg[24]_i_1_n_16 ;
  wire \i_fu_76_reg[24]_i_1_n_17 ;
  wire \i_fu_76_reg[24]_i_1_n_18 ;
  wire \i_fu_76_reg[24]_i_1_n_19 ;
  wire \i_fu_76_reg[28]_i_1_n_13 ;
  wire \i_fu_76_reg[28]_i_1_n_14 ;
  wire \i_fu_76_reg[28]_i_1_n_15 ;
  wire \i_fu_76_reg[28]_i_1_n_16 ;
  wire \i_fu_76_reg[28]_i_1_n_17 ;
  wire \i_fu_76_reg[28]_i_1_n_18 ;
  wire \i_fu_76_reg[28]_i_1_n_19 ;
  wire \i_fu_76_reg[4]_i_1_n_12 ;
  wire \i_fu_76_reg[4]_i_1_n_13 ;
  wire \i_fu_76_reg[4]_i_1_n_14 ;
  wire \i_fu_76_reg[4]_i_1_n_15 ;
  wire \i_fu_76_reg[4]_i_1_n_16 ;
  wire \i_fu_76_reg[4]_i_1_n_17 ;
  wire \i_fu_76_reg[4]_i_1_n_18 ;
  wire \i_fu_76_reg[4]_i_1_n_19 ;
  wire \i_fu_76_reg[8]_i_1_n_12 ;
  wire \i_fu_76_reg[8]_i_1_n_13 ;
  wire \i_fu_76_reg[8]_i_1_n_14 ;
  wire \i_fu_76_reg[8]_i_1_n_15 ;
  wire \i_fu_76_reg[8]_i_1_n_16 ;
  wire \i_fu_76_reg[8]_i_1_n_17 ;
  wire \i_fu_76_reg[8]_i_1_n_18 ;
  wire \i_fu_76_reg[8]_i_1_n_19 ;
  wire icmp_ln59_fu_174_p2;
  wire icmp_ln59_fu_174_p2_carry__0_i_1_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_i_2_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_i_3_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_i_4_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_i_5_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_i_6_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_i_7_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_i_8_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_n_12;
  wire icmp_ln59_fu_174_p2_carry__0_n_13;
  wire icmp_ln59_fu_174_p2_carry__0_n_14;
  wire icmp_ln59_fu_174_p2_carry__0_n_15;
  wire icmp_ln59_fu_174_p2_carry__1_i_1_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_i_2_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_i_3_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_i_4_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_i_5_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_i_6_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_i_7_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_i_8_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_n_12;
  wire icmp_ln59_fu_174_p2_carry__1_n_13;
  wire icmp_ln59_fu_174_p2_carry__1_n_14;
  wire icmp_ln59_fu_174_p2_carry__1_n_15;
  wire [31:0]icmp_ln59_fu_174_p2_carry__2_0;
  wire icmp_ln59_fu_174_p2_carry__2_n_13;
  wire icmp_ln59_fu_174_p2_carry__2_n_14;
  wire icmp_ln59_fu_174_p2_carry__2_n_15;
  wire icmp_ln59_fu_174_p2_carry_i_1_n_12;
  wire icmp_ln59_fu_174_p2_carry_i_2_n_12;
  wire icmp_ln59_fu_174_p2_carry_i_3_n_12;
  wire icmp_ln59_fu_174_p2_carry_i_4_n_12;
  wire icmp_ln59_fu_174_p2_carry_i_5_n_12;
  wire icmp_ln59_fu_174_p2_carry_i_6_n_12;
  wire icmp_ln59_fu_174_p2_carry_i_7_n_12;
  wire icmp_ln59_fu_174_p2_carry_i_8_n_12;
  wire icmp_ln59_fu_174_p2_carry_n_12;
  wire icmp_ln59_fu_174_p2_carry_n_13;
  wire icmp_ln59_fu_174_p2_carry_n_14;
  wire icmp_ln59_fu_174_p2_carry_n_15;
  wire icmp_ln62_fu_179_p2;
  wire icmp_ln62_fu_179_p2_carry__0_i_1_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_i_2_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_i_3_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_i_4_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_i_5_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_i_6_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_i_7_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_i_8_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_n_12;
  wire icmp_ln62_fu_179_p2_carry__0_n_13;
  wire icmp_ln62_fu_179_p2_carry__0_n_14;
  wire icmp_ln62_fu_179_p2_carry__0_n_15;
  wire icmp_ln62_fu_179_p2_carry__1_i_1_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_i_2_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_i_3_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_i_4_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_i_5_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_i_6_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_i_7_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_i_8_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_n_12;
  wire icmp_ln62_fu_179_p2_carry__1_n_13;
  wire icmp_ln62_fu_179_p2_carry__1_n_14;
  wire icmp_ln62_fu_179_p2_carry__1_n_15;
  wire [31:0]icmp_ln62_fu_179_p2_carry__2_0;
  wire icmp_ln62_fu_179_p2_carry__2_i_1_n_12;
  wire icmp_ln62_fu_179_p2_carry__2_i_2_n_12;
  wire icmp_ln62_fu_179_p2_carry__2_i_3_n_12;
  wire icmp_ln62_fu_179_p2_carry__2_i_4_n_12;
  wire icmp_ln62_fu_179_p2_carry__2_i_5_n_12;
  wire icmp_ln62_fu_179_p2_carry__2_i_6_n_12;
  wire icmp_ln62_fu_179_p2_carry__2_i_7_n_12;
  wire icmp_ln62_fu_179_p2_carry__2_i_8_n_12;
  wire icmp_ln62_fu_179_p2_carry__2_n_13;
  wire icmp_ln62_fu_179_p2_carry__2_n_14;
  wire icmp_ln62_fu_179_p2_carry__2_n_15;
  wire icmp_ln62_fu_179_p2_carry_i_1_n_12;
  wire icmp_ln62_fu_179_p2_carry_i_2_n_12;
  wire icmp_ln62_fu_179_p2_carry_i_3_n_12;
  wire icmp_ln62_fu_179_p2_carry_i_4_n_12;
  wire icmp_ln62_fu_179_p2_carry_i_5_n_12;
  wire icmp_ln62_fu_179_p2_carry_i_6_n_12;
  wire icmp_ln62_fu_179_p2_carry_i_7_n_12;
  wire icmp_ln62_fu_179_p2_carry_i_8_n_12;
  wire icmp_ln62_fu_179_p2_carry_n_12;
  wire icmp_ln62_fu_179_p2_carry_n_13;
  wire icmp_ln62_fu_179_p2_carry_n_14;
  wire icmp_ln62_fu_179_p2_carry_n_15;
  wire icmp_ln68_reg_362;
  wire \icmp_ln68_reg_362[0]_i_2_n_12 ;
  wire \icmp_ln68_reg_362[0]_i_5_n_12 ;
  wire icmp_ln83_reg_366;
  wire \icmp_ln83_reg_366[0]_i_2_n_12 ;
  wire \icmp_ln83_reg_366[0]_i_3_n_12 ;
  wire [40:0]in;
  wire lenOffset_Stream_full_n;
  wire lit_count_2_reg_3360;
  wire lit_count_flag_fu_804_out;
  wire lit_count_fu_840;
  wire \lit_count_fu_84[0]_i_4_n_12 ;
  wire \lit_count_fu_84_reg[0]_i_3_n_12 ;
  wire \lit_count_fu_84_reg[0]_i_3_n_13 ;
  wire \lit_count_fu_84_reg[0]_i_3_n_14 ;
  wire \lit_count_fu_84_reg[0]_i_3_n_15 ;
  wire \lit_count_fu_84_reg[0]_i_3_n_16 ;
  wire \lit_count_fu_84_reg[0]_i_3_n_17 ;
  wire \lit_count_fu_84_reg[0]_i_3_n_18 ;
  wire \lit_count_fu_84_reg[0]_i_3_n_19 ;
  wire \lit_count_fu_84_reg[12]_i_1_n_12 ;
  wire \lit_count_fu_84_reg[12]_i_1_n_13 ;
  wire \lit_count_fu_84_reg[12]_i_1_n_14 ;
  wire \lit_count_fu_84_reg[12]_i_1_n_15 ;
  wire \lit_count_fu_84_reg[12]_i_1_n_16 ;
  wire \lit_count_fu_84_reg[12]_i_1_n_17 ;
  wire \lit_count_fu_84_reg[12]_i_1_n_18 ;
  wire \lit_count_fu_84_reg[12]_i_1_n_19 ;
  wire \lit_count_fu_84_reg[16]_i_1_n_12 ;
  wire \lit_count_fu_84_reg[16]_i_1_n_13 ;
  wire \lit_count_fu_84_reg[16]_i_1_n_14 ;
  wire \lit_count_fu_84_reg[16]_i_1_n_15 ;
  wire \lit_count_fu_84_reg[16]_i_1_n_16 ;
  wire \lit_count_fu_84_reg[16]_i_1_n_17 ;
  wire \lit_count_fu_84_reg[16]_i_1_n_18 ;
  wire \lit_count_fu_84_reg[16]_i_1_n_19 ;
  wire \lit_count_fu_84_reg[20]_i_1_n_12 ;
  wire \lit_count_fu_84_reg[20]_i_1_n_13 ;
  wire \lit_count_fu_84_reg[20]_i_1_n_14 ;
  wire \lit_count_fu_84_reg[20]_i_1_n_15 ;
  wire \lit_count_fu_84_reg[20]_i_1_n_16 ;
  wire \lit_count_fu_84_reg[20]_i_1_n_17 ;
  wire \lit_count_fu_84_reg[20]_i_1_n_18 ;
  wire \lit_count_fu_84_reg[20]_i_1_n_19 ;
  wire \lit_count_fu_84_reg[24]_i_1_n_12 ;
  wire \lit_count_fu_84_reg[24]_i_1_n_13 ;
  wire \lit_count_fu_84_reg[24]_i_1_n_14 ;
  wire \lit_count_fu_84_reg[24]_i_1_n_15 ;
  wire \lit_count_fu_84_reg[24]_i_1_n_16 ;
  wire \lit_count_fu_84_reg[24]_i_1_n_17 ;
  wire \lit_count_fu_84_reg[24]_i_1_n_18 ;
  wire \lit_count_fu_84_reg[24]_i_1_n_19 ;
  wire \lit_count_fu_84_reg[28]_i_1_n_13 ;
  wire \lit_count_fu_84_reg[28]_i_1_n_14 ;
  wire \lit_count_fu_84_reg[28]_i_1_n_15 ;
  wire \lit_count_fu_84_reg[28]_i_1_n_16 ;
  wire \lit_count_fu_84_reg[28]_i_1_n_17 ;
  wire \lit_count_fu_84_reg[28]_i_1_n_18 ;
  wire \lit_count_fu_84_reg[28]_i_1_n_19 ;
  wire \lit_count_fu_84_reg[4]_i_1_n_12 ;
  wire \lit_count_fu_84_reg[4]_i_1_n_13 ;
  wire \lit_count_fu_84_reg[4]_i_1_n_14 ;
  wire \lit_count_fu_84_reg[4]_i_1_n_15 ;
  wire \lit_count_fu_84_reg[4]_i_1_n_16 ;
  wire \lit_count_fu_84_reg[4]_i_1_n_17 ;
  wire \lit_count_fu_84_reg[4]_i_1_n_18 ;
  wire \lit_count_fu_84_reg[4]_i_1_n_19 ;
  wire \lit_count_fu_84_reg[8]_i_1_n_12 ;
  wire \lit_count_fu_84_reg[8]_i_1_n_13 ;
  wire \lit_count_fu_84_reg[8]_i_1_n_14 ;
  wire \lit_count_fu_84_reg[8]_i_1_n_15 ;
  wire \lit_count_fu_84_reg[8]_i_1_n_16 ;
  wire \lit_count_fu_84_reg[8]_i_1_n_17 ;
  wire \lit_count_fu_84_reg[8]_i_1_n_18 ;
  wire \lit_count_fu_84_reg[8]_i_1_n_19 ;
  wire [15:0]lit_count_loc_load_load_fu_197_p1;
  wire [31:16]lit_count_loc_load_load_fu_197_p1__0;
  wire \lit_outStream_U/mOutPtr111_out ;
  wire lit_outStream_full_n;
  wire lz4CompressPart1_4096_1_U0_ap_done;
  wire lz4CompressPart2_U0_lenOffset_Stream_read;
  wire lz4Compress_4096_1_U0_ap_start;
  wire \mOutPtr[0]_i_3_n_12 ;
  wire \mOutPtr_reg[0]_i_2_n_12 ;
  wire \mOutPtr_reg[0]_i_2_n_13 ;
  wire \mOutPtr_reg[0]_i_2_n_14 ;
  wire \mOutPtr_reg[0]_i_2_n_15 ;
  wire [0:0]\mOutPtr_reg[12] ;
  wire [0:0]\mOutPtr_reg[12]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire \mOutPtr_reg[4]_i_1_n_12 ;
  wire \mOutPtr_reg[4]_i_1_n_13 ;
  wire \mOutPtr_reg[4]_i_1_n_14 ;
  wire \mOutPtr_reg[4]_i_1_n_15 ;
  wire [3:0]\mOutPtr_reg[7] ;
  wire \mOutPtr_reg[8]_i_1_n_12 ;
  wire \mOutPtr_reg[8]_i_1_n_13 ;
  wire \mOutPtr_reg[8]_i_1_n_14 ;
  wire \mOutPtr_reg[8]_i_1_n_15 ;
  wire [0:0]max_lit_limit;
  wire \max_lit_limit[0]_INST_0_i_10_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_11_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_2_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_3_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_4_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_5_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_6_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_7_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_8_n_12 ;
  wire \max_lit_limit[0]_INST_0_i_9_n_12 ;
  wire max_lit_limit_ap_vld;
  wire max_lit_limit_ap_vld_0;
  wire [0:0]max_lit_limit_preg;
  wire \num_data_cnt[0]_i_10_n_12 ;
  wire \num_data_cnt[0]_i_11_n_12 ;
  wire \num_data_cnt[0]_i_3_n_12 ;
  wire \num_data_cnt[0]_i_4_n_12 ;
  wire \num_data_cnt[0]_i_5_n_12 ;
  wire \num_data_cnt[0]_i_6_n_12 ;
  wire \num_data_cnt[0]_i_8_n_12 ;
  wire \num_data_cnt[0]_i_9_n_12 ;
  wire \num_data_cnt[4]_i_2_n_12 ;
  wire \num_data_cnt[4]_i_3_n_12 ;
  wire \num_data_cnt[4]_i_4_n_12 ;
  wire \num_data_cnt[4]_i_5_n_12 ;
  wire \num_data_cnt[4]_i_6_n_12 ;
  wire \num_data_cnt[4]_i_7_n_12 ;
  wire \num_data_cnt[4]_i_8_n_12 ;
  wire \num_data_cnt[4]_i_9_n_12 ;
  wire \num_data_cnt[8]_i_2_n_12 ;
  wire \num_data_cnt[8]_i_3_n_12 ;
  wire \num_data_cnt[8]_i_4_n_12 ;
  wire \num_data_cnt[8]_i_5_n_12 ;
  wire \num_data_cnt[8]_i_6_n_12 ;
  wire \num_data_cnt[8]_i_7_n_12 ;
  wire \num_data_cnt[8]_i_8_n_12 ;
  wire \num_data_cnt[8]_i_9_n_12 ;
  wire \num_data_cnt_reg[0]_i_2_n_12 ;
  wire \num_data_cnt_reg[0]_i_2_n_13 ;
  wire \num_data_cnt_reg[0]_i_2_n_14 ;
  wire \num_data_cnt_reg[0]_i_2_n_15 ;
  wire [3:0]\num_data_cnt_reg[11] ;
  wire [11:0]\num_data_cnt_reg[11]_0 ;
  wire [0:0]\num_data_cnt_reg[12] ;
  wire \num_data_cnt_reg[12]_0 ;
  wire [0:0]\num_data_cnt_reg[12]_1 ;
  wire \num_data_cnt_reg[4]_i_1_n_12 ;
  wire \num_data_cnt_reg[4]_i_1_n_13 ;
  wire \num_data_cnt_reg[4]_i_1_n_14 ;
  wire \num_data_cnt_reg[4]_i_1_n_15 ;
  wire [3:0]\num_data_cnt_reg[7] ;
  wire \num_data_cnt_reg[8]_i_1_n_12 ;
  wire \num_data_cnt_reg[8]_i_1_n_13 ;
  wire \num_data_cnt_reg[8]_i_1_n_14 ;
  wire \num_data_cnt_reg[8]_i_1_n_15 ;
  wire [15:0]p_0_in;
  wire p_0_in5_in;
  wire p_6_in;
  wire p_9_in;
  wire p_9_in_1;
  wire pop;
  wire push;
  wire push_0;
  wire push_2;
  wire start_for_lz4CompressPart2_U0_full_n;
  wire start_once_reg;
  wire [7:0]\tCh_reg_347_reg[7]_0 ;
  wire [7:0]tLen_fu_193_p3;
  wire [7:0]tLen_reg_352;
  wire tmpEncodedValue_fu_88;
  wire [31:0]\tmpEncodedValue_fu_88_reg[31]_0 ;
  wire [31:0]\tmpEncodedValue_fu_88_reg[31]_1 ;
  wire \tmpEncodedValue_fu_88_reg_n_12_[0] ;
  wire \tmpEncodedValue_fu_88_reg_n_12_[1] ;
  wire \tmpEncodedValue_fu_88_reg_n_12_[2] ;
  wire \tmpEncodedValue_fu_88_reg_n_12_[3] ;
  wire \tmpEncodedValue_fu_88_reg_n_12_[4] ;
  wire \tmpEncodedValue_fu_88_reg_n_12_[5] ;
  wire \tmpEncodedValue_fu_88_reg_n_12_[6] ;
  wire \tmpEncodedValue_fu_88_reg_n_12_[7] ;
  wire [3:3]\NLW_i_fu_76_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln59_fu_174_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln59_fu_174_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln59_fu_174_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln59_fu_174_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln62_fu_179_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln62_fu_179_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln62_fu_179_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln62_fu_179_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_lit_count_fu_84_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_mOutPtr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mOutPtr_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_num_data_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_num_data_cnt_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \SRL_SIG_reg[31][0]_srl32_i_1 
       (.I0(\SRL_SIG_reg[31][0]_srl32_i_3_n_12 ),
        .I1(Q[3]),
        .I2(\max_lit_limit[0]_INST_0_i_3_n_12 ),
        .I3(lenOffset_Stream_full_n),
        .O(push_2));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][0]_srl32_i_2 
       (.I0(\max_lit_limit[0]_INST_0_i_2_n_12 ),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(tLen_reg_352[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG_reg[31][0]_srl32_i_3 
       (.I0(lenOffset_Stream_full_n),
        .I1(Q[2]),
        .I2(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12),
        .I3(ap_enable_reg_pp0_iter2_reg_n_12),
        .I4(icmp_ln83_reg_366),
        .I5(icmp_ln68_reg_362),
        .O(\SRL_SIG_reg[31][0]_srl32_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[31][0]_srl32_i_4 
       (.I0(Q[3]),
        .I1(\max_lit_limit[0]_INST_0_i_3_n_12 ),
        .I2(lenOffset_Stream_full_n),
        .O(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][16]_srl32_i_1 
       (.I0(\max_lit_limit[0]_INST_0_i_2_n_12 ),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[16]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][17]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[17]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][18]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[18]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][19]_srl32_i_1 
       (.I0(\max_lit_limit[0]_INST_0_i_2_n_12 ),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[19]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][1]_srl32_i_1 
       (.I0(tLen_reg_352[1]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][20]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[20]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][21]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[21]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][22]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[22]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][23]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[23]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][24]_srl32_i_1 
       (.I0(\max_lit_limit[0]_INST_0_i_2_n_12 ),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[24]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][25]_srl32_i_1 
       (.I0(\max_lit_limit[0]_INST_0_i_2_n_12 ),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[25]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][26]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[26]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][27]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[27]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][28]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[28]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][29]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[29]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG_reg[31][2]_srl32_i_1 
       (.I0(tLen_reg_352[2]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][30]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[30]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][31]_srl32_i_1 
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[31]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][32]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[0]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[32]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][33]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[1]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[33]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][34]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[2]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[34]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][35]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[3]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[35]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][36]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[4]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[36]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][37]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[5]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[37]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][38]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[6]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[38]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][39]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[7]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[39]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \SRL_SIG_reg[31][3]_srl32_i_1 
       (.I0(\max_lit_limit[0]_INST_0_i_2_n_12 ),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(tLen_reg_352[2]),
        .I3(tLen_reg_352[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][40]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[8]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[40]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][41]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[9]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[41]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][42]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[10]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[42]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][43]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[11]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[43]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][44]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[12]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[44]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][45]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[13]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[45]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][46]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[14]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[46]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[31][47]_srl32_i_1 
       (.I0(lit_count_loc_load_load_fu_197_p1[15]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[47]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \SRL_SIG_reg[31][4]_srl32_i_1 
       (.I0(tLen_reg_352[2]),
        .I1(tLen_reg_352[3]),
        .I2(tLen_reg_352[4]),
        .I3(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \SRL_SIG_reg[31][5]_srl32_i_1 
       (.I0(tLen_reg_352[3]),
        .I1(tLen_reg_352[2]),
        .I2(tLen_reg_352[4]),
        .I3(tLen_reg_352[5]),
        .I4(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \SRL_SIG_reg[31][6]_srl32_i_1 
       (.I0(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I1(tLen_reg_352[4]),
        .I2(tLen_reg_352[2]),
        .I3(tLen_reg_352[3]),
        .I4(tLen_reg_352[5]),
        .I5(tLen_reg_352[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \SRL_SIG_reg[31][7]_srl32_i_1 
       (.I0(\SRL_SIG_reg[31][0]_srl32_i_4_n_12 ),
        .I1(tLen_reg_352[6]),
        .I2(\SRL_SIG_reg[31][7]_srl32_i_2_n_12 ),
        .I3(tLen_reg_352[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \SRL_SIG_reg[31][7]_srl32_i_2 
       (.I0(tLen_reg_352[4]),
        .I1(tLen_reg_352[2]),
        .I2(tLen_reg_352[3]),
        .I3(tLen_reg_352[5]),
        .O(\SRL_SIG_reg[31][7]_srl32_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \SRL_SIG_reg[31][8]_srl32_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(max_lit_limit_ap_vld_0),
        .I2(\SRL_SIG_reg[31][8]_srl32_i_2_n_12 ),
        .I3(\SRL_SIG_reg[31][8]_srl32_i_3_n_12 ),
        .I4(lit_count_loc_load_load_fu_197_p1[12]),
        .I5(\icmp_ln68_reg_362[0]_i_5_n_12 ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG_reg[31][8]_srl32_i_2 
       (.I0(lit_count_loc_load_load_fu_197_p1[9]),
        .I1(lit_count_loc_load_load_fu_197_p1[10]),
        .I2(lit_count_loc_load_load_fu_197_p1[8]),
        .I3(lit_count_loc_load_load_fu_197_p1[11]),
        .O(\SRL_SIG_reg[31][8]_srl32_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \SRL_SIG_reg[31][8]_srl32_i_3 
       (.I0(\max_lit_limit[0]_INST_0_i_6_n_12 ),
        .I1(lit_count_loc_load_load_fu_197_p1[0]),
        .I2(lit_count_loc_load_load_fu_197_p1[1]),
        .I3(lit_count_loc_load_load_fu_197_p1[3]),
        .I4(lit_count_loc_load_load_fu_197_p1[2]),
        .O(\SRL_SIG_reg[31][8]_srl32_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00002AAAAAAAAAAA)) 
    \addr[1]_i_2 
       (.I0(push),
        .I1(icmp_ln62_fu_179_p2),
        .I2(i_fu_76),
        .I3(Q[2]),
        .I4(\addr_reg[2] ),
        .I5(boosterStream_empty_n),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h1555000000000000)) 
    \addr[2]_i_2__1 
       (.I0(\addr_reg[2] ),
        .I1(Q[2]),
        .I2(i_fu_76),
        .I3(icmp_ln62_fu_179_p2),
        .I4(push),
        .I5(boosterStream_empty_n),
        .O(addr110_out));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \addr[2]_i_4__1 
       (.I0(icmp_ln62_fu_179_p2),
        .I1(i_fu_76),
        .I2(Q[2]),
        .I3(\addr_reg[2] ),
        .I4(boosterStream_empty_n),
        .I5(push),
        .O(p_6_in));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(E),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[3] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(icmp_ln59_fu_174_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'h00000000FEFFFFFF)) 
    ap_block_pp0_stage0_subdone_grp1_done_reg_i_1
       (.I0(lit_outStream_full_n),
        .I1(icmp_ln83_reg_366),
        .I2(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I3(icmp_ln68_reg_362),
        .I4(ap_enable_reg_pp0_iter2_reg_n_12),
        .I5(ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_12),
        .O(ap_block_pp0_stage0_subdone_grp1_done_reg_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp1_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp1_done_reg_i_1_n_12),
        .Q(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFBFFF)) 
    ap_block_pp0_stage0_subdone_grp2_done_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12),
        .I1(ap_enable_reg_pp0_iter2_reg_n_12),
        .I2(icmp_ln68_reg_362),
        .I3(icmp_ln83_reg_366),
        .I4(lenOffset_Stream_full_n),
        .I5(ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_12),
        .O(ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_block_pp0_stage0_subdone_grp2_done_reg_i_2
       (.I0(ap_rst),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp2_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_12),
        .Q(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_INST_0_i_1
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[3] ),
        .O(lz4CompressPart1_4096_1_U0_ap_done));
  LUT5 #(
    .INIT(32'h00008FA0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .I1(icmp_ln59_fu_174_p2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_rst),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h0000CA0A)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_12),
        .I1(icmp_ln59_fu_174_p2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_rst),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_12),
        .Q(ap_enable_reg_pp0_iter2_reg_n_12),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln59_fu_174_p2),
        .D(D[2:1]),
        .DI({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .E(tmpEncodedValue_fu_88),
        .Q(Q[3:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .\ap_CS_fsm_reg[3] (\max_lit_limit[0]_INST_0_i_3_n_12 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_57),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_58),
        .ap_rst(ap_rst),
        .boosterStream_empty_n(boosterStream_empty_n),
        .grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}),
        .grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out),
        .i_fu_76(i_fu_76),
        .icmp_ln59_fu_174_p2_carry__2(icmp_ln59_fu_174_p2_carry__2_0[31:24]),
        .icmp_ln68_reg_362(icmp_ln68_reg_362),
        .\icmp_ln68_reg_362_reg[0] (ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .\icmp_ln68_reg_362_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_12),
        .\icmp_ln68_reg_362_reg[0]_1 (ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12),
        .icmp_ln83_reg_366(icmp_ln83_reg_366),
        .lenOffset_Stream_full_n(lenOffset_Stream_full_n),
        .lit_count_flag_fu_804_out(lit_count_flag_fu_804_out),
        .\lit_count_flag_fu_80_reg[0] (\icmp_ln68_reg_362[0]_i_2_n_12 ),
        .\lit_count_fu_84_reg[0] (\icmp_ln83_reg_366[0]_i_2_n_12 ),
        .lit_outStream_full_n(lit_outStream_full_n),
        .out(i_fu_76_reg[31:24]),
        .\tmpEncodedValue_fu_88_reg[0] (icmp_ln62_fu_179_p2),
        .\tmpEncodedValue_fu_88_reg[31] (\tmpEncodedValue_fu_88_reg[31]_0 ),
        .\tmpEncodedValue_fu_88_reg[31]_0 (\tmpEncodedValue_fu_88_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(icmp_ln59_fu_174_p2),
        .I4(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_76[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln59_fu_174_p2),
        .I2(ap_block_pp0_stage0_subdone),
        .O(i_fu_76));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_76[0]_i_4 
       (.I0(tLen_fu_193_p3[3]),
        .I1(i_fu_76_reg[3]),
        .O(\i_fu_76[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_76[0]_i_5 
       (.I0(tLen_fu_193_p3[2]),
        .I1(i_fu_76_reg[2]),
        .O(\i_fu_76[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_76[0]_i_6 
       (.I0(tLen_fu_193_p3[1]),
        .I1(i_fu_76_reg[1]),
        .O(\i_fu_76[0]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \i_fu_76[0]_i_7 
       (.I0(\icmp_ln83_reg_366[0]_i_2_n_12 ),
        .I1(tLen_fu_193_p3[0]),
        .I2(i_fu_76_reg[0]),
        .O(\i_fu_76[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_76[4]_i_2 
       (.I0(tLen_fu_193_p3[7]),
        .I1(i_fu_76_reg[7]),
        .O(\i_fu_76[4]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_76[4]_i_3 
       (.I0(tLen_fu_193_p3[6]),
        .I1(i_fu_76_reg[6]),
        .O(\i_fu_76[4]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_76[4]_i_4 
       (.I0(tLen_fu_193_p3[5]),
        .I1(i_fu_76_reg[5]),
        .O(\i_fu_76[4]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_76[4]_i_5 
       (.I0(tLen_fu_193_p3[4]),
        .I1(i_fu_76_reg[4]),
        .O(\i_fu_76[4]_i_5_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[0]_i_3_n_19 ),
        .Q(i_fu_76_reg[0]),
        .R(lit_count_flag_fu_804_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_76_reg[0]_i_3_n_12 ,\i_fu_76_reg[0]_i_3_n_13 ,\i_fu_76_reg[0]_i_3_n_14 ,\i_fu_76_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({tLen_fu_193_p3[3:1],i_fu_76_reg[0]}),
        .O({\i_fu_76_reg[0]_i_3_n_16 ,\i_fu_76_reg[0]_i_3_n_17 ,\i_fu_76_reg[0]_i_3_n_18 ,\i_fu_76_reg[0]_i_3_n_19 }),
        .S({\i_fu_76[0]_i_4_n_12 ,\i_fu_76[0]_i_5_n_12 ,\i_fu_76[0]_i_6_n_12 ,\i_fu_76[0]_i_7_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[8]_i_1_n_17 ),
        .Q(i_fu_76_reg[10]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[8]_i_1_n_16 ),
        .Q(i_fu_76_reg[11]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[12]_i_1_n_19 ),
        .Q(i_fu_76_reg[12]),
        .R(lit_count_flag_fu_804_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[12]_i_1 
       (.CI(\i_fu_76_reg[8]_i_1_n_12 ),
        .CO({\i_fu_76_reg[12]_i_1_n_12 ,\i_fu_76_reg[12]_i_1_n_13 ,\i_fu_76_reg[12]_i_1_n_14 ,\i_fu_76_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[12]_i_1_n_16 ,\i_fu_76_reg[12]_i_1_n_17 ,\i_fu_76_reg[12]_i_1_n_18 ,\i_fu_76_reg[12]_i_1_n_19 }),
        .S(i_fu_76_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[12]_i_1_n_18 ),
        .Q(i_fu_76_reg[13]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[12]_i_1_n_17 ),
        .Q(i_fu_76_reg[14]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[12]_i_1_n_16 ),
        .Q(i_fu_76_reg[15]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[16]_i_1_n_19 ),
        .Q(i_fu_76_reg[16]),
        .R(lit_count_flag_fu_804_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[16]_i_1 
       (.CI(\i_fu_76_reg[12]_i_1_n_12 ),
        .CO({\i_fu_76_reg[16]_i_1_n_12 ,\i_fu_76_reg[16]_i_1_n_13 ,\i_fu_76_reg[16]_i_1_n_14 ,\i_fu_76_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[16]_i_1_n_16 ,\i_fu_76_reg[16]_i_1_n_17 ,\i_fu_76_reg[16]_i_1_n_18 ,\i_fu_76_reg[16]_i_1_n_19 }),
        .S(i_fu_76_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[16]_i_1_n_18 ),
        .Q(i_fu_76_reg[17]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[16]_i_1_n_17 ),
        .Q(i_fu_76_reg[18]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[16]_i_1_n_16 ),
        .Q(i_fu_76_reg[19]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[0]_i_3_n_18 ),
        .Q(i_fu_76_reg[1]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[20]_i_1_n_19 ),
        .Q(i_fu_76_reg[20]),
        .R(lit_count_flag_fu_804_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[20]_i_1 
       (.CI(\i_fu_76_reg[16]_i_1_n_12 ),
        .CO({\i_fu_76_reg[20]_i_1_n_12 ,\i_fu_76_reg[20]_i_1_n_13 ,\i_fu_76_reg[20]_i_1_n_14 ,\i_fu_76_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[20]_i_1_n_16 ,\i_fu_76_reg[20]_i_1_n_17 ,\i_fu_76_reg[20]_i_1_n_18 ,\i_fu_76_reg[20]_i_1_n_19 }),
        .S(i_fu_76_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[20]_i_1_n_18 ),
        .Q(i_fu_76_reg[21]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[20]_i_1_n_17 ),
        .Q(i_fu_76_reg[22]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[20]_i_1_n_16 ),
        .Q(i_fu_76_reg[23]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[24]_i_1_n_19 ),
        .Q(i_fu_76_reg[24]),
        .R(lit_count_flag_fu_804_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[24]_i_1 
       (.CI(\i_fu_76_reg[20]_i_1_n_12 ),
        .CO({\i_fu_76_reg[24]_i_1_n_12 ,\i_fu_76_reg[24]_i_1_n_13 ,\i_fu_76_reg[24]_i_1_n_14 ,\i_fu_76_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[24]_i_1_n_16 ,\i_fu_76_reg[24]_i_1_n_17 ,\i_fu_76_reg[24]_i_1_n_18 ,\i_fu_76_reg[24]_i_1_n_19 }),
        .S(i_fu_76_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[24]_i_1_n_18 ),
        .Q(i_fu_76_reg[25]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[24]_i_1_n_17 ),
        .Q(i_fu_76_reg[26]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[24]_i_1_n_16 ),
        .Q(i_fu_76_reg[27]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[28]_i_1_n_19 ),
        .Q(i_fu_76_reg[28]),
        .R(lit_count_flag_fu_804_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[28]_i_1 
       (.CI(\i_fu_76_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_fu_76_reg[28]_i_1_CO_UNCONNECTED [3],\i_fu_76_reg[28]_i_1_n_13 ,\i_fu_76_reg[28]_i_1_n_14 ,\i_fu_76_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[28]_i_1_n_16 ,\i_fu_76_reg[28]_i_1_n_17 ,\i_fu_76_reg[28]_i_1_n_18 ,\i_fu_76_reg[28]_i_1_n_19 }),
        .S(i_fu_76_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[28]_i_1_n_18 ),
        .Q(i_fu_76_reg[29]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[0]_i_3_n_17 ),
        .Q(i_fu_76_reg[2]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[28]_i_1_n_17 ),
        .Q(i_fu_76_reg[30]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[28]_i_1_n_16 ),
        .Q(i_fu_76_reg[31]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[0]_i_3_n_16 ),
        .Q(i_fu_76_reg[3]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[4]_i_1_n_19 ),
        .Q(i_fu_76_reg[4]),
        .R(lit_count_flag_fu_804_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[4]_i_1 
       (.CI(\i_fu_76_reg[0]_i_3_n_12 ),
        .CO({\i_fu_76_reg[4]_i_1_n_12 ,\i_fu_76_reg[4]_i_1_n_13 ,\i_fu_76_reg[4]_i_1_n_14 ,\i_fu_76_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tLen_fu_193_p3[7:4]),
        .O({\i_fu_76_reg[4]_i_1_n_16 ,\i_fu_76_reg[4]_i_1_n_17 ,\i_fu_76_reg[4]_i_1_n_18 ,\i_fu_76_reg[4]_i_1_n_19 }),
        .S({\i_fu_76[4]_i_2_n_12 ,\i_fu_76[4]_i_3_n_12 ,\i_fu_76[4]_i_4_n_12 ,\i_fu_76[4]_i_5_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[4]_i_1_n_18 ),
        .Q(i_fu_76_reg[5]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[4]_i_1_n_17 ),
        .Q(i_fu_76_reg[6]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[4]_i_1_n_16 ),
        .Q(i_fu_76_reg[7]),
        .R(lit_count_flag_fu_804_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[8]_i_1_n_19 ),
        .Q(i_fu_76_reg[8]),
        .R(lit_count_flag_fu_804_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[8]_i_1 
       (.CI(\i_fu_76_reg[4]_i_1_n_12 ),
        .CO({\i_fu_76_reg[8]_i_1_n_12 ,\i_fu_76_reg[8]_i_1_n_13 ,\i_fu_76_reg[8]_i_1_n_14 ,\i_fu_76_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[8]_i_1_n_16 ,\i_fu_76_reg[8]_i_1_n_17 ,\i_fu_76_reg[8]_i_1_n_18 ,\i_fu_76_reg[8]_i_1_n_19 }),
        .S(i_fu_76_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(\i_fu_76_reg[8]_i_1_n_18 ),
        .Q(i_fu_76_reg[9]),
        .R(lit_count_flag_fu_804_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln59_fu_174_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln59_fu_174_p2_carry_n_12,icmp_ln59_fu_174_p2_carry_n_13,icmp_ln59_fu_174_p2_carry_n_14,icmp_ln59_fu_174_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln59_fu_174_p2_carry_i_1_n_12,icmp_ln59_fu_174_p2_carry_i_2_n_12,icmp_ln59_fu_174_p2_carry_i_3_n_12,icmp_ln59_fu_174_p2_carry_i_4_n_12}),
        .O(NLW_icmp_ln59_fu_174_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln59_fu_174_p2_carry_i_5_n_12,icmp_ln59_fu_174_p2_carry_i_6_n_12,icmp_ln59_fu_174_p2_carry_i_7_n_12,icmp_ln59_fu_174_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln59_fu_174_p2_carry__0
       (.CI(icmp_ln59_fu_174_p2_carry_n_12),
        .CO({icmp_ln59_fu_174_p2_carry__0_n_12,icmp_ln59_fu_174_p2_carry__0_n_13,icmp_ln59_fu_174_p2_carry__0_n_14,icmp_ln59_fu_174_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln59_fu_174_p2_carry__0_i_1_n_12,icmp_ln59_fu_174_p2_carry__0_i_2_n_12,icmp_ln59_fu_174_p2_carry__0_i_3_n_12,icmp_ln59_fu_174_p2_carry__0_i_4_n_12}),
        .O(NLW_icmp_ln59_fu_174_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln59_fu_174_p2_carry__0_i_5_n_12,icmp_ln59_fu_174_p2_carry__0_i_6_n_12,icmp_ln59_fu_174_p2_carry__0_i_7_n_12,icmp_ln59_fu_174_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__0_i_1
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[15]),
        .I1(i_fu_76_reg[15]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[14]),
        .I3(i_fu_76_reg[14]),
        .O(icmp_ln59_fu_174_p2_carry__0_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__0_i_2
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[13]),
        .I1(i_fu_76_reg[13]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[12]),
        .I3(i_fu_76_reg[12]),
        .O(icmp_ln59_fu_174_p2_carry__0_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__0_i_3
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[11]),
        .I1(i_fu_76_reg[11]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[10]),
        .I3(i_fu_76_reg[10]),
        .O(icmp_ln59_fu_174_p2_carry__0_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__0_i_4
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[9]),
        .I1(i_fu_76_reg[9]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[8]),
        .I3(i_fu_76_reg[8]),
        .O(icmp_ln59_fu_174_p2_carry__0_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__0_i_5
       (.I0(i_fu_76_reg[15]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[15]),
        .I2(i_fu_76_reg[14]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[14]),
        .O(icmp_ln59_fu_174_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__0_i_6
       (.I0(i_fu_76_reg[13]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[13]),
        .I2(i_fu_76_reg[12]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[12]),
        .O(icmp_ln59_fu_174_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__0_i_7
       (.I0(i_fu_76_reg[11]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[11]),
        .I2(i_fu_76_reg[10]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[10]),
        .O(icmp_ln59_fu_174_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__0_i_8
       (.I0(i_fu_76_reg[9]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[9]),
        .I2(i_fu_76_reg[8]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[8]),
        .O(icmp_ln59_fu_174_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln59_fu_174_p2_carry__1
       (.CI(icmp_ln59_fu_174_p2_carry__0_n_12),
        .CO({icmp_ln59_fu_174_p2_carry__1_n_12,icmp_ln59_fu_174_p2_carry__1_n_13,icmp_ln59_fu_174_p2_carry__1_n_14,icmp_ln59_fu_174_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln59_fu_174_p2_carry__1_i_1_n_12,icmp_ln59_fu_174_p2_carry__1_i_2_n_12,icmp_ln59_fu_174_p2_carry__1_i_3_n_12,icmp_ln59_fu_174_p2_carry__1_i_4_n_12}),
        .O(NLW_icmp_ln59_fu_174_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln59_fu_174_p2_carry__1_i_5_n_12,icmp_ln59_fu_174_p2_carry__1_i_6_n_12,icmp_ln59_fu_174_p2_carry__1_i_7_n_12,icmp_ln59_fu_174_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__1_i_1
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[23]),
        .I1(i_fu_76_reg[23]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[22]),
        .I3(i_fu_76_reg[22]),
        .O(icmp_ln59_fu_174_p2_carry__1_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__1_i_2
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[21]),
        .I1(i_fu_76_reg[21]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[20]),
        .I3(i_fu_76_reg[20]),
        .O(icmp_ln59_fu_174_p2_carry__1_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__1_i_3
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[19]),
        .I1(i_fu_76_reg[19]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[18]),
        .I3(i_fu_76_reg[18]),
        .O(icmp_ln59_fu_174_p2_carry__1_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry__1_i_4
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[17]),
        .I1(i_fu_76_reg[17]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[16]),
        .I3(i_fu_76_reg[16]),
        .O(icmp_ln59_fu_174_p2_carry__1_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__1_i_5
       (.I0(i_fu_76_reg[23]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[23]),
        .I2(i_fu_76_reg[22]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[22]),
        .O(icmp_ln59_fu_174_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__1_i_6
       (.I0(i_fu_76_reg[21]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[21]),
        .I2(i_fu_76_reg[20]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[20]),
        .O(icmp_ln59_fu_174_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__1_i_7
       (.I0(i_fu_76_reg[19]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[19]),
        .I2(i_fu_76_reg[18]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[18]),
        .O(icmp_ln59_fu_174_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry__1_i_8
       (.I0(i_fu_76_reg[17]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[17]),
        .I2(i_fu_76_reg[16]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[16]),
        .O(icmp_ln59_fu_174_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln59_fu_174_p2_carry__2
       (.CI(icmp_ln59_fu_174_p2_carry__1_n_12),
        .CO({icmp_ln59_fu_174_p2,icmp_ln59_fu_174_p2_carry__2_n_13,icmp_ln59_fu_174_p2_carry__2_n_14,icmp_ln59_fu_174_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .O(NLW_icmp_ln59_fu_174_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry_i_1
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[7]),
        .I1(i_fu_76_reg[7]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[6]),
        .I3(i_fu_76_reg[6]),
        .O(icmp_ln59_fu_174_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry_i_2
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[5]),
        .I1(i_fu_76_reg[5]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[4]),
        .I3(i_fu_76_reg[4]),
        .O(icmp_ln59_fu_174_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry_i_3
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[3]),
        .I1(i_fu_76_reg[3]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[2]),
        .I3(i_fu_76_reg[2]),
        .O(icmp_ln59_fu_174_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln59_fu_174_p2_carry_i_4
       (.I0(icmp_ln59_fu_174_p2_carry__2_0[1]),
        .I1(i_fu_76_reg[1]),
        .I2(icmp_ln59_fu_174_p2_carry__2_0[0]),
        .I3(i_fu_76_reg[0]),
        .O(icmp_ln59_fu_174_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry_i_5
       (.I0(i_fu_76_reg[7]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[7]),
        .I2(i_fu_76_reg[6]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[6]),
        .O(icmp_ln59_fu_174_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry_i_6
       (.I0(i_fu_76_reg[5]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[5]),
        .I2(i_fu_76_reg[4]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[4]),
        .O(icmp_ln59_fu_174_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry_i_7
       (.I0(i_fu_76_reg[3]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[3]),
        .I2(i_fu_76_reg[2]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[2]),
        .O(icmp_ln59_fu_174_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln59_fu_174_p2_carry_i_8
       (.I0(i_fu_76_reg[1]),
        .I1(icmp_ln59_fu_174_p2_carry__2_0[1]),
        .I2(i_fu_76_reg[0]),
        .I3(icmp_ln59_fu_174_p2_carry__2_0[0]),
        .O(icmp_ln59_fu_174_p2_carry_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln62_fu_179_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln62_fu_179_p2_carry_n_12,icmp_ln62_fu_179_p2_carry_n_13,icmp_ln62_fu_179_p2_carry_n_14,icmp_ln62_fu_179_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln62_fu_179_p2_carry_i_1_n_12,icmp_ln62_fu_179_p2_carry_i_2_n_12,icmp_ln62_fu_179_p2_carry_i_3_n_12,icmp_ln62_fu_179_p2_carry_i_4_n_12}),
        .O(NLW_icmp_ln62_fu_179_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln62_fu_179_p2_carry_i_5_n_12,icmp_ln62_fu_179_p2_carry_i_6_n_12,icmp_ln62_fu_179_p2_carry_i_7_n_12,icmp_ln62_fu_179_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln62_fu_179_p2_carry__0
       (.CI(icmp_ln62_fu_179_p2_carry_n_12),
        .CO({icmp_ln62_fu_179_p2_carry__0_n_12,icmp_ln62_fu_179_p2_carry__0_n_13,icmp_ln62_fu_179_p2_carry__0_n_14,icmp_ln62_fu_179_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln62_fu_179_p2_carry__0_i_1_n_12,icmp_ln62_fu_179_p2_carry__0_i_2_n_12,icmp_ln62_fu_179_p2_carry__0_i_3_n_12,icmp_ln62_fu_179_p2_carry__0_i_4_n_12}),
        .O(NLW_icmp_ln62_fu_179_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln62_fu_179_p2_carry__0_i_5_n_12,icmp_ln62_fu_179_p2_carry__0_i_6_n_12,icmp_ln62_fu_179_p2_carry__0_i_7_n_12,icmp_ln62_fu_179_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__0_i_1
       (.I0(i_fu_76_reg[15]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[15]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[14]),
        .I3(i_fu_76_reg[14]),
        .O(icmp_ln62_fu_179_p2_carry__0_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__0_i_2
       (.I0(i_fu_76_reg[13]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[13]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[12]),
        .I3(i_fu_76_reg[12]),
        .O(icmp_ln62_fu_179_p2_carry__0_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__0_i_3
       (.I0(i_fu_76_reg[11]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[11]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[10]),
        .I3(i_fu_76_reg[10]),
        .O(icmp_ln62_fu_179_p2_carry__0_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__0_i_4
       (.I0(i_fu_76_reg[9]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[9]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[8]),
        .I3(i_fu_76_reg[8]),
        .O(icmp_ln62_fu_179_p2_carry__0_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__0_i_5
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[15]),
        .I1(i_fu_76_reg[15]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[14]),
        .I3(i_fu_76_reg[14]),
        .O(icmp_ln62_fu_179_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__0_i_6
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[13]),
        .I1(i_fu_76_reg[13]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[12]),
        .I3(i_fu_76_reg[12]),
        .O(icmp_ln62_fu_179_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__0_i_7
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[11]),
        .I1(i_fu_76_reg[11]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[10]),
        .I3(i_fu_76_reg[10]),
        .O(icmp_ln62_fu_179_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__0_i_8
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[9]),
        .I1(i_fu_76_reg[9]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[8]),
        .I3(i_fu_76_reg[8]),
        .O(icmp_ln62_fu_179_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln62_fu_179_p2_carry__1
       (.CI(icmp_ln62_fu_179_p2_carry__0_n_12),
        .CO({icmp_ln62_fu_179_p2_carry__1_n_12,icmp_ln62_fu_179_p2_carry__1_n_13,icmp_ln62_fu_179_p2_carry__1_n_14,icmp_ln62_fu_179_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln62_fu_179_p2_carry__1_i_1_n_12,icmp_ln62_fu_179_p2_carry__1_i_2_n_12,icmp_ln62_fu_179_p2_carry__1_i_3_n_12,icmp_ln62_fu_179_p2_carry__1_i_4_n_12}),
        .O(NLW_icmp_ln62_fu_179_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln62_fu_179_p2_carry__1_i_5_n_12,icmp_ln62_fu_179_p2_carry__1_i_6_n_12,icmp_ln62_fu_179_p2_carry__1_i_7_n_12,icmp_ln62_fu_179_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__1_i_1
       (.I0(i_fu_76_reg[23]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[23]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[22]),
        .I3(i_fu_76_reg[22]),
        .O(icmp_ln62_fu_179_p2_carry__1_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__1_i_2
       (.I0(i_fu_76_reg[21]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[21]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[20]),
        .I3(i_fu_76_reg[20]),
        .O(icmp_ln62_fu_179_p2_carry__1_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__1_i_3
       (.I0(i_fu_76_reg[19]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[19]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[18]),
        .I3(i_fu_76_reg[18]),
        .O(icmp_ln62_fu_179_p2_carry__1_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__1_i_4
       (.I0(i_fu_76_reg[17]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[17]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[16]),
        .I3(i_fu_76_reg[16]),
        .O(icmp_ln62_fu_179_p2_carry__1_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__1_i_5
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[23]),
        .I1(i_fu_76_reg[23]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[22]),
        .I3(i_fu_76_reg[22]),
        .O(icmp_ln62_fu_179_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__1_i_6
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[21]),
        .I1(i_fu_76_reg[21]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[20]),
        .I3(i_fu_76_reg[20]),
        .O(icmp_ln62_fu_179_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__1_i_7
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[19]),
        .I1(i_fu_76_reg[19]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[18]),
        .I3(i_fu_76_reg[18]),
        .O(icmp_ln62_fu_179_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__1_i_8
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[17]),
        .I1(i_fu_76_reg[17]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[16]),
        .I3(i_fu_76_reg[16]),
        .O(icmp_ln62_fu_179_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln62_fu_179_p2_carry__2
       (.CI(icmp_ln62_fu_179_p2_carry__1_n_12),
        .CO({icmp_ln62_fu_179_p2,icmp_ln62_fu_179_p2_carry__2_n_13,icmp_ln62_fu_179_p2_carry__2_n_14,icmp_ln62_fu_179_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln62_fu_179_p2_carry__2_i_1_n_12,icmp_ln62_fu_179_p2_carry__2_i_2_n_12,icmp_ln62_fu_179_p2_carry__2_i_3_n_12,icmp_ln62_fu_179_p2_carry__2_i_4_n_12}),
        .O(NLW_icmp_ln62_fu_179_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln62_fu_179_p2_carry__2_i_5_n_12,icmp_ln62_fu_179_p2_carry__2_i_6_n_12,icmp_ln62_fu_179_p2_carry__2_i_7_n_12,icmp_ln62_fu_179_p2_carry__2_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__2_i_1
       (.I0(i_fu_76_reg[31]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[31]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[30]),
        .I3(i_fu_76_reg[30]),
        .O(icmp_ln62_fu_179_p2_carry__2_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__2_i_2
       (.I0(i_fu_76_reg[29]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[29]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[28]),
        .I3(i_fu_76_reg[28]),
        .O(icmp_ln62_fu_179_p2_carry__2_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__2_i_3
       (.I0(i_fu_76_reg[27]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[27]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[26]),
        .I3(i_fu_76_reg[26]),
        .O(icmp_ln62_fu_179_p2_carry__2_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry__2_i_4
       (.I0(i_fu_76_reg[25]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[25]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[24]),
        .I3(i_fu_76_reg[24]),
        .O(icmp_ln62_fu_179_p2_carry__2_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__2_i_5
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[31]),
        .I1(i_fu_76_reg[31]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[30]),
        .I3(i_fu_76_reg[30]),
        .O(icmp_ln62_fu_179_p2_carry__2_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__2_i_6
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[29]),
        .I1(i_fu_76_reg[29]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[28]),
        .I3(i_fu_76_reg[28]),
        .O(icmp_ln62_fu_179_p2_carry__2_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__2_i_7
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[27]),
        .I1(i_fu_76_reg[27]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[26]),
        .I3(i_fu_76_reg[26]),
        .O(icmp_ln62_fu_179_p2_carry__2_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry__2_i_8
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[25]),
        .I1(i_fu_76_reg[25]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[24]),
        .I3(i_fu_76_reg[24]),
        .O(icmp_ln62_fu_179_p2_carry__2_i_8_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry_i_1
       (.I0(i_fu_76_reg[7]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[7]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[6]),
        .I3(i_fu_76_reg[6]),
        .O(icmp_ln62_fu_179_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry_i_2
       (.I0(i_fu_76_reg[5]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[5]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[4]),
        .I3(i_fu_76_reg[4]),
        .O(icmp_ln62_fu_179_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry_i_3
       (.I0(i_fu_76_reg[3]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[3]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[2]),
        .I3(i_fu_76_reg[2]),
        .O(icmp_ln62_fu_179_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln62_fu_179_p2_carry_i_4
       (.I0(i_fu_76_reg[1]),
        .I1(icmp_ln62_fu_179_p2_carry__2_0[1]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[0]),
        .I3(i_fu_76_reg[0]),
        .O(icmp_ln62_fu_179_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry_i_5
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[7]),
        .I1(i_fu_76_reg[7]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[6]),
        .I3(i_fu_76_reg[6]),
        .O(icmp_ln62_fu_179_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry_i_6
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[5]),
        .I1(i_fu_76_reg[5]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[4]),
        .I3(i_fu_76_reg[4]),
        .O(icmp_ln62_fu_179_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry_i_7
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[3]),
        .I1(i_fu_76_reg[3]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[2]),
        .I3(i_fu_76_reg[2]),
        .O(icmp_ln62_fu_179_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln62_fu_179_p2_carry_i_8
       (.I0(icmp_ln62_fu_179_p2_carry__2_0[1]),
        .I1(i_fu_76_reg[1]),
        .I2(icmp_ln62_fu_179_p2_carry__2_0[0]),
        .I3(i_fu_76_reg[0]),
        .O(icmp_ln62_fu_179_p2_carry_i_8_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln68_reg_362[0]_i_2 
       (.I0(lit_count_loc_load_load_fu_197_p1[12]),
        .I1(\icmp_ln68_reg_362[0]_i_5_n_12 ),
        .O(\icmp_ln68_reg_362[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \icmp_ln68_reg_362[0]_i_5 
       (.I0(lit_count_loc_load_load_fu_197_p1[13]),
        .I1(lit_count_loc_load_load_fu_197_p1[15]),
        .I2(lit_count_loc_load_load_fu_197_p1[14]),
        .I3(\max_lit_limit[0]_INST_0_i_4_n_12 ),
        .O(\icmp_ln68_reg_362[0]_i_5_n_12 ));
  FDRE \icmp_ln68_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln68_reg_362[0]_i_2_n_12 ),
        .Q(icmp_ln68_reg_362),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln83_reg_366[0]_i_1 
       (.I0(\icmp_ln83_reg_366[0]_i_2_n_12 ),
        .O(p_0_in5_in));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln83_reg_366[0]_i_2 
       (.I0(tLen_fu_193_p3[6]),
        .I1(tLen_fu_193_p3[7]),
        .I2(tLen_fu_193_p3[5]),
        .I3(tLen_fu_193_p3[4]),
        .I4(\icmp_ln83_reg_366[0]_i_3_n_12 ),
        .O(\icmp_ln83_reg_366[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln83_reg_366[0]_i_3 
       (.I0(tLen_fu_193_p3[0]),
        .I1(tLen_fu_193_p3[1]),
        .I2(tLen_fu_193_p3[2]),
        .I3(tLen_fu_193_p3[3]),
        .O(\icmp_ln83_reg_366[0]_i_3_n_12 ));
  FDRE \icmp_ln83_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in5_in),
        .Q(icmp_ln83_reg_366),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \lit_count_2_reg_336[15]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1),
        .O(lit_count_2_reg_3360));
  FDRE \lit_count_2_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[0]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[32]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[10]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[42]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[11]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[43]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[12]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[44]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[13]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[45]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[14]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[46]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[15]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[47]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[1]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[33]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[2]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[34]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[3]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[35]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[4]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[36]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[5]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[37]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[6]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[38]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[7]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[39]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[8]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[40]),
        .R(1'b0));
  FDRE \lit_count_2_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(lit_count_2_reg_3360),
        .D(lit_count_loc_load_load_fu_197_p1[9]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_flag_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \lit_count_fu_84[0]_i_2 
       (.I0(\icmp_ln83_reg_366[0]_i_2_n_12 ),
        .I1(\icmp_ln68_reg_362[0]_i_2_n_12 ),
        .I2(i_fu_76),
        .O(lit_count_fu_840));
  LUT1 #(
    .INIT(2'h1)) 
    \lit_count_fu_84[0]_i_4 
       (.I0(lit_count_loc_load_load_fu_197_p1[0]),
        .O(\lit_count_fu_84[0]_i_4_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[0]_i_3_n_19 ),
        .Q(lit_count_loc_load_load_fu_197_p1[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lit_count_fu_84_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\lit_count_fu_84_reg[0]_i_3_n_12 ,\lit_count_fu_84_reg[0]_i_3_n_13 ,\lit_count_fu_84_reg[0]_i_3_n_14 ,\lit_count_fu_84_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\lit_count_fu_84_reg[0]_i_3_n_16 ,\lit_count_fu_84_reg[0]_i_3_n_17 ,\lit_count_fu_84_reg[0]_i_3_n_18 ,\lit_count_fu_84_reg[0]_i_3_n_19 }),
        .S({lit_count_loc_load_load_fu_197_p1[3:1],\lit_count_fu_84[0]_i_4_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[8]_i_1_n_17 ),
        .Q(lit_count_loc_load_load_fu_197_p1[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[8]_i_1_n_16 ),
        .Q(lit_count_loc_load_load_fu_197_p1[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[12]_i_1_n_19 ),
        .Q(lit_count_loc_load_load_fu_197_p1[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lit_count_fu_84_reg[12]_i_1 
       (.CI(\lit_count_fu_84_reg[8]_i_1_n_12 ),
        .CO({\lit_count_fu_84_reg[12]_i_1_n_12 ,\lit_count_fu_84_reg[12]_i_1_n_13 ,\lit_count_fu_84_reg[12]_i_1_n_14 ,\lit_count_fu_84_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lit_count_fu_84_reg[12]_i_1_n_16 ,\lit_count_fu_84_reg[12]_i_1_n_17 ,\lit_count_fu_84_reg[12]_i_1_n_18 ,\lit_count_fu_84_reg[12]_i_1_n_19 }),
        .S(lit_count_loc_load_load_fu_197_p1[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[12]_i_1_n_18 ),
        .Q(lit_count_loc_load_load_fu_197_p1[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[12]_i_1_n_17 ),
        .Q(lit_count_loc_load_load_fu_197_p1[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[12]_i_1_n_16 ),
        .Q(lit_count_loc_load_load_fu_197_p1[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[16] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[16]_i_1_n_19 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lit_count_fu_84_reg[16]_i_1 
       (.CI(\lit_count_fu_84_reg[12]_i_1_n_12 ),
        .CO({\lit_count_fu_84_reg[16]_i_1_n_12 ,\lit_count_fu_84_reg[16]_i_1_n_13 ,\lit_count_fu_84_reg[16]_i_1_n_14 ,\lit_count_fu_84_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lit_count_fu_84_reg[16]_i_1_n_16 ,\lit_count_fu_84_reg[16]_i_1_n_17 ,\lit_count_fu_84_reg[16]_i_1_n_18 ,\lit_count_fu_84_reg[16]_i_1_n_19 }),
        .S(lit_count_loc_load_load_fu_197_p1__0[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[17] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[16]_i_1_n_18 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[18] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[16]_i_1_n_17 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[19] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[16]_i_1_n_16 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[0]_i_3_n_18 ),
        .Q(lit_count_loc_load_load_fu_197_p1[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[20] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[20]_i_1_n_19 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lit_count_fu_84_reg[20]_i_1 
       (.CI(\lit_count_fu_84_reg[16]_i_1_n_12 ),
        .CO({\lit_count_fu_84_reg[20]_i_1_n_12 ,\lit_count_fu_84_reg[20]_i_1_n_13 ,\lit_count_fu_84_reg[20]_i_1_n_14 ,\lit_count_fu_84_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lit_count_fu_84_reg[20]_i_1_n_16 ,\lit_count_fu_84_reg[20]_i_1_n_17 ,\lit_count_fu_84_reg[20]_i_1_n_18 ,\lit_count_fu_84_reg[20]_i_1_n_19 }),
        .S(lit_count_loc_load_load_fu_197_p1__0[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[21] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[20]_i_1_n_18 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[22] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[20]_i_1_n_17 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[23] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[20]_i_1_n_16 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[24] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[24]_i_1_n_19 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lit_count_fu_84_reg[24]_i_1 
       (.CI(\lit_count_fu_84_reg[20]_i_1_n_12 ),
        .CO({\lit_count_fu_84_reg[24]_i_1_n_12 ,\lit_count_fu_84_reg[24]_i_1_n_13 ,\lit_count_fu_84_reg[24]_i_1_n_14 ,\lit_count_fu_84_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lit_count_fu_84_reg[24]_i_1_n_16 ,\lit_count_fu_84_reg[24]_i_1_n_17 ,\lit_count_fu_84_reg[24]_i_1_n_18 ,\lit_count_fu_84_reg[24]_i_1_n_19 }),
        .S(lit_count_loc_load_load_fu_197_p1__0[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[25] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[24]_i_1_n_18 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[26] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[24]_i_1_n_17 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[27] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[24]_i_1_n_16 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[28] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[28]_i_1_n_19 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lit_count_fu_84_reg[28]_i_1 
       (.CI(\lit_count_fu_84_reg[24]_i_1_n_12 ),
        .CO({\NLW_lit_count_fu_84_reg[28]_i_1_CO_UNCONNECTED [3],\lit_count_fu_84_reg[28]_i_1_n_13 ,\lit_count_fu_84_reg[28]_i_1_n_14 ,\lit_count_fu_84_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lit_count_fu_84_reg[28]_i_1_n_16 ,\lit_count_fu_84_reg[28]_i_1_n_17 ,\lit_count_fu_84_reg[28]_i_1_n_18 ,\lit_count_fu_84_reg[28]_i_1_n_19 }),
        .S(lit_count_loc_load_load_fu_197_p1__0[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[29] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[28]_i_1_n_18 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[0]_i_3_n_17 ),
        .Q(lit_count_loc_load_load_fu_197_p1[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[30] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[28]_i_1_n_17 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[31] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[28]_i_1_n_16 ),
        .Q(lit_count_loc_load_load_fu_197_p1__0[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[0]_i_3_n_16 ),
        .Q(lit_count_loc_load_load_fu_197_p1[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[4]_i_1_n_19 ),
        .Q(lit_count_loc_load_load_fu_197_p1[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lit_count_fu_84_reg[4]_i_1 
       (.CI(\lit_count_fu_84_reg[0]_i_3_n_12 ),
        .CO({\lit_count_fu_84_reg[4]_i_1_n_12 ,\lit_count_fu_84_reg[4]_i_1_n_13 ,\lit_count_fu_84_reg[4]_i_1_n_14 ,\lit_count_fu_84_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lit_count_fu_84_reg[4]_i_1_n_16 ,\lit_count_fu_84_reg[4]_i_1_n_17 ,\lit_count_fu_84_reg[4]_i_1_n_18 ,\lit_count_fu_84_reg[4]_i_1_n_19 }),
        .S(lit_count_loc_load_load_fu_197_p1[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[4]_i_1_n_18 ),
        .Q(lit_count_loc_load_load_fu_197_p1[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[4]_i_1_n_17 ),
        .Q(lit_count_loc_load_load_fu_197_p1[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[4]_i_1_n_16 ),
        .Q(lit_count_loc_load_load_fu_197_p1[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[8]_i_1_n_19 ),
        .Q(lit_count_loc_load_load_fu_197_p1[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lit_count_fu_84_reg[8]_i_1 
       (.CI(\lit_count_fu_84_reg[4]_i_1_n_12 ),
        .CO({\lit_count_fu_84_reg[8]_i_1_n_12 ,\lit_count_fu_84_reg[8]_i_1_n_13 ,\lit_count_fu_84_reg[8]_i_1_n_14 ,\lit_count_fu_84_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lit_count_fu_84_reg[8]_i_1_n_16 ,\lit_count_fu_84_reg[8]_i_1_n_17 ,\lit_count_fu_84_reg[8]_i_1_n_18 ,\lit_count_fu_84_reg[8]_i_1_n_19 }),
        .S(lit_count_loc_load_load_fu_197_p1[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_count_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(lit_count_fu_840),
        .D(\lit_count_fu_84_reg[8]_i_1_n_18 ),
        .Q(lit_count_loc_load_load_fu_197_p1[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  LUT6 #(
    .INIT(64'hFDFFFFFF02000000)) 
    \mOutPtr[0]_i_1 
       (.I0(lit_outStream_full_n),
        .I1(icmp_ln83_reg_366),
        .I2(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I3(icmp_ln68_reg_362),
        .I4(ap_enable_reg_pp0_iter2_reg_n_12),
        .I5(pop),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \mOutPtr[0]_i_3 
       (.I0(pop),
        .I1(ap_enable_reg_pp0_iter2_reg_n_12),
        .I2(icmp_ln68_reg_362),
        .I3(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I4(icmp_ln83_reg_366),
        .I5(lit_outStream_full_n),
        .O(\mOutPtr[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \mOutPtr[0]_i_4 
       (.I0(lit_outStream_full_n),
        .I1(icmp_ln83_reg_366),
        .I2(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I3(icmp_ln68_reg_362),
        .I4(ap_enable_reg_pp0_iter2_reg_n_12),
        .I5(pop),
        .O(\lit_outStream_U/mOutPtr111_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[3]_i_1__2 
       (.I0(p_9_in),
        .I1(p_6_in),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_2 
       (.I0(push_2),
        .I1(lz4CompressPart2_U0_lenOffset_Stream_read),
        .O(p_9_in_1));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[5]_i_1 
       (.I0(push_2),
        .I1(lz4CompressPart2_U0_lenOffset_Stream_read),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mOutPtr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[0]_i_2_n_12 ,\mOutPtr_reg[0]_i_2_n_13 ,\mOutPtr_reg[0]_i_2_n_14 ,\mOutPtr_reg[0]_i_2_n_15 }),
        .CYINIT(\mOutPtr[0]_i_3_n_12 ),
        .DI({\mOutPtr[0]_i_3_n_12 ,\mOutPtr[0]_i_3_n_12 ,\mOutPtr[0]_i_3_n_12 ,\lit_outStream_U/mOutPtr111_out }),
        .O(O),
        .S(\mOutPtr_reg[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mOutPtr_reg[12]_i_1 
       (.CI(\mOutPtr_reg[8]_i_1_n_12 ),
        .CO(\NLW_mOutPtr_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mOutPtr_reg[12]_i_1_O_UNCONNECTED [3:1],\mOutPtr_reg[12] }),
        .S({1'b0,1'b0,1'b0,\mOutPtr_reg[12]_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mOutPtr_reg[4]_i_1 
       (.CI(\mOutPtr_reg[0]_i_2_n_12 ),
        .CO({\mOutPtr_reg[4]_i_1_n_12 ,\mOutPtr_reg[4]_i_1_n_13 ,\mOutPtr_reg[4]_i_1_n_14 ,\mOutPtr_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\mOutPtr[0]_i_3_n_12 ,\mOutPtr[0]_i_3_n_12 ,\mOutPtr[0]_i_3_n_12 ,\mOutPtr[0]_i_3_n_12 }),
        .O(ap_enable_reg_pp0_iter2_reg_0),
        .S(\mOutPtr_reg[7] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mOutPtr_reg[8]_i_1 
       (.CI(\mOutPtr_reg[4]_i_1_n_12 ),
        .CO({\mOutPtr_reg[8]_i_1_n_12 ,\mOutPtr_reg[8]_i_1_n_13 ,\mOutPtr_reg[8]_i_1_n_14 ,\mOutPtr_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\mOutPtr[0]_i_3_n_12 ,\mOutPtr[0]_i_3_n_12 ,\mOutPtr[0]_i_3_n_12 ,\mOutPtr[0]_i_3_n_12 }),
        .O(ap_enable_reg_pp0_iter2_reg_1),
        .S(S));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFD2220)) 
    \max_lit_limit[0]_INST_0 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(max_lit_limit_ap_vld_0),
        .I2(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lit_count_flag_out),
        .I3(\max_lit_limit[0]_INST_0_i_2_n_12 ),
        .I4(max_lit_limit_preg),
        .O(max_lit_limit));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \max_lit_limit[0]_INST_0_i_1 
       (.I0(Q[3]),
        .I1(\max_lit_limit[0]_INST_0_i_3_n_12 ),
        .I2(lenOffset_Stream_full_n),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \max_lit_limit[0]_INST_0_i_10 
       (.I0(lit_count_loc_load_load_fu_197_p1__0[25]),
        .I1(lit_count_loc_load_load_fu_197_p1__0[24]),
        .I2(lit_count_loc_load_load_fu_197_p1__0[26]),
        .I3(lit_count_loc_load_load_fu_197_p1__0[27]),
        .I4(\max_lit_limit[0]_INST_0_i_11_n_12 ),
        .O(\max_lit_limit[0]_INST_0_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \max_lit_limit[0]_INST_0_i_11 
       (.I0(lit_count_loc_load_load_fu_197_p1__0[28]),
        .I1(lit_count_loc_load_load_fu_197_p1__0[29]),
        .I2(lit_count_loc_load_load_fu_197_p1__0[31]),
        .I3(lit_count_loc_load_load_fu_197_p1__0[30]),
        .O(\max_lit_limit[0]_INST_0_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \max_lit_limit[0]_INST_0_i_2 
       (.I0(\max_lit_limit[0]_INST_0_i_4_n_12 ),
        .I1(\max_lit_limit[0]_INST_0_i_5_n_12 ),
        .I2(\max_lit_limit[0]_INST_0_i_6_n_12 ),
        .I3(lit_count_loc_load_load_fu_197_p1[1]),
        .I4(lit_count_loc_load_load_fu_197_p1[12]),
        .I5(\max_lit_limit[0]_INST_0_i_7_n_12 ),
        .O(\max_lit_limit[0]_INST_0_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \max_lit_limit[0]_INST_0_i_3 
       (.I0(max_lit_limit_ap_vld_0),
        .I1(\max_lit_limit[0]_INST_0_i_8_n_12 ),
        .I2(\max_lit_limit[0]_INST_0_i_4_n_12 ),
        .O(\max_lit_limit[0]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \max_lit_limit[0]_INST_0_i_4 
       (.I0(\max_lit_limit[0]_INST_0_i_9_n_12 ),
        .I1(lit_count_loc_load_load_fu_197_p1__0[21]),
        .I2(lit_count_loc_load_load_fu_197_p1__0[20]),
        .I3(lit_count_loc_load_load_fu_197_p1__0[23]),
        .I4(lit_count_loc_load_load_fu_197_p1__0[22]),
        .I5(\max_lit_limit[0]_INST_0_i_10_n_12 ),
        .O(\max_lit_limit[0]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \max_lit_limit[0]_INST_0_i_5 
       (.I0(\SRL_SIG_reg[31][8]_srl32_i_2_n_12 ),
        .I1(lit_count_loc_load_load_fu_197_p1[0]),
        .I2(lit_count_loc_load_load_fu_197_p1[13]),
        .I3(lit_count_loc_load_load_fu_197_p1[14]),
        .I4(lit_count_loc_load_load_fu_197_p1[15]),
        .O(\max_lit_limit[0]_INST_0_i_5_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \max_lit_limit[0]_INST_0_i_6 
       (.I0(lit_count_loc_load_load_fu_197_p1[5]),
        .I1(lit_count_loc_load_load_fu_197_p1[4]),
        .I2(lit_count_loc_load_load_fu_197_p1[6]),
        .I3(lit_count_loc_load_load_fu_197_p1[7]),
        .O(\max_lit_limit[0]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \max_lit_limit[0]_INST_0_i_7 
       (.I0(lit_count_loc_load_load_fu_197_p1[3]),
        .I1(lit_count_loc_load_load_fu_197_p1[2]),
        .O(\max_lit_limit[0]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \max_lit_limit[0]_INST_0_i_8 
       (.I0(\SRL_SIG_reg[31][8]_srl32_i_3_n_12 ),
        .I1(\SRL_SIG_reg[31][8]_srl32_i_2_n_12 ),
        .I2(lit_count_loc_load_load_fu_197_p1[13]),
        .I3(lit_count_loc_load_load_fu_197_p1[12]),
        .I4(lit_count_loc_load_load_fu_197_p1[15]),
        .I5(lit_count_loc_load_load_fu_197_p1[14]),
        .O(\max_lit_limit[0]_INST_0_i_8_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \max_lit_limit[0]_INST_0_i_9 
       (.I0(lit_count_loc_load_load_fu_197_p1__0[18]),
        .I1(lit_count_loc_load_load_fu_197_p1__0[19]),
        .I2(lit_count_loc_load_load_fu_197_p1__0[16]),
        .I3(lit_count_loc_load_load_fu_197_p1__0[17]),
        .O(\max_lit_limit[0]_INST_0_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    max_lit_limit_ap_vld_INST_0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(max_lit_limit_ap_vld_0),
        .O(max_lit_limit_ap_vld));
  LUT5 #(
    .INIT(32'h00080000)) 
    mem_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_12),
        .I1(icmp_ln68_reg_362),
        .I2(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I3(icmp_ln83_reg_366),
        .I4(lit_outStream_full_n),
        .O(push_0));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \num_data_cnt[0]_i_1 
       (.I0(\num_data_cnt_reg[12]_0 ),
        .I1(lit_outStream_full_n),
        .I2(icmp_ln83_reg_366),
        .I3(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I4(icmp_ln68_reg_362),
        .I5(ap_enable_reg_pp0_iter2_reg_n_12),
        .O(full_n_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[0]_i_10 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [1]),
        .O(\num_data_cnt[0]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \num_data_cnt[0]_i_11 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [0]),
        .O(\num_data_cnt[0]_i_11_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_3 
       (.I0(DI),
        .O(\num_data_cnt[0]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_4 
       (.I0(DI),
        .O(\num_data_cnt[0]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_5 
       (.I0(DI),
        .O(\num_data_cnt[0]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_6 
       (.I0(DI),
        .O(\num_data_cnt[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \num_data_cnt[0]_i_7 
       (.I0(lit_outStream_full_n),
        .I1(icmp_ln83_reg_366),
        .I2(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I3(icmp_ln68_reg_362),
        .I4(ap_enable_reg_pp0_iter2_reg_n_12),
        .I5(\num_data_cnt_reg[12]_0 ),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[0]_i_8 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [3]),
        .O(\num_data_cnt[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[0]_i_9 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [2]),
        .O(\num_data_cnt[0]_i_9_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[4]_i_2 
       (.I0(DI),
        .O(\num_data_cnt[4]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[4]_i_3 
       (.I0(DI),
        .O(\num_data_cnt[4]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[4]_i_4 
       (.I0(DI),
        .O(\num_data_cnt[4]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[4]_i_5 
       (.I0(DI),
        .O(\num_data_cnt[4]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[4]_i_6 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [7]),
        .O(\num_data_cnt[4]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[4]_i_7 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [6]),
        .O(\num_data_cnt[4]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[4]_i_8 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [5]),
        .O(\num_data_cnt[4]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[4]_i_9 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [4]),
        .O(\num_data_cnt[4]_i_9_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[8]_i_2 
       (.I0(DI),
        .O(\num_data_cnt[8]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[8]_i_3 
       (.I0(DI),
        .O(\num_data_cnt[8]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[8]_i_4 
       (.I0(DI),
        .O(\num_data_cnt[8]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[8]_i_5 
       (.I0(DI),
        .O(\num_data_cnt[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_6 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [11]),
        .O(\num_data_cnt[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_7 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [10]),
        .O(\num_data_cnt[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_8 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [9]),
        .O(\num_data_cnt[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_9 
       (.I0(DI),
        .I1(\num_data_cnt_reg[11]_0 [8]),
        .O(\num_data_cnt[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \num_data_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\num_data_cnt_reg[0]_i_2_n_12 ,\num_data_cnt_reg[0]_i_2_n_13 ,\num_data_cnt_reg[0]_i_2_n_14 ,\num_data_cnt_reg[0]_i_2_n_15 }),
        .CYINIT(\num_data_cnt[0]_i_3_n_12 ),
        .DI({\num_data_cnt[0]_i_4_n_12 ,\num_data_cnt[0]_i_5_n_12 ,\num_data_cnt[0]_i_6_n_12 ,DI}),
        .O(full_n_reg_1),
        .S({\num_data_cnt[0]_i_8_n_12 ,\num_data_cnt[0]_i_9_n_12 ,\num_data_cnt[0]_i_10_n_12 ,\num_data_cnt[0]_i_11_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \num_data_cnt_reg[12]_i_1 
       (.CI(\num_data_cnt_reg[8]_i_1_n_12 ),
        .CO(\NLW_num_data_cnt_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_num_data_cnt_reg[12]_i_1_O_UNCONNECTED [3:1],\num_data_cnt_reg[12] }),
        .S({1'b0,1'b0,1'b0,\num_data_cnt_reg[12]_1 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \num_data_cnt_reg[4]_i_1 
       (.CI(\num_data_cnt_reg[0]_i_2_n_12 ),
        .CO({\num_data_cnt_reg[4]_i_1_n_12 ,\num_data_cnt_reg[4]_i_1_n_13 ,\num_data_cnt_reg[4]_i_1_n_14 ,\num_data_cnt_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\num_data_cnt[4]_i_2_n_12 ,\num_data_cnt[4]_i_3_n_12 ,\num_data_cnt[4]_i_4_n_12 ,\num_data_cnt[4]_i_5_n_12 }),
        .O(\num_data_cnt_reg[7] ),
        .S({\num_data_cnt[4]_i_6_n_12 ,\num_data_cnt[4]_i_7_n_12 ,\num_data_cnt[4]_i_8_n_12 ,\num_data_cnt[4]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \num_data_cnt_reg[8]_i_1 
       (.CI(\num_data_cnt_reg[4]_i_1_n_12 ),
        .CO({\num_data_cnt_reg[8]_i_1_n_12 ,\num_data_cnt_reg[8]_i_1_n_13 ,\num_data_cnt_reg[8]_i_1_n_14 ,\num_data_cnt_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\num_data_cnt[8]_i_2_n_12 ,\num_data_cnt[8]_i_3_n_12 ,\num_data_cnt[8]_i_4_n_12 ,\num_data_cnt[8]_i_5_n_12 }),
        .O(\num_data_cnt_reg[11] ),
        .S({\num_data_cnt[8]_i_6_n_12 ,\num_data_cnt[8]_i_7_n_12 ,\num_data_cnt[8]_i_8_n_12 ,\num_data_cnt[8]_i_9_n_12 }));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h5450)) 
    start_once_reg_i_1__2
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(lz4Compress_4096_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_lz4CompressPart2_U0_full_n),
        .O(empty_n_reg));
  FDRE \tCh_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmpEncodedValue_fu_88_reg_n_12_[0] ),
        .Q(\tCh_reg_347_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tCh_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmpEncodedValue_fu_88_reg_n_12_[1] ),
        .Q(\tCh_reg_347_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tCh_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmpEncodedValue_fu_88_reg_n_12_[2] ),
        .Q(\tCh_reg_347_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tCh_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmpEncodedValue_fu_88_reg_n_12_[3] ),
        .Q(\tCh_reg_347_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tCh_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmpEncodedValue_fu_88_reg_n_12_[4] ),
        .Q(\tCh_reg_347_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tCh_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmpEncodedValue_fu_88_reg_n_12_[5] ),
        .Q(\tCh_reg_347_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tCh_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmpEncodedValue_fu_88_reg_n_12_[6] ),
        .Q(\tCh_reg_347_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tCh_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmpEncodedValue_fu_88_reg_n_12_[7] ),
        .Q(\tCh_reg_347_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \tLen_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tLen_fu_193_p3[0]),
        .Q(tLen_reg_352[0]),
        .R(1'b0));
  FDRE \tLen_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tLen_fu_193_p3[1]),
        .Q(tLen_reg_352[1]),
        .R(1'b0));
  FDRE \tLen_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tLen_fu_193_p3[2]),
        .Q(tLen_reg_352[2]),
        .R(1'b0));
  FDRE \tLen_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tLen_fu_193_p3[3]),
        .Q(tLen_reg_352[3]),
        .R(1'b0));
  FDRE \tLen_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tLen_fu_193_p3[4]),
        .Q(tLen_reg_352[4]),
        .R(1'b0));
  FDRE \tLen_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tLen_fu_193_p3[5]),
        .Q(tLen_reg_352[5]),
        .R(1'b0));
  FDRE \tLen_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tLen_fu_193_p3[6]),
        .Q(tLen_reg_352[6]),
        .R(1'b0));
  FDRE \tLen_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tLen_fu_193_p3[7]),
        .Q(tLen_reg_352[7]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[0]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[16]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[10]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[26]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[11]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[27]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[12]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[28]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[13]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[29]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[14]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[30]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[15]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[31]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[1]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[17]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[2]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[18]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[3]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[19]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[4]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[20]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[5]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[21]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[6]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[22]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[7]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[23]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[8]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[24]),
        .R(1'b0));
  FDRE \tOffset_reg_357_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[9]),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_lenOffset_Stream_din[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\tmpEncodedValue_fu_88_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(tLen_fu_193_p3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(tLen_fu_193_p3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(tLen_fu_193_p3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[13] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(tLen_fu_193_p3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[14] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(tLen_fu_193_p3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[15] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(tLen_fu_193_p3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[16] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[17] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[18] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[19] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\tmpEncodedValue_fu_88_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[20] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[21] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[22] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[23] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[24] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[25] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[26] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[27] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[28] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[29] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\tmpEncodedValue_fu_88_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[30] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[31] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\tmpEncodedValue_fu_88_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\tmpEncodedValue_fu_88_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\tmpEncodedValue_fu_88_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\tmpEncodedValue_fu_88_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\tmpEncodedValue_fu_88_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(tLen_fu_193_p3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmpEncodedValue_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(tmpEncodedValue_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(tLen_fu_193_p3[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4CompressPart1_4096_1_s
   (E,
    max_lit_limit,
    start_once_reg,
    Q,
    \ap_CS_fsm_reg[3]_0 ,
    empty_n_reg,
    in,
    lz4CompressPart1_4096_1_U0_ap_done,
    max_lit_limit_ap_vld,
    \ap_CS_fsm_reg[2]_0 ,
    p_9_in,
    p_6_in,
    addr110_out,
    p_8_in,
    full_n_reg,
    full_n_reg_0,
    push_0,
    p_9_in_1,
    push_2,
    \ap_CS_fsm_reg[3]_1 ,
    start_once_reg_reg_0,
    full_n_reg_1,
    O,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    \mOutPtr_reg[12] ,
    full_n_reg_2,
    \num_data_cnt_reg[7] ,
    \num_data_cnt_reg[11] ,
    \num_data_cnt_reg[12] ,
    \tCh_reg_347_reg[7] ,
    ap_clk,
    icmp_ln51_fu_153_p2,
    ap_rst,
    ap_done_reg_reg_0,
    boosterStream_empty_n,
    lit_outStream_full_n,
    lenOffset_Stream_full_n,
    D,
    \SRL_SIG_reg[1][0] ,
    input_size_c_empty_n,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    lz4Compress_4096_1_U0_ap_start,
    start_for_lz4CompressPart2_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    push,
    \num_data_cnt_reg[11]_0 ,
    pop,
    \num_data_cnt_reg[12]_0 ,
    lz4CompressPart2_U0_lenOffset_Stream_read,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[7] ,
    S,
    \mOutPtr_reg[12]_0 ,
    \num_data_cnt_reg[12]_1 ,
    \input_size_4_reg_226_reg[31]_0 );
  output [0:0]E;
  output [0:0]max_lit_limit;
  output start_once_reg;
  output [0:0]Q;
  output \ap_CS_fsm_reg[3]_0 ;
  output empty_n_reg;
  output [40:0]in;
  output lz4CompressPart1_4096_1_U0_ap_done;
  output max_lit_limit_ap_vld;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output p_9_in;
  output p_6_in;
  output addr110_out;
  output p_8_in;
  output full_n_reg;
  output full_n_reg_0;
  output push_0;
  output p_9_in_1;
  output push_2;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output start_once_reg_reg_0;
  output [0:0]full_n_reg_1;
  output [3:0]O;
  output [3:0]ap_enable_reg_pp0_iter2_reg;
  output [3:0]ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]\mOutPtr_reg[12] ;
  output [3:0]full_n_reg_2;
  output [3:0]\num_data_cnt_reg[7] ;
  output [3:0]\num_data_cnt_reg[11] ;
  output [0:0]\num_data_cnt_reg[12] ;
  output [7:0]\tCh_reg_347_reg[7] ;
  input ap_clk;
  input icmp_ln51_fu_153_p2;
  input ap_rst;
  input ap_done_reg_reg_0;
  input boosterStream_empty_n;
  input lit_outStream_full_n;
  input lenOffset_Stream_full_n;
  input [31:0]D;
  input \SRL_SIG_reg[1][0] ;
  input input_size_c_empty_n;
  input \ap_CS_fsm_reg[3]_2 ;
  input \ap_CS_fsm_reg[3]_3 ;
  input lz4Compress_4096_1_U0_ap_start;
  input start_for_lz4CompressPart2_U0_full_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input push;
  input [11:0]\num_data_cnt_reg[11]_0 ;
  input pop;
  input \num_data_cnt_reg[12]_0 ;
  input lz4CompressPart2_U0_lenOffset_Stream_read;
  input [3:0]\mOutPtr_reg[3] ;
  input [3:0]\mOutPtr_reg[7] ;
  input [3:0]S;
  input [0:0]\mOutPtr_reg[12]_0 ;
  input [0:0]\num_data_cnt_reg[12]_1 ;
  input [31:0]\input_size_4_reg_226_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[1][0] ;
  wire addr110_out;
  wire \ap_CS_fsm[3]_i_3_n_12 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [3:0]ap_enable_reg_pp0_iter2_reg;
  wire [3:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst;
  wire boosterStream_empty_n;
  wire [31:0]boosterStream_read_reg_236;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [3:0]full_n_reg_2;
  wire grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg;
  wire grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_n_59;
  wire grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_n_60;
  wire icmp_ln51_fu_153_p2;
  wire \icmp_ln51_reg_232_reg_n_12_[0] ;
  wire [40:0]in;
  wire [31:0]input_size_4_reg_226;
  wire [31:0]\input_size_4_reg_226_reg[31]_0 ;
  wire input_size_c_empty_n;
  wire lenOffset_Stream_full_n;
  wire lit_outStream_full_n;
  wire lz4CompressPart1_4096_1_U0_ap_done;
  wire lz4CompressPart2_U0_lenOffset_Stream_read;
  wire lz4Compress_4096_1_U0_ap_start;
  wire [0:0]\mOutPtr_reg[12] ;
  wire [0:0]\mOutPtr_reg[12]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [3:0]\mOutPtr_reg[7] ;
  wire [0:0]max_lit_limit;
  wire max_lit_limit_ap_vld;
  wire [0:0]max_lit_limit_preg;
  wire [3:0]\num_data_cnt_reg[11] ;
  wire [11:0]\num_data_cnt_reg[11]_0 ;
  wire [0:0]\num_data_cnt_reg[12] ;
  wire \num_data_cnt_reg[12]_0 ;
  wire [0:0]\num_data_cnt_reg[12]_1 ;
  wire [3:0]\num_data_cnt_reg[7] ;
  wire p_6_in;
  wire p_8_in;
  wire p_9_in;
  wire p_9_in_1;
  wire pop;
  wire push;
  wire push_0;
  wire push_2;
  wire start_for_lz4CompressPart2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [31:0]sub_fu_159_p2;
  wire [31:0]sub_reg_241;
  wire \sub_reg_241[12]_i_2_n_12 ;
  wire \sub_reg_241[12]_i_3_n_12 ;
  wire \sub_reg_241[12]_i_4_n_12 ;
  wire \sub_reg_241[12]_i_5_n_12 ;
  wire \sub_reg_241[16]_i_2_n_12 ;
  wire \sub_reg_241[16]_i_3_n_12 ;
  wire \sub_reg_241[16]_i_4_n_12 ;
  wire \sub_reg_241[16]_i_5_n_12 ;
  wire \sub_reg_241[20]_i_2_n_12 ;
  wire \sub_reg_241[20]_i_3_n_12 ;
  wire \sub_reg_241[20]_i_4_n_12 ;
  wire \sub_reg_241[20]_i_5_n_12 ;
  wire \sub_reg_241[24]_i_2_n_12 ;
  wire \sub_reg_241[24]_i_3_n_12 ;
  wire \sub_reg_241[24]_i_4_n_12 ;
  wire \sub_reg_241[24]_i_5_n_12 ;
  wire \sub_reg_241[28]_i_2_n_12 ;
  wire \sub_reg_241[28]_i_3_n_12 ;
  wire \sub_reg_241[28]_i_4_n_12 ;
  wire \sub_reg_241[28]_i_5_n_12 ;
  wire \sub_reg_241[31]_i_2_n_12 ;
  wire \sub_reg_241[31]_i_3_n_12 ;
  wire \sub_reg_241[31]_i_4_n_12 ;
  wire \sub_reg_241[4]_i_2_n_12 ;
  wire \sub_reg_241[4]_i_3_n_12 ;
  wire \sub_reg_241[4]_i_4_n_12 ;
  wire \sub_reg_241[4]_i_5_n_12 ;
  wire \sub_reg_241[8]_i_2_n_12 ;
  wire \sub_reg_241[8]_i_3_n_12 ;
  wire \sub_reg_241[8]_i_4_n_12 ;
  wire \sub_reg_241[8]_i_5_n_12 ;
  wire \sub_reg_241_reg[12]_i_1_n_12 ;
  wire \sub_reg_241_reg[12]_i_1_n_13 ;
  wire \sub_reg_241_reg[12]_i_1_n_14 ;
  wire \sub_reg_241_reg[12]_i_1_n_15 ;
  wire \sub_reg_241_reg[16]_i_1_n_12 ;
  wire \sub_reg_241_reg[16]_i_1_n_13 ;
  wire \sub_reg_241_reg[16]_i_1_n_14 ;
  wire \sub_reg_241_reg[16]_i_1_n_15 ;
  wire \sub_reg_241_reg[20]_i_1_n_12 ;
  wire \sub_reg_241_reg[20]_i_1_n_13 ;
  wire \sub_reg_241_reg[20]_i_1_n_14 ;
  wire \sub_reg_241_reg[20]_i_1_n_15 ;
  wire \sub_reg_241_reg[24]_i_1_n_12 ;
  wire \sub_reg_241_reg[24]_i_1_n_13 ;
  wire \sub_reg_241_reg[24]_i_1_n_14 ;
  wire \sub_reg_241_reg[24]_i_1_n_15 ;
  wire \sub_reg_241_reg[28]_i_1_n_12 ;
  wire \sub_reg_241_reg[28]_i_1_n_13 ;
  wire \sub_reg_241_reg[28]_i_1_n_14 ;
  wire \sub_reg_241_reg[28]_i_1_n_15 ;
  wire \sub_reg_241_reg[31]_i_1_n_14 ;
  wire \sub_reg_241_reg[31]_i_1_n_15 ;
  wire \sub_reg_241_reg[4]_i_1_n_12 ;
  wire \sub_reg_241_reg[4]_i_1_n_13 ;
  wire \sub_reg_241_reg[4]_i_1_n_14 ;
  wire \sub_reg_241_reg[4]_i_1_n_15 ;
  wire \sub_reg_241_reg[8]_i_1_n_12 ;
  wire \sub_reg_241_reg[8]_i_1_n_13 ;
  wire \sub_reg_241_reg[8]_i_1_n_14 ;
  wire \sub_reg_241_reg[8]_i_1_n_15 ;
  wire [7:0]\tCh_reg_347_reg[7] ;
  wire [3:2]\NLW_sub_reg_241_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_241_reg[31]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(E),
        .I1(\SRL_SIG_reg[1][0] ),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(boosterStream_empty_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(Q),
        .I3(input_size_c_empty_n),
        .I4(ap_done_reg),
        .I5(\ap_CS_fsm_reg[3]_2 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(Q),
        .I2(input_size_c_empty_n),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg[3]_2 ),
        .I5(\ap_CS_fsm_reg[3]_3 ),
        .O(\ap_CS_fsm[3]_i_3_n_12 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(boosterStream_read_reg_236[0]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(boosterStream_read_reg_236[10]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(boosterStream_read_reg_236[11]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(boosterStream_read_reg_236[12]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(boosterStream_read_reg_236[13]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(boosterStream_read_reg_236[14]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(boosterStream_read_reg_236[15]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(boosterStream_read_reg_236[16]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(boosterStream_read_reg_236[17]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(boosterStream_read_reg_236[18]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(boosterStream_read_reg_236[19]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(boosterStream_read_reg_236[1]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(boosterStream_read_reg_236[20]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(boosterStream_read_reg_236[21]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(boosterStream_read_reg_236[22]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(boosterStream_read_reg_236[23]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(boosterStream_read_reg_236[24]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(boosterStream_read_reg_236[25]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(boosterStream_read_reg_236[26]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(boosterStream_read_reg_236[27]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(boosterStream_read_reg_236[28]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(boosterStream_read_reg_236[29]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(boosterStream_read_reg_236[2]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(boosterStream_read_reg_236[30]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(boosterStream_read_reg_236[31]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(boosterStream_read_reg_236[3]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(boosterStream_read_reg_236[4]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(boosterStream_read_reg_236[5]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(boosterStream_read_reg_236[6]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(boosterStream_read_reg_236[7]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(boosterStream_read_reg_236[8]),
        .R(1'b0));
  FDRE \boosterStream_read_reg_236_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(boosterStream_read_reg_236[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    empty_n_i_2
       (.I0(start_once_reg),
        .I1(lz4Compress_4096_1_U0_ap_start),
        .I2(start_for_lz4CompressPart2_U0_full_n),
        .O(start_once_reg_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4CompressPart1_4096_1_Pipeline_lz4_divide grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138
       (.D({ap_NS_fsm[3:2],ap_NS_fsm[0]}),
        .DI(p_8_in),
        .E(E),
        .O(O),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .S(S),
        .addr110_out(addr110_out),
        .\addr_reg[2] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1] (grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_n_60),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm[3]_i_3_n_12 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_1(ap_enable_reg_pp0_iter2_reg_0),
        .ap_rst(ap_rst),
        .boosterStream_empty_n(boosterStream_empty_n),
        .empty_n_reg(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_n_59),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_2),
        .grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .icmp_ln59_fu_174_p2_carry__2_0(input_size_4_reg_226),
        .icmp_ln62_fu_179_p2_carry__2_0(sub_reg_241),
        .in(in),
        .lenOffset_Stream_full_n(lenOffset_Stream_full_n),
        .lit_outStream_full_n(lit_outStream_full_n),
        .lz4CompressPart1_4096_1_U0_ap_done(lz4CompressPart1_4096_1_U0_ap_done),
        .lz4CompressPart2_U0_lenOffset_Stream_read(lz4CompressPart2_U0_lenOffset_Stream_read),
        .lz4Compress_4096_1_U0_ap_start(lz4Compress_4096_1_U0_ap_start),
        .\mOutPtr_reg[12] (\mOutPtr_reg[12] ),
        .\mOutPtr_reg[12]_0 (\mOutPtr_reg[12]_0 ),
        .\mOutPtr_reg[3] (\mOutPtr_reg[3] ),
        .\mOutPtr_reg[7] (\mOutPtr_reg[7] ),
        .max_lit_limit(max_lit_limit),
        .max_lit_limit_ap_vld(max_lit_limit_ap_vld),
        .max_lit_limit_ap_vld_0(\icmp_ln51_reg_232_reg_n_12_[0] ),
        .max_lit_limit_preg(max_lit_limit_preg),
        .\num_data_cnt_reg[11] (\num_data_cnt_reg[11] ),
        .\num_data_cnt_reg[11]_0 (\num_data_cnt_reg[11]_0 ),
        .\num_data_cnt_reg[12] (\num_data_cnt_reg[12] ),
        .\num_data_cnt_reg[12]_0 (\num_data_cnt_reg[12]_0 ),
        .\num_data_cnt_reg[12]_1 (\num_data_cnt_reg[12]_1 ),
        .\num_data_cnt_reg[7] (\num_data_cnt_reg[7] ),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .p_9_in_1(p_9_in_1),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .push_2(push_2),
        .start_for_lz4CompressPart2_U0_full_n(start_for_lz4CompressPart2_U0_full_n),
        .start_once_reg(start_once_reg),
        .\tCh_reg_347_reg[7]_0 (\tCh_reg_347_reg[7] ),
        .\tmpEncodedValue_fu_88_reg[31]_0 (D),
        .\tmpEncodedValue_fu_88_reg[31]_1 (boosterStream_read_reg_236));
  FDRE #(
    .INIT(1'b0)) 
    grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_n_60),
        .Q(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_ap_start_reg),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln51_reg_232[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_3_n_12 ),
        .I1(empty_n_reg),
        .O(E));
  FDRE \icmp_ln51_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln51_fu_153_p2),
        .Q(\icmp_ln51_reg_232_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [0]),
        .Q(input_size_4_reg_226[0]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [10]),
        .Q(input_size_4_reg_226[10]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [11]),
        .Q(input_size_4_reg_226[11]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [12]),
        .Q(input_size_4_reg_226[12]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [13]),
        .Q(input_size_4_reg_226[13]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [14]),
        .Q(input_size_4_reg_226[14]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [15]),
        .Q(input_size_4_reg_226[15]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [16]),
        .Q(input_size_4_reg_226[16]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [17]),
        .Q(input_size_4_reg_226[17]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [18]),
        .Q(input_size_4_reg_226[18]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [19]),
        .Q(input_size_4_reg_226[19]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [1]),
        .Q(input_size_4_reg_226[1]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [20]),
        .Q(input_size_4_reg_226[20]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [21]),
        .Q(input_size_4_reg_226[21]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [22]),
        .Q(input_size_4_reg_226[22]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [23]),
        .Q(input_size_4_reg_226[23]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [24]),
        .Q(input_size_4_reg_226[24]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [25]),
        .Q(input_size_4_reg_226[25]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [26]),
        .Q(input_size_4_reg_226[26]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [27]),
        .Q(input_size_4_reg_226[27]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [28]),
        .Q(input_size_4_reg_226[28]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [29]),
        .Q(input_size_4_reg_226[29]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [2]),
        .Q(input_size_4_reg_226[2]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [30]),
        .Q(input_size_4_reg_226[30]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [31]),
        .Q(input_size_4_reg_226[31]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [3]),
        .Q(input_size_4_reg_226[3]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [4]),
        .Q(input_size_4_reg_226[4]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [5]),
        .Q(input_size_4_reg_226[5]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [6]),
        .Q(input_size_4_reg_226[6]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [7]),
        .Q(input_size_4_reg_226[7]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [8]),
        .Q(input_size_4_reg_226[8]),
        .R(1'b0));
  FDRE \input_size_4_reg_226_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\input_size_4_reg_226_reg[31]_0 [9]),
        .Q(input_size_4_reg_226[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_lit_limit_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(max_lit_limit),
        .Q(max_lit_limit_preg),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138_n_59),
        .Q(start_once_reg),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[0]_i_1 
       (.I0(input_size_4_reg_226[0]),
        .O(sub_fu_159_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[12]_i_2 
       (.I0(input_size_4_reg_226[12]),
        .O(\sub_reg_241[12]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[12]_i_3 
       (.I0(input_size_4_reg_226[11]),
        .O(\sub_reg_241[12]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[12]_i_4 
       (.I0(input_size_4_reg_226[10]),
        .O(\sub_reg_241[12]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[12]_i_5 
       (.I0(input_size_4_reg_226[9]),
        .O(\sub_reg_241[12]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[16]_i_2 
       (.I0(input_size_4_reg_226[16]),
        .O(\sub_reg_241[16]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[16]_i_3 
       (.I0(input_size_4_reg_226[15]),
        .O(\sub_reg_241[16]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[16]_i_4 
       (.I0(input_size_4_reg_226[14]),
        .O(\sub_reg_241[16]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[16]_i_5 
       (.I0(input_size_4_reg_226[13]),
        .O(\sub_reg_241[16]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[20]_i_2 
       (.I0(input_size_4_reg_226[20]),
        .O(\sub_reg_241[20]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[20]_i_3 
       (.I0(input_size_4_reg_226[19]),
        .O(\sub_reg_241[20]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[20]_i_4 
       (.I0(input_size_4_reg_226[18]),
        .O(\sub_reg_241[20]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[20]_i_5 
       (.I0(input_size_4_reg_226[17]),
        .O(\sub_reg_241[20]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[24]_i_2 
       (.I0(input_size_4_reg_226[24]),
        .O(\sub_reg_241[24]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[24]_i_3 
       (.I0(input_size_4_reg_226[23]),
        .O(\sub_reg_241[24]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[24]_i_4 
       (.I0(input_size_4_reg_226[22]),
        .O(\sub_reg_241[24]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[24]_i_5 
       (.I0(input_size_4_reg_226[21]),
        .O(\sub_reg_241[24]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[28]_i_2 
       (.I0(input_size_4_reg_226[28]),
        .O(\sub_reg_241[28]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[28]_i_3 
       (.I0(input_size_4_reg_226[27]),
        .O(\sub_reg_241[28]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[28]_i_4 
       (.I0(input_size_4_reg_226[26]),
        .O(\sub_reg_241[28]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[28]_i_5 
       (.I0(input_size_4_reg_226[25]),
        .O(\sub_reg_241[28]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[31]_i_2 
       (.I0(input_size_4_reg_226[31]),
        .O(\sub_reg_241[31]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[31]_i_3 
       (.I0(input_size_4_reg_226[30]),
        .O(\sub_reg_241[31]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[31]_i_4 
       (.I0(input_size_4_reg_226[29]),
        .O(\sub_reg_241[31]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[4]_i_2 
       (.I0(input_size_4_reg_226[4]),
        .O(\sub_reg_241[4]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[4]_i_3 
       (.I0(input_size_4_reg_226[3]),
        .O(\sub_reg_241[4]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[4]_i_4 
       (.I0(input_size_4_reg_226[2]),
        .O(\sub_reg_241[4]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[4]_i_5 
       (.I0(input_size_4_reg_226[1]),
        .O(\sub_reg_241[4]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[8]_i_2 
       (.I0(input_size_4_reg_226[8]),
        .O(\sub_reg_241[8]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[8]_i_3 
       (.I0(input_size_4_reg_226[7]),
        .O(\sub_reg_241[8]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[8]_i_4 
       (.I0(input_size_4_reg_226[6]),
        .O(\sub_reg_241[8]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_241[8]_i_5 
       (.I0(input_size_4_reg_226[5]),
        .O(\sub_reg_241[8]_i_5_n_12 ));
  FDRE \sub_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[0]),
        .Q(sub_reg_241[0]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[10]),
        .Q(sub_reg_241[10]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[11]),
        .Q(sub_reg_241[11]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[12]),
        .Q(sub_reg_241[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_241_reg[12]_i_1 
       (.CI(\sub_reg_241_reg[8]_i_1_n_12 ),
        .CO({\sub_reg_241_reg[12]_i_1_n_12 ,\sub_reg_241_reg[12]_i_1_n_13 ,\sub_reg_241_reg[12]_i_1_n_14 ,\sub_reg_241_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_4_reg_226[12:9]),
        .O(sub_fu_159_p2[12:9]),
        .S({\sub_reg_241[12]_i_2_n_12 ,\sub_reg_241[12]_i_3_n_12 ,\sub_reg_241[12]_i_4_n_12 ,\sub_reg_241[12]_i_5_n_12 }));
  FDRE \sub_reg_241_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[13]),
        .Q(sub_reg_241[13]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[14]),
        .Q(sub_reg_241[14]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[15]),
        .Q(sub_reg_241[15]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[16]),
        .Q(sub_reg_241[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_241_reg[16]_i_1 
       (.CI(\sub_reg_241_reg[12]_i_1_n_12 ),
        .CO({\sub_reg_241_reg[16]_i_1_n_12 ,\sub_reg_241_reg[16]_i_1_n_13 ,\sub_reg_241_reg[16]_i_1_n_14 ,\sub_reg_241_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_4_reg_226[16:13]),
        .O(sub_fu_159_p2[16:13]),
        .S({\sub_reg_241[16]_i_2_n_12 ,\sub_reg_241[16]_i_3_n_12 ,\sub_reg_241[16]_i_4_n_12 ,\sub_reg_241[16]_i_5_n_12 }));
  FDRE \sub_reg_241_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[17]),
        .Q(sub_reg_241[17]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[18]),
        .Q(sub_reg_241[18]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[19]),
        .Q(sub_reg_241[19]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[1]),
        .Q(sub_reg_241[1]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[20]),
        .Q(sub_reg_241[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_241_reg[20]_i_1 
       (.CI(\sub_reg_241_reg[16]_i_1_n_12 ),
        .CO({\sub_reg_241_reg[20]_i_1_n_12 ,\sub_reg_241_reg[20]_i_1_n_13 ,\sub_reg_241_reg[20]_i_1_n_14 ,\sub_reg_241_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_4_reg_226[20:17]),
        .O(sub_fu_159_p2[20:17]),
        .S({\sub_reg_241[20]_i_2_n_12 ,\sub_reg_241[20]_i_3_n_12 ,\sub_reg_241[20]_i_4_n_12 ,\sub_reg_241[20]_i_5_n_12 }));
  FDRE \sub_reg_241_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[21]),
        .Q(sub_reg_241[21]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[22]),
        .Q(sub_reg_241[22]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[23]),
        .Q(sub_reg_241[23]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[24]),
        .Q(sub_reg_241[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_241_reg[24]_i_1 
       (.CI(\sub_reg_241_reg[20]_i_1_n_12 ),
        .CO({\sub_reg_241_reg[24]_i_1_n_12 ,\sub_reg_241_reg[24]_i_1_n_13 ,\sub_reg_241_reg[24]_i_1_n_14 ,\sub_reg_241_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_4_reg_226[24:21]),
        .O(sub_fu_159_p2[24:21]),
        .S({\sub_reg_241[24]_i_2_n_12 ,\sub_reg_241[24]_i_3_n_12 ,\sub_reg_241[24]_i_4_n_12 ,\sub_reg_241[24]_i_5_n_12 }));
  FDRE \sub_reg_241_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[25]),
        .Q(sub_reg_241[25]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[26]),
        .Q(sub_reg_241[26]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[27]),
        .Q(sub_reg_241[27]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[28]),
        .Q(sub_reg_241[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_241_reg[28]_i_1 
       (.CI(\sub_reg_241_reg[24]_i_1_n_12 ),
        .CO({\sub_reg_241_reg[28]_i_1_n_12 ,\sub_reg_241_reg[28]_i_1_n_13 ,\sub_reg_241_reg[28]_i_1_n_14 ,\sub_reg_241_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_4_reg_226[28:25]),
        .O(sub_fu_159_p2[28:25]),
        .S({\sub_reg_241[28]_i_2_n_12 ,\sub_reg_241[28]_i_3_n_12 ,\sub_reg_241[28]_i_4_n_12 ,\sub_reg_241[28]_i_5_n_12 }));
  FDRE \sub_reg_241_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[29]),
        .Q(sub_reg_241[29]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[2]),
        .Q(sub_reg_241[2]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[30]),
        .Q(sub_reg_241[30]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[31]),
        .Q(sub_reg_241[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_241_reg[31]_i_1 
       (.CI(\sub_reg_241_reg[28]_i_1_n_12 ),
        .CO({\NLW_sub_reg_241_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_reg_241_reg[31]_i_1_n_14 ,\sub_reg_241_reg[31]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_size_4_reg_226[30:29]}),
        .O({\NLW_sub_reg_241_reg[31]_i_1_O_UNCONNECTED [3],sub_fu_159_p2[31:29]}),
        .S({1'b0,\sub_reg_241[31]_i_2_n_12 ,\sub_reg_241[31]_i_3_n_12 ,\sub_reg_241[31]_i_4_n_12 }));
  FDRE \sub_reg_241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[3]),
        .Q(sub_reg_241[3]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[4]),
        .Q(sub_reg_241[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_241_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_241_reg[4]_i_1_n_12 ,\sub_reg_241_reg[4]_i_1_n_13 ,\sub_reg_241_reg[4]_i_1_n_14 ,\sub_reg_241_reg[4]_i_1_n_15 }),
        .CYINIT(input_size_4_reg_226[0]),
        .DI(input_size_4_reg_226[4:1]),
        .O(sub_fu_159_p2[4:1]),
        .S({\sub_reg_241[4]_i_2_n_12 ,\sub_reg_241[4]_i_3_n_12 ,\sub_reg_241[4]_i_4_n_12 ,\sub_reg_241[4]_i_5_n_12 }));
  FDRE \sub_reg_241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[5]),
        .Q(sub_reg_241[5]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[6]),
        .Q(sub_reg_241[6]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[7]),
        .Q(sub_reg_241[7]),
        .R(1'b0));
  FDRE \sub_reg_241_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[8]),
        .Q(sub_reg_241[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_241_reg[8]_i_1 
       (.CI(\sub_reg_241_reg[4]_i_1_n_12 ),
        .CO({\sub_reg_241_reg[8]_i_1_n_12 ,\sub_reg_241_reg[8]_i_1_n_13 ,\sub_reg_241_reg[8]_i_1_n_14 ,\sub_reg_241_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_4_reg_226[8:5]),
        .O(sub_fu_159_p2[8:5]),
        .S({\sub_reg_241[8]_i_2_n_12 ,\sub_reg_241[8]_i_3_n_12 ,\sub_reg_241[8]_i_4_n_12 ,\sub_reg_241[8]_i_5_n_12 }));
  FDRE \sub_reg_241_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_159_p2[9]),
        .Q(sub_reg_241[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4CompressPart2
   (ap_done_reg_reg_0,
    \ap_CS_fsm_reg[3]_0 ,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    ap_done,
    E,
    lz4Out_write,
    lz4Out_eos_write,
    D,
    lz4Out_din,
    \compressedSize_fu_148_reg[31] ,
    ap_clk,
    ap_rst,
    lz4CompressPart1_4096_1_U0_ap_done,
    input_size_c_empty_n_0,
    lz4CompressPart2_U0_ap_start,
    out,
    lz4Out_eos_full_n,
    lz4OutSize_full_n,
    lz4Out_full_n,
    mem_reg,
    lit_outStream_empty_n,
    lenOffset_Stream_empty_n,
    \input_size_3_reg_151_reg[31]_0 );
  output ap_done_reg_reg_0;
  output \ap_CS_fsm_reg[3]_0 ;
  output [1:0]Q;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_done;
  output [0:0]E;
  output lz4Out_write;
  output lz4Out_eos_write;
  output [0:0]D;
  output [7:0]lz4Out_din;
  output [31:0]\compressedSize_fu_148_reg[31] ;
  input ap_clk;
  input ap_rst;
  input lz4CompressPart1_4096_1_U0_ap_done;
  input input_size_c_empty_n_0;
  input lz4CompressPart2_U0_ap_start;
  input [41:0]out;
  input lz4Out_eos_full_n;
  input lz4OutSize_full_n;
  input lz4Out_full_n;
  input [7:0]mem_reg;
  input lit_outStream_empty_n;
  input lenOffset_Stream_empty_n;
  input [31:0]\input_size_3_reg_151_reg[31]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_12_[1] ;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_12;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst;
  wire [31:0]\compressedSize_fu_148_reg[31] ;
  wire grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg;
  wire grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_n_12;
  wire [31:0]input_size_3_reg_151;
  wire [31:0]\input_size_3_reg_151_reg[31]_0 ;
  wire input_size_c_empty_n_0;
  wire lenOffset_Stream_empty_n;
  wire lit_outStream_empty_n;
  wire lz4CompressPart1_4096_1_U0_ap_done;
  wire lz4CompressPart2_U0_ap_start;
  wire lz4OutSize_full_n;
  wire [7:0]lz4Out_din;
  wire lz4Out_eos_full_n;
  wire lz4Out_eos_write;
  wire lz4Out_full_n;
  wire lz4Out_write;
  wire [7:0]mem_reg;
  wire [41:0]out;

  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(lz4Out_full_n),
        .I1(lz4OutSize_full_n),
        .I2(lz4Out_eos_full_n),
        .I3(Q[1]),
        .I4(D),
        .I5(Q[0]),
        .O(ap_NS_fsm__0[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(Q[0]),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_12_[1] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(Q[1]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    ap_done_INST_0
       (.I0(lz4CompressPart1_4096_1_U0_ap_done),
        .I1(Q[1]),
        .I2(lz4Out_eos_full_n),
        .I3(lz4OutSize_full_n),
        .I4(lz4Out_full_n),
        .I5(ap_done_reg),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ap_done_reg_i_1
       (.I0(lz4CompressPart1_4096_1_U0_ap_done),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(ap_done_reg),
        .I3(ap_rst),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ap_done_reg_i_1__0
       (.I0(lz4CompressPart1_4096_1_U0_ap_done),
        .I1(ap_rst),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_12),
        .Q(ap_done_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91
       (.D(ap_NS_fsm__0[3:2]),
        .E(E),
        .Q({Q[1],ap_CS_fsm_state3,\ap_CS_fsm_reg_n_12_[1] ,Q[0]}),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst(ap_rst),
        .\compressedSize_fu_148_reg[31]_0 (\compressedSize_fu_148_reg[31] ),
        .empty_n_reg(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_n_12),
        .grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .\inIdx_fu_116_reg[31]_0 (input_size_3_reg_151),
        .input_size_c_empty_n_0(input_size_c_empty_n_0),
        .lenOffset_Stream_empty_n(lenOffset_Stream_empty_n),
        .lit_outStream_empty_n(lit_outStream_empty_n),
        .lz4CompressPart2_U0_ap_start(lz4CompressPart2_U0_ap_start),
        .lz4OutSize_full_n(lz4OutSize_full_n),
        .lz4Out_din(lz4Out_din),
        .lz4Out_eos_full_n(lz4Out_eos_full_n),
        .lz4Out_eos_write(lz4Out_eos_write),
        .lz4Out_full_n(lz4Out_full_n),
        .lz4Out_write(lz4Out_write),
        .mem_reg(mem_reg),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_n_12),
        .Q(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h4000)) 
    \input_size_3_reg_151[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(lz4CompressPart2_U0_ap_start),
        .I3(input_size_c_empty_n_0),
        .O(D));
  FDRE \input_size_3_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [0]),
        .Q(input_size_3_reg_151[0]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [10]),
        .Q(input_size_3_reg_151[10]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [11]),
        .Q(input_size_3_reg_151[11]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [12]),
        .Q(input_size_3_reg_151[12]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [13]),
        .Q(input_size_3_reg_151[13]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[14] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [14]),
        .Q(input_size_3_reg_151[14]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[15] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [15]),
        .Q(input_size_3_reg_151[15]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[16] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [16]),
        .Q(input_size_3_reg_151[16]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[17] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [17]),
        .Q(input_size_3_reg_151[17]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[18] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [18]),
        .Q(input_size_3_reg_151[18]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[19] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [19]),
        .Q(input_size_3_reg_151[19]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [1]),
        .Q(input_size_3_reg_151[1]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[20] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [20]),
        .Q(input_size_3_reg_151[20]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[21] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [21]),
        .Q(input_size_3_reg_151[21]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[22] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [22]),
        .Q(input_size_3_reg_151[22]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[23] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [23]),
        .Q(input_size_3_reg_151[23]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[24] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [24]),
        .Q(input_size_3_reg_151[24]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[25] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [25]),
        .Q(input_size_3_reg_151[25]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[26] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [26]),
        .Q(input_size_3_reg_151[26]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[27] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [27]),
        .Q(input_size_3_reg_151[27]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[28] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [28]),
        .Q(input_size_3_reg_151[28]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[29] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [29]),
        .Q(input_size_3_reg_151[29]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [2]),
        .Q(input_size_3_reg_151[2]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[30] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [30]),
        .Q(input_size_3_reg_151[30]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[31] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [31]),
        .Q(input_size_3_reg_151[31]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [3]),
        .Q(input_size_3_reg_151[3]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [4]),
        .Q(input_size_3_reg_151[4]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [5]),
        .Q(input_size_3_reg_151[5]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [6]),
        .Q(input_size_3_reg_151[6]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [7]),
        .Q(input_size_3_reg_151[7]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [8]),
        .Q(input_size_3_reg_151[8]),
        .R(1'b0));
  FDRE \input_size_3_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(D),
        .D(\input_size_3_reg_151_reg[31]_0 [9]),
        .Q(input_size_3_reg_151[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    lz4OutSize_write_INST_0
       (.I0(Q[1]),
        .I1(lz4Out_eos_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_full_n),
        .O(\ap_CS_fsm_reg[3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress
   (empty_n_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    D,
    E,
    lz4Out_write,
    lz4Out_eos_write,
    lz4Out_din,
    \compressedSize_fu_148_reg[31]_0 ,
    ap_clk,
    ap_rst,
    grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg,
    input_size_c_empty_n_0,
    lz4CompressPart2_U0_ap_start,
    Q,
    ap_done_reg,
    out,
    \ap_CS_fsm_reg[3] ,
    mem_reg,
    lit_outStream_empty_n,
    lenOffset_Stream_empty_n,
    \inIdx_fu_116_reg[31]_0 ,
    lz4Out_full_n,
    lz4Out_eos_full_n,
    lz4OutSize_full_n);
  output empty_n_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output [0:0]E;
  output lz4Out_write;
  output lz4Out_eos_write;
  output [7:0]lz4Out_din;
  output [31:0]\compressedSize_fu_148_reg[31]_0 ;
  input ap_clk;
  input ap_rst;
  input grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg;
  input input_size_c_empty_n_0;
  input lz4CompressPart2_U0_ap_start;
  input [3:0]Q;
  input ap_done_reg;
  input [41:0]out;
  input \ap_CS_fsm_reg[3] ;
  input [7:0]mem_reg;
  input lit_outStream_empty_n;
  input lenOffset_Stream_empty_n;
  input [31:0]\inIdx_fu_116_reg[31]_0 ;
  input lz4Out_full_n;
  input lz4Out_eos_full_n;
  input lz4OutSize_full_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [9:1]add_ln193_fu_744_p2;
  wire add_ln193_fu_744_p2_carry__0_i_1_n_12;
  wire add_ln193_fu_744_p2_carry__0_i_2_n_12;
  wire add_ln193_fu_744_p2_carry__0_i_3_n_12;
  wire add_ln193_fu_744_p2_carry__0_i_4_n_12;
  wire add_ln193_fu_744_p2_carry__0_i_5_n_12;
  wire add_ln193_fu_744_p2_carry__0_i_6_n_12;
  wire add_ln193_fu_744_p2_carry__0_i_7_n_12;
  wire add_ln193_fu_744_p2_carry__0_i_8_n_12;
  wire add_ln193_fu_744_p2_carry__0_n_12;
  wire add_ln193_fu_744_p2_carry__0_n_13;
  wire add_ln193_fu_744_p2_carry__0_n_14;
  wire add_ln193_fu_744_p2_carry__0_n_15;
  wire add_ln193_fu_744_p2_carry__1_i_1_n_12;
  wire add_ln193_fu_744_p2_carry__1_i_2_n_12;
  wire add_ln193_fu_744_p2_carry__1_n_15;
  wire add_ln193_fu_744_p2_carry__1_n_18;
  wire add_ln193_fu_744_p2_carry_i_1_n_12;
  wire add_ln193_fu_744_p2_carry_i_2_n_12;
  wire add_ln193_fu_744_p2_carry_i_3_n_12;
  wire add_ln193_fu_744_p2_carry_i_4_n_12;
  wire add_ln193_fu_744_p2_carry_i_5_n_12;
  wire add_ln193_fu_744_p2_carry_i_6_n_12;
  wire add_ln193_fu_744_p2_carry_n_12;
  wire add_ln193_fu_744_p2_carry_n_13;
  wire add_ln193_fu_744_p2_carry_n_14;
  wire add_ln193_fu_744_p2_carry_n_15;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone_grp1_done_reg_i_1_n_12;
  wire ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_12;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_12;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_12;
  wire ap_enable_reg_pp0_iter2_reg_n_12;
  wire [7:0]ap_phi_reg_pp0_iter2_outValue_5_reg_232;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_3_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_4_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_3_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_4_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_3_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_4_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_3_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_4_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_3_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_4_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_5_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_3_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_5_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_6_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_4_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_5_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_3_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_4_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_5_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_6_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_7_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_8_n_12 ;
  wire \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ;
  wire ap_rst;
  wire compressedSize_fu_148;
  wire \compressedSize_fu_148[3]_i_2_n_12 ;
  wire \compressedSize_fu_148_reg[11]_i_1_n_12 ;
  wire \compressedSize_fu_148_reg[11]_i_1_n_13 ;
  wire \compressedSize_fu_148_reg[11]_i_1_n_14 ;
  wire \compressedSize_fu_148_reg[11]_i_1_n_15 ;
  wire \compressedSize_fu_148_reg[11]_i_1_n_16 ;
  wire \compressedSize_fu_148_reg[11]_i_1_n_17 ;
  wire \compressedSize_fu_148_reg[11]_i_1_n_18 ;
  wire \compressedSize_fu_148_reg[11]_i_1_n_19 ;
  wire \compressedSize_fu_148_reg[15]_i_1_n_12 ;
  wire \compressedSize_fu_148_reg[15]_i_1_n_13 ;
  wire \compressedSize_fu_148_reg[15]_i_1_n_14 ;
  wire \compressedSize_fu_148_reg[15]_i_1_n_15 ;
  wire \compressedSize_fu_148_reg[15]_i_1_n_16 ;
  wire \compressedSize_fu_148_reg[15]_i_1_n_17 ;
  wire \compressedSize_fu_148_reg[15]_i_1_n_18 ;
  wire \compressedSize_fu_148_reg[15]_i_1_n_19 ;
  wire \compressedSize_fu_148_reg[19]_i_1_n_12 ;
  wire \compressedSize_fu_148_reg[19]_i_1_n_13 ;
  wire \compressedSize_fu_148_reg[19]_i_1_n_14 ;
  wire \compressedSize_fu_148_reg[19]_i_1_n_15 ;
  wire \compressedSize_fu_148_reg[19]_i_1_n_16 ;
  wire \compressedSize_fu_148_reg[19]_i_1_n_17 ;
  wire \compressedSize_fu_148_reg[19]_i_1_n_18 ;
  wire \compressedSize_fu_148_reg[19]_i_1_n_19 ;
  wire \compressedSize_fu_148_reg[23]_i_1_n_12 ;
  wire \compressedSize_fu_148_reg[23]_i_1_n_13 ;
  wire \compressedSize_fu_148_reg[23]_i_1_n_14 ;
  wire \compressedSize_fu_148_reg[23]_i_1_n_15 ;
  wire \compressedSize_fu_148_reg[23]_i_1_n_16 ;
  wire \compressedSize_fu_148_reg[23]_i_1_n_17 ;
  wire \compressedSize_fu_148_reg[23]_i_1_n_18 ;
  wire \compressedSize_fu_148_reg[23]_i_1_n_19 ;
  wire \compressedSize_fu_148_reg[27]_i_1_n_12 ;
  wire \compressedSize_fu_148_reg[27]_i_1_n_13 ;
  wire \compressedSize_fu_148_reg[27]_i_1_n_14 ;
  wire \compressedSize_fu_148_reg[27]_i_1_n_15 ;
  wire \compressedSize_fu_148_reg[27]_i_1_n_16 ;
  wire \compressedSize_fu_148_reg[27]_i_1_n_17 ;
  wire \compressedSize_fu_148_reg[27]_i_1_n_18 ;
  wire \compressedSize_fu_148_reg[27]_i_1_n_19 ;
  wire [31:0]\compressedSize_fu_148_reg[31]_0 ;
  wire \compressedSize_fu_148_reg[31]_i_3_n_13 ;
  wire \compressedSize_fu_148_reg[31]_i_3_n_14 ;
  wire \compressedSize_fu_148_reg[31]_i_3_n_15 ;
  wire \compressedSize_fu_148_reg[31]_i_3_n_16 ;
  wire \compressedSize_fu_148_reg[31]_i_3_n_17 ;
  wire \compressedSize_fu_148_reg[31]_i_3_n_18 ;
  wire \compressedSize_fu_148_reg[31]_i_3_n_19 ;
  wire \compressedSize_fu_148_reg[3]_i_1_n_12 ;
  wire \compressedSize_fu_148_reg[3]_i_1_n_13 ;
  wire \compressedSize_fu_148_reg[3]_i_1_n_14 ;
  wire \compressedSize_fu_148_reg[3]_i_1_n_15 ;
  wire \compressedSize_fu_148_reg[3]_i_1_n_16 ;
  wire \compressedSize_fu_148_reg[3]_i_1_n_17 ;
  wire \compressedSize_fu_148_reg[3]_i_1_n_18 ;
  wire \compressedSize_fu_148_reg[3]_i_1_n_19 ;
  wire \compressedSize_fu_148_reg[7]_i_1_n_12 ;
  wire \compressedSize_fu_148_reg[7]_i_1_n_13 ;
  wire \compressedSize_fu_148_reg[7]_i_1_n_14 ;
  wire \compressedSize_fu_148_reg[7]_i_1_n_15 ;
  wire \compressedSize_fu_148_reg[7]_i_1_n_16 ;
  wire \compressedSize_fu_148_reg[7]_i_1_n_17 ;
  wire \compressedSize_fu_148_reg[7]_i_1_n_18 ;
  wire \compressedSize_fu_148_reg[7]_i_1_n_19 ;
  wire [7:0]data1;
  wire empty_n_reg;
  wire extra_match_len_fu_1204_out;
  wire \extra_match_len_fu_120[0]_i_2_n_12 ;
  wire \extra_match_len_fu_120[0]_i_3_n_12 ;
  wire \extra_match_len_fu_120[0]_i_4_n_12 ;
  wire \extra_match_len_fu_120[0]_i_5_n_12 ;
  wire \extra_match_len_fu_120[0]_i_6_n_12 ;
  wire \extra_match_len_fu_120_reg_n_12_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg;
  wire icmp_ln129_fu_321_p2;
  wire icmp_ln129_fu_321_p2_carry__0_i_1_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_i_2_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_i_3_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_i_4_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_i_5_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_i_6_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_i_7_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_i_8_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_n_12;
  wire icmp_ln129_fu_321_p2_carry__0_n_13;
  wire icmp_ln129_fu_321_p2_carry__0_n_14;
  wire icmp_ln129_fu_321_p2_carry__0_n_15;
  wire icmp_ln129_fu_321_p2_carry__1_i_1_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_i_2_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_i_3_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_i_4_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_i_5_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_i_6_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_i_7_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_i_8_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_n_12;
  wire icmp_ln129_fu_321_p2_carry__1_n_13;
  wire icmp_ln129_fu_321_p2_carry__1_n_14;
  wire icmp_ln129_fu_321_p2_carry__1_n_15;
  wire icmp_ln129_fu_321_p2_carry__2_n_13;
  wire icmp_ln129_fu_321_p2_carry__2_n_14;
  wire icmp_ln129_fu_321_p2_carry__2_n_15;
  wire icmp_ln129_fu_321_p2_carry_i_1_n_12;
  wire icmp_ln129_fu_321_p2_carry_i_2_n_12;
  wire icmp_ln129_fu_321_p2_carry_i_3_n_12;
  wire icmp_ln129_fu_321_p2_carry_i_4_n_12;
  wire icmp_ln129_fu_321_p2_carry_i_5_n_12;
  wire icmp_ln129_fu_321_p2_carry_i_6_n_12;
  wire icmp_ln129_fu_321_p2_carry_i_7_n_12;
  wire icmp_ln129_fu_321_p2_carry_i_8_n_12;
  wire icmp_ln129_fu_321_p2_carry_n_12;
  wire icmp_ln129_fu_321_p2_carry_n_13;
  wire icmp_ln129_fu_321_p2_carry_n_14;
  wire icmp_ln129_fu_321_p2_carry_n_15;
  wire [31:0]inIdx_4_fu_591_p2;
  wire inIdx_4_fu_591_p2__1_carry__0_i_10_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_11_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_12_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_13_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_14_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_15_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_16_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_17_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_18_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_19_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_1_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_20_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_2_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_3_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_4_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_5_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_6_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_7_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_8_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_i_9_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_n_12;
  wire inIdx_4_fu_591_p2__1_carry__0_n_13;
  wire inIdx_4_fu_591_p2__1_carry__0_n_14;
  wire inIdx_4_fu_591_p2__1_carry__0_n_15;
  wire inIdx_4_fu_591_p2__1_carry__1_i_10_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_11_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_12_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_14_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_15_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_16_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_1_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_2_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_3_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_4_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_5_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_6_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_7_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_8_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_i_9_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_n_12;
  wire inIdx_4_fu_591_p2__1_carry__1_n_13;
  wire inIdx_4_fu_591_p2__1_carry__1_n_14;
  wire inIdx_4_fu_591_p2__1_carry__1_n_15;
  wire inIdx_4_fu_591_p2__1_carry__2_i_10_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_i_1_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_i_2_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_i_3_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_i_4_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_i_5_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_i_6_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_i_7_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_i_8_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_n_12;
  wire inIdx_4_fu_591_p2__1_carry__2_n_13;
  wire inIdx_4_fu_591_p2__1_carry__2_n_14;
  wire inIdx_4_fu_591_p2__1_carry__2_n_15;
  wire inIdx_4_fu_591_p2__1_carry__3_i_1_n_12;
  wire inIdx_4_fu_591_p2__1_carry__3_i_2_n_12;
  wire inIdx_4_fu_591_p2__1_carry__3_i_3_n_12;
  wire inIdx_4_fu_591_p2__1_carry__3_n_12;
  wire inIdx_4_fu_591_p2__1_carry__3_n_13;
  wire inIdx_4_fu_591_p2__1_carry__3_n_14;
  wire inIdx_4_fu_591_p2__1_carry__3_n_15;
  wire inIdx_4_fu_591_p2__1_carry__4_n_12;
  wire inIdx_4_fu_591_p2__1_carry__4_n_13;
  wire inIdx_4_fu_591_p2__1_carry__4_n_14;
  wire inIdx_4_fu_591_p2__1_carry__4_n_15;
  wire inIdx_4_fu_591_p2__1_carry__5_n_12;
  wire inIdx_4_fu_591_p2__1_carry__5_n_13;
  wire inIdx_4_fu_591_p2__1_carry__5_n_14;
  wire inIdx_4_fu_591_p2__1_carry__5_n_15;
  wire inIdx_4_fu_591_p2__1_carry__6_n_13;
  wire inIdx_4_fu_591_p2__1_carry__6_n_14;
  wire inIdx_4_fu_591_p2__1_carry__6_n_15;
  wire inIdx_4_fu_591_p2__1_carry_i_1_n_12;
  wire inIdx_4_fu_591_p2__1_carry_i_2_n_12;
  wire inIdx_4_fu_591_p2__1_carry_i_3_n_12;
  wire inIdx_4_fu_591_p2__1_carry_i_4_n_12;
  wire inIdx_4_fu_591_p2__1_carry_i_5_n_12;
  wire inIdx_4_fu_591_p2__1_carry_i_6_n_12;
  wire inIdx_4_fu_591_p2__1_carry_i_7_n_12;
  wire inIdx_4_fu_591_p2__1_carry_i_8_n_12;
  wire inIdx_4_fu_591_p2__1_carry_n_12;
  wire inIdx_4_fu_591_p2__1_carry_n_13;
  wire inIdx_4_fu_591_p2__1_carry_n_14;
  wire inIdx_4_fu_591_p2__1_carry_n_15;
  wire [31:0]inIdx_5_fu_627_p3;
  wire [31:0]inIdx_fu_116;
  wire inIdx_fu_116_2;
  wire [31:0]\inIdx_fu_116_reg[31]_0 ;
  wire input_size_c_empty_n_0;
  wire lenOffset_Stream_empty_n;
  wire lit_ending_3_fu_640_p2;
  wire lit_ending_fu_124;
  wire \lit_ending_fu_124[0]_i_11_n_12 ;
  wire \lit_ending_fu_124[0]_i_12_n_12 ;
  wire \lit_ending_fu_124[0]_i_17_n_12 ;
  wire \lit_ending_fu_124[0]_i_18_n_12 ;
  wire \lit_ending_fu_124[0]_i_19_n_12 ;
  wire \lit_ending_fu_124[0]_i_20_n_12 ;
  wire \lit_ending_fu_124[0]_i_21_n_12 ;
  wire \lit_ending_fu_124[0]_i_22_n_12 ;
  wire \lit_ending_fu_124[0]_i_23_n_12 ;
  wire \lit_ending_fu_124[0]_i_3_n_12 ;
  wire \lit_ending_fu_124[0]_i_4_n_12 ;
  wire \lit_ending_fu_124[0]_i_5_n_12 ;
  wire \lit_ending_fu_124[0]_i_6_n_12 ;
  wire \lit_ending_fu_124[0]_i_7_n_12 ;
  wire \lit_ending_fu_124[0]_i_8_n_12 ;
  wire [15:1]lit_length_2_fu_684_p2;
  wire lit_length_2_fu_684_p2_carry__0_i_5_n_12;
  wire lit_length_2_fu_684_p2_carry__0_i_6_n_12;
  wire lit_length_2_fu_684_p2_carry__0_i_7_n_12;
  wire lit_length_2_fu_684_p2_carry__0_i_8_n_12;
  wire lit_length_2_fu_684_p2_carry__0_n_12;
  wire lit_length_2_fu_684_p2_carry__0_n_13;
  wire lit_length_2_fu_684_p2_carry__0_n_14;
  wire lit_length_2_fu_684_p2_carry__0_n_15;
  wire lit_length_2_fu_684_p2_carry__1_i_2_n_12;
  wire lit_length_2_fu_684_p2_carry__1_i_5_n_12;
  wire lit_length_2_fu_684_p2_carry__1_i_6_n_12;
  wire lit_length_2_fu_684_p2_carry__1_i_7_n_12;
  wire lit_length_2_fu_684_p2_carry__1_i_8_n_12;
  wire lit_length_2_fu_684_p2_carry__1_n_12;
  wire lit_length_2_fu_684_p2_carry__1_n_13;
  wire lit_length_2_fu_684_p2_carry__1_n_14;
  wire lit_length_2_fu_684_p2_carry__1_n_15;
  wire lit_length_2_fu_684_p2_carry__2_i_1_n_12;
  wire lit_length_2_fu_684_p2_carry__2_i_3_n_12;
  wire lit_length_2_fu_684_p2_carry__2_i_4_n_12;
  wire lit_length_2_fu_684_p2_carry__2_i_5_n_12;
  wire lit_length_2_fu_684_p2_carry__2_n_14;
  wire lit_length_2_fu_684_p2_carry__2_n_15;
  wire lit_length_2_fu_684_p2_carry_i_3_n_12;
  wire lit_length_2_fu_684_p2_carry_n_12;
  wire lit_length_2_fu_684_p2_carry_n_13;
  wire lit_length_2_fu_684_p2_carry_n_14;
  wire lit_length_2_fu_684_p2_carry_n_15;
  wire [15:1]lit_length_4_fu_525_p2;
  wire lit_length_4_fu_525_p2_carry__0_i_1_n_12;
  wire lit_length_4_fu_525_p2_carry__0_n_12;
  wire lit_length_4_fu_525_p2_carry__0_n_13;
  wire lit_length_4_fu_525_p2_carry__0_n_14;
  wire lit_length_4_fu_525_p2_carry__0_n_15;
  wire lit_length_4_fu_525_p2_carry__1_i_1_n_12;
  wire lit_length_4_fu_525_p2_carry__1_i_2_n_12;
  wire lit_length_4_fu_525_p2_carry__1_i_3_n_12;
  wire lit_length_4_fu_525_p2_carry__1_i_4_n_12;
  wire lit_length_4_fu_525_p2_carry__1_n_12;
  wire lit_length_4_fu_525_p2_carry__1_n_13;
  wire lit_length_4_fu_525_p2_carry__1_n_14;
  wire lit_length_4_fu_525_p2_carry__1_n_15;
  wire lit_length_4_fu_525_p2_carry__2_i_1_n_12;
  wire lit_length_4_fu_525_p2_carry__2_i_2_n_12;
  wire lit_length_4_fu_525_p2_carry__2_i_3_n_12;
  wire lit_length_4_fu_525_p2_carry__2_n_14;
  wire lit_length_4_fu_525_p2_carry__2_n_15;
  wire lit_length_4_fu_525_p2_carry_n_12;
  wire lit_length_4_fu_525_p2_carry_n_13;
  wire lit_length_4_fu_525_p2_carry_n_14;
  wire lit_length_4_fu_525_p2_carry_n_15;
  wire lit_length_fu_136;
  wire \lit_length_fu_136[15]_i_10_n_12 ;
  wire \lit_length_fu_136[15]_i_11_n_12 ;
  wire \lit_length_fu_136[15]_i_12_n_12 ;
  wire \lit_length_fu_136[15]_i_13_n_12 ;
  wire \lit_length_fu_136[15]_i_4_n_12 ;
  wire \lit_length_fu_136[15]_i_5_n_12 ;
  wire \lit_length_fu_136[15]_i_6_n_12 ;
  wire \lit_length_fu_136[15]_i_7_n_12 ;
  wire \lit_length_fu_136[15]_i_8_n_12 ;
  wire \lit_length_fu_136[15]_i_9_n_12 ;
  wire \lit_length_fu_136_reg_n_12_[0] ;
  wire \lit_length_fu_136_reg_n_12_[10] ;
  wire \lit_length_fu_136_reg_n_12_[11] ;
  wire \lit_length_fu_136_reg_n_12_[12] ;
  wire \lit_length_fu_136_reg_n_12_[13] ;
  wire \lit_length_fu_136_reg_n_12_[14] ;
  wire \lit_length_fu_136_reg_n_12_[15] ;
  wire \lit_length_fu_136_reg_n_12_[1] ;
  wire \lit_length_fu_136_reg_n_12_[2] ;
  wire \lit_length_fu_136_reg_n_12_[3] ;
  wire \lit_length_fu_136_reg_n_12_[4] ;
  wire \lit_length_fu_136_reg_n_12_[5] ;
  wire \lit_length_fu_136_reg_n_12_[6] ;
  wire \lit_length_fu_136_reg_n_12_[7] ;
  wire \lit_length_fu_136_reg_n_12_[8] ;
  wire \lit_length_fu_136_reg_n_12_[9] ;
  wire lit_outStream_empty_n;
  wire lz4CompressPart2_U0_ap_start;
  wire lz4OutSize_full_n;
  wire [7:0]lz4Out_din;
  wire lz4Out_eos_full_n;
  wire lz4Out_eos_write;
  wire lz4Out_full_n;
  wire lz4Out_write;
  wire [15:1]match_length_17_fu_379_p2;
  wire match_length_17_fu_379_p2_carry__0_i_1_n_12;
  wire match_length_17_fu_379_p2_carry__0_n_12;
  wire match_length_17_fu_379_p2_carry__0_n_13;
  wire match_length_17_fu_379_p2_carry__0_n_14;
  wire match_length_17_fu_379_p2_carry__0_n_15;
  wire match_length_17_fu_379_p2_carry__1_i_1_n_12;
  wire match_length_17_fu_379_p2_carry__1_i_2_n_12;
  wire match_length_17_fu_379_p2_carry__1_i_3_n_12;
  wire match_length_17_fu_379_p2_carry__1_i_4_n_12;
  wire match_length_17_fu_379_p2_carry__1_n_12;
  wire match_length_17_fu_379_p2_carry__1_n_13;
  wire match_length_17_fu_379_p2_carry__1_n_14;
  wire match_length_17_fu_379_p2_carry__1_n_15;
  wire match_length_17_fu_379_p2_carry__2_i_1_n_12;
  wire match_length_17_fu_379_p2_carry__2_i_2_n_12;
  wire match_length_17_fu_379_p2_carry__2_i_3_n_12;
  wire match_length_17_fu_379_p2_carry__2_n_14;
  wire match_length_17_fu_379_p2_carry__2_n_15;
  wire match_length_17_fu_379_p2_carry_n_12;
  wire match_length_17_fu_379_p2_carry_n_13;
  wire match_length_17_fu_379_p2_carry_n_14;
  wire match_length_17_fu_379_p2_carry_n_15;
  wire [15:0]match_length_fu_140;
  wire \match_length_fu_140[0]_i_1_n_12 ;
  wire \match_length_fu_140[10]_i_1_n_12 ;
  wire \match_length_fu_140[11]_i_1_n_12 ;
  wire \match_length_fu_140[12]_i_1_n_12 ;
  wire \match_length_fu_140[13]_i_1_n_12 ;
  wire \match_length_fu_140[14]_i_1_n_12 ;
  wire \match_length_fu_140[15]_i_3_n_12 ;
  wire \match_length_fu_140[15]_i_4_n_12 ;
  wire \match_length_fu_140[15]_i_5_n_12 ;
  wire \match_length_fu_140[1]_i_1_n_12 ;
  wire \match_length_fu_140[2]_i_1_n_12 ;
  wire \match_length_fu_140[3]_i_1_n_12 ;
  wire \match_length_fu_140[4]_i_1_n_12 ;
  wire \match_length_fu_140[5]_i_1_n_12 ;
  wire \match_length_fu_140[6]_i_1_n_12 ;
  wire \match_length_fu_140[7]_i_1_n_12 ;
  wire \match_length_fu_140[8]_i_1_n_12 ;
  wire \match_length_fu_140[9]_i_1_n_12 ;
  wire match_length_fu_140_1;
  wire [15:0]match_off_tmp_fu_353_p3;
  wire [15:0]match_offset_plus_one_1_fu_758_p2;
  wire match_offset_plus_one_1_fu_758_p2_carry__0_i_1_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry__0_i_4_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry__0_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry__0_n_13;
  wire match_offset_plus_one_1_fu_758_p2_carry__0_n_14;
  wire match_offset_plus_one_1_fu_758_p2_carry__0_n_15;
  wire match_offset_plus_one_1_fu_758_p2_carry__1_i_1_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry__1_i_4_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry__1_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry__1_n_13;
  wire match_offset_plus_one_1_fu_758_p2_carry__1_n_14;
  wire match_offset_plus_one_1_fu_758_p2_carry__1_n_15;
  wire match_offset_plus_one_1_fu_758_p2_carry__2_i_1_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry__2_i_2_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry__2_n_14;
  wire match_offset_plus_one_1_fu_758_p2_carry__2_n_15;
  wire match_offset_plus_one_1_fu_758_p2_carry_i_3_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry_n_12;
  wire match_offset_plus_one_1_fu_758_p2_carry_n_13;
  wire match_offset_plus_one_1_fu_758_p2_carry_n_14;
  wire match_offset_plus_one_1_fu_758_p2_carry_n_15;
  wire \match_offset_plus_one_fu_128_reg_n_12_[0] ;
  wire \match_offset_plus_one_fu_128_reg_n_12_[1] ;
  wire \match_offset_plus_one_fu_128_reg_n_12_[2] ;
  wire \match_offset_plus_one_fu_128_reg_n_12_[3] ;
  wire \match_offset_plus_one_fu_128_reg_n_12_[4] ;
  wire \match_offset_plus_one_fu_128_reg_n_12_[5] ;
  wire \match_offset_plus_one_fu_128_reg_n_12_[6] ;
  wire \match_offset_plus_one_fu_128_reg_n_12_[7] ;
  wire [7:0]mem_reg;
  wire [47:0]nextLenOffsetValue_fu_152;
  wire next_state_fu_144;
  wire \next_state_fu_144[0]_i_2_n_12 ;
  wire \next_state_fu_144[0]_i_3_n_12 ;
  wire \next_state_fu_144[0]_i_4_n_12 ;
  wire \next_state_fu_144[0]_i_5_n_12 ;
  wire \next_state_fu_144[0]_i_6_n_12 ;
  wire \next_state_fu_144[0]_i_7_n_12 ;
  wire \next_state_fu_144[1]_i_2_n_12 ;
  wire \next_state_fu_144[1]_i_3_n_12 ;
  wire \next_state_fu_144[1]_i_4_n_12 ;
  wire \next_state_fu_144[1]_i_5_n_12 ;
  wire \next_state_fu_144[1]_i_6_n_12 ;
  wire \next_state_fu_144[1]_i_7_n_12 ;
  wire \next_state_fu_144[2]_i_10_n_12 ;
  wire \next_state_fu_144[2]_i_2_n_12 ;
  wire \next_state_fu_144[2]_i_3_n_12 ;
  wire \next_state_fu_144[2]_i_5_n_12 ;
  wire \next_state_fu_144[2]_i_6_n_12 ;
  wire \next_state_fu_144[2]_i_7_n_12 ;
  wire \next_state_fu_144[2]_i_8_n_12 ;
  wire \next_state_fu_144[2]_i_9_n_12 ;
  wire [2:0]next_state_load_load_fu_343_p1;
  wire or_ln129_reg_904;
  wire \or_ln129_reg_904[0]_i_1_n_12 ;
  wire [41:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_3;
  wire \readOffsetFlag_4_reg_207[0]_i_10_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_1_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_2_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_3_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_4_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_5_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_6_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_7_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_8_n_12 ;
  wire \readOffsetFlag_4_reg_207[0]_i_9_n_12 ;
  wire \readOffsetFlag_4_reg_207_reg_n_12_[0] ;
  wire \readOffsetFlag_reg_196_reg_n_12_[0] ;
  wire should_write_fu_804_p2;
  wire should_write_fu_804_p2_carry__0_i_1_n_12;
  wire should_write_fu_804_p2_carry__0_i_2_n_12;
  wire should_write_fu_804_p2_carry__0_i_3_n_12;
  wire should_write_fu_804_p2_carry__0_i_4_n_12;
  wire should_write_fu_804_p2_carry__0_i_5_n_12;
  wire should_write_fu_804_p2_carry__0_i_6_n_12;
  wire should_write_fu_804_p2_carry__0_i_7_n_12;
  wire should_write_fu_804_p2_carry__0_i_8_n_12;
  wire should_write_fu_804_p2_carry__0_n_12;
  wire should_write_fu_804_p2_carry__0_n_13;
  wire should_write_fu_804_p2_carry__0_n_14;
  wire should_write_fu_804_p2_carry__0_n_15;
  wire should_write_fu_804_p2_carry__1_i_1_n_12;
  wire should_write_fu_804_p2_carry__1_i_2_n_12;
  wire should_write_fu_804_p2_carry__1_i_3_n_12;
  wire should_write_fu_804_p2_carry__1_i_4_n_12;
  wire should_write_fu_804_p2_carry__1_i_5_n_12;
  wire should_write_fu_804_p2_carry__1_i_6_n_12;
  wire should_write_fu_804_p2_carry__1_i_7_n_12;
  wire should_write_fu_804_p2_carry__1_i_8_n_12;
  wire should_write_fu_804_p2_carry__1_n_12;
  wire should_write_fu_804_p2_carry__1_n_13;
  wire should_write_fu_804_p2_carry__1_n_14;
  wire should_write_fu_804_p2_carry__1_n_15;
  wire should_write_fu_804_p2_carry__2_i_1_n_12;
  wire should_write_fu_804_p2_carry__2_i_2_n_12;
  wire should_write_fu_804_p2_carry__2_i_3_n_12;
  wire should_write_fu_804_p2_carry__2_i_4_n_12;
  wire should_write_fu_804_p2_carry__2_i_5_n_12;
  wire should_write_fu_804_p2_carry__2_i_6_n_12;
  wire should_write_fu_804_p2_carry__2_i_7_n_12;
  wire should_write_fu_804_p2_carry__2_i_8_n_12;
  wire should_write_fu_804_p2_carry__2_n_13;
  wire should_write_fu_804_p2_carry__2_n_14;
  wire should_write_fu_804_p2_carry__2_n_15;
  wire should_write_fu_804_p2_carry_i_1_n_12;
  wire should_write_fu_804_p2_carry_i_2_n_12;
  wire should_write_fu_804_p2_carry_i_3_n_12;
  wire should_write_fu_804_p2_carry_i_4_n_12;
  wire should_write_fu_804_p2_carry_i_5_n_12;
  wire should_write_fu_804_p2_carry_i_6_n_12;
  wire should_write_fu_804_p2_carry_i_7_n_12;
  wire should_write_fu_804_p2_carry_i_8_n_12;
  wire should_write_fu_804_p2_carry_n_12;
  wire should_write_fu_804_p2_carry_n_13;
  wire should_write_fu_804_p2_carry_n_14;
  wire should_write_fu_804_p2_carry_n_15;
  wire should_write_reg_942;
  wire \should_write_reg_942[0]_i_1_n_12 ;
  wire [15:1]write_lit_length_4_fu_455_p2;
  wire write_lit_length_4_fu_455_p2_carry__0_i_1_n_12;
  wire write_lit_length_4_fu_455_p2_carry__0_i_2_n_12;
  wire write_lit_length_4_fu_455_p2_carry__0_i_3_n_12;
  wire write_lit_length_4_fu_455_p2_carry__0_i_4_n_12;
  wire write_lit_length_4_fu_455_p2_carry__0_n_12;
  wire write_lit_length_4_fu_455_p2_carry__0_n_13;
  wire write_lit_length_4_fu_455_p2_carry__0_n_14;
  wire write_lit_length_4_fu_455_p2_carry__0_n_15;
  wire write_lit_length_4_fu_455_p2_carry__1_i_1_n_12;
  wire write_lit_length_4_fu_455_p2_carry__1_i_2_n_12;
  wire write_lit_length_4_fu_455_p2_carry__1_i_3_n_12;
  wire write_lit_length_4_fu_455_p2_carry__1_i_4_n_12;
  wire write_lit_length_4_fu_455_p2_carry__1_n_12;
  wire write_lit_length_4_fu_455_p2_carry__1_n_13;
  wire write_lit_length_4_fu_455_p2_carry__1_n_14;
  wire write_lit_length_4_fu_455_p2_carry__1_n_15;
  wire write_lit_length_4_fu_455_p2_carry__2_i_1_n_12;
  wire write_lit_length_4_fu_455_p2_carry__2_i_2_n_12;
  wire write_lit_length_4_fu_455_p2_carry__2_n_14;
  wire write_lit_length_4_fu_455_p2_carry__2_n_15;
  wire write_lit_length_4_fu_455_p2_carry_i_1_n_12;
  wire write_lit_length_4_fu_455_p2_carry_i_2_n_12;
  wire write_lit_length_4_fu_455_p2_carry_i_3_n_12;
  wire write_lit_length_4_fu_455_p2_carry_i_4_n_12;
  wire write_lit_length_4_fu_455_p2_carry_n_12;
  wire write_lit_length_4_fu_455_p2_carry_n_13;
  wire write_lit_length_4_fu_455_p2_carry_n_14;
  wire write_lit_length_4_fu_455_p2_carry_n_15;
  wire [15:0]write_lit_length_fu_132;
  wire \write_lit_length_fu_132[0]_i_1_n_12 ;
  wire \write_lit_length_fu_132[10]_i_1_n_12 ;
  wire \write_lit_length_fu_132[11]_i_1_n_12 ;
  wire \write_lit_length_fu_132[12]_i_1_n_12 ;
  wire \write_lit_length_fu_132[13]_i_1_n_12 ;
  wire \write_lit_length_fu_132[14]_i_2_n_12 ;
  wire \write_lit_length_fu_132[15]_inv_i_1_n_12 ;
  wire \write_lit_length_fu_132[1]_i_1_n_12 ;
  wire \write_lit_length_fu_132[2]_i_1_n_12 ;
  wire \write_lit_length_fu_132[3]_i_1_n_12 ;
  wire \write_lit_length_fu_132[4]_i_1_n_12 ;
  wire \write_lit_length_fu_132[5]_i_1_n_12 ;
  wire \write_lit_length_fu_132[6]_i_1_n_12 ;
  wire \write_lit_length_fu_132[7]_i_1_n_12 ;
  wire \write_lit_length_fu_132[8]_i_1_n_12 ;
  wire \write_lit_length_fu_132[9]_i_1_n_12 ;
  wire write_lit_length_fu_132_0;
  wire [14:0]zext_ln153_1_fu_571_p1;
  wire [3:1]NLW_add_ln193_fu_744_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln193_fu_744_p2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_compressedSize_fu_148_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln129_fu_321_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln129_fu_321_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln129_fu_321_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln129_fu_321_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_inIdx_4_fu_591_p2__1_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_lit_length_2_fu_684_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_lit_length_2_fu_684_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_lit_length_4_fu_525_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_lit_length_4_fu_525_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_match_length_17_fu_379_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_match_length_17_fu_379_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_match_offset_plus_one_1_fu_758_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_match_offset_plus_one_1_fu_758_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_should_write_fu_804_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_should_write_fu_804_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_should_write_fu_804_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_should_write_fu_804_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_write_lit_length_4_fu_455_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_write_lit_length_4_fu_455_p2_carry__2_O_UNCONNECTED;

  CARRY4 add_ln193_fu_744_p2_carry
       (.CI(1'b0),
        .CO({add_ln193_fu_744_p2_carry_n_12,add_ln193_fu_744_p2_carry_n_13,add_ln193_fu_744_p2_carry_n_14,add_ln193_fu_744_p2_carry_n_15}),
        .CYINIT(add_ln193_fu_744_p2_carry_i_1_n_12),
        .DI({add_ln193_fu_744_p2_carry_i_2_n_12,1'b0,1'b0,1'b0}),
        .O(add_ln193_fu_744_p2[4:1]),
        .S({add_ln193_fu_744_p2_carry_i_3_n_12,add_ln193_fu_744_p2_carry_i_4_n_12,add_ln193_fu_744_p2_carry_i_5_n_12,add_ln193_fu_744_p2_carry_i_6_n_12}));
  CARRY4 add_ln193_fu_744_p2_carry__0
       (.CI(add_ln193_fu_744_p2_carry_n_12),
        .CO({add_ln193_fu_744_p2_carry__0_n_12,add_ln193_fu_744_p2_carry__0_n_13,add_ln193_fu_744_p2_carry__0_n_14,add_ln193_fu_744_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({add_ln193_fu_744_p2_carry__0_i_1_n_12,add_ln193_fu_744_p2_carry__0_i_2_n_12,add_ln193_fu_744_p2_carry__0_i_3_n_12,add_ln193_fu_744_p2_carry__0_i_4_n_12}),
        .O(add_ln193_fu_744_p2[8:5]),
        .S({add_ln193_fu_744_p2_carry__0_i_5_n_12,add_ln193_fu_744_p2_carry__0_i_6_n_12,add_ln193_fu_744_p2_carry__0_i_7_n_12,add_ln193_fu_744_p2_carry__0_i_8_n_12}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry__0_i_1
       (.I0(nextLenOffsetValue_fu_152[8]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[8]),
        .O(add_ln193_fu_744_p2_carry__0_i_1_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry__0_i_2
       (.I0(nextLenOffsetValue_fu_152[7]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[7]),
        .O(add_ln193_fu_744_p2_carry__0_i_2_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry__0_i_3
       (.I0(nextLenOffsetValue_fu_152[6]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[6]),
        .O(add_ln193_fu_744_p2_carry__0_i_3_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry__0_i_4
       (.I0(nextLenOffsetValue_fu_152[5]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[5]),
        .O(add_ln193_fu_744_p2_carry__0_i_4_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln193_fu_744_p2_carry__0_i_5
       (.I0(out[8]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[8]),
        .O(add_ln193_fu_744_p2_carry__0_i_5_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln193_fu_744_p2_carry__0_i_6
       (.I0(out[7]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[7]),
        .O(add_ln193_fu_744_p2_carry__0_i_6_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln193_fu_744_p2_carry__0_i_7
       (.I0(out[6]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[6]),
        .O(add_ln193_fu_744_p2_carry__0_i_7_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln193_fu_744_p2_carry__0_i_8
       (.I0(out[5]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[5]),
        .O(add_ln193_fu_744_p2_carry__0_i_8_n_12));
  CARRY4 add_ln193_fu_744_p2_carry__1
       (.CI(add_ln193_fu_744_p2_carry__0_n_12),
        .CO({NLW_add_ln193_fu_744_p2_carry__1_CO_UNCONNECTED[3:1],add_ln193_fu_744_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln193_fu_744_p2_carry__1_i_1_n_12}),
        .O({NLW_add_ln193_fu_744_p2_carry__1_O_UNCONNECTED[3:2],add_ln193_fu_744_p2_carry__1_n_18,add_ln193_fu_744_p2[9]}),
        .S({1'b0,1'b0,1'b1,add_ln193_fu_744_p2_carry__1_i_2_n_12}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry__1_i_1
       (.I0(nextLenOffsetValue_fu_152[9]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[9]),
        .O(add_ln193_fu_744_p2_carry__1_i_1_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln193_fu_744_p2_carry__1_i_2
       (.I0(out[9]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[9]),
        .O(add_ln193_fu_744_p2_carry__1_i_2_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry_i_1
       (.I0(nextLenOffsetValue_fu_152[0]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[0]),
        .O(add_ln193_fu_744_p2_carry_i_1_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry_i_2
       (.I0(nextLenOffsetValue_fu_152[4]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[4]),
        .O(add_ln193_fu_744_p2_carry_i_2_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln193_fu_744_p2_carry_i_3
       (.I0(out[4]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[4]),
        .O(add_ln193_fu_744_p2_carry_i_3_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry_i_4
       (.I0(nextLenOffsetValue_fu_152[3]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[3]),
        .O(add_ln193_fu_744_p2_carry_i_4_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry_i_5
       (.I0(nextLenOffsetValue_fu_152[2]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[2]),
        .O(add_ln193_fu_744_p2_carry_i_5_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln193_fu_744_p2_carry_i_6
       (.I0(nextLenOffsetValue_fu_152[1]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[1]),
        .O(add_ln193_fu_744_p2_carry_i_6_n_12));
  LUT6 #(
    .INIT(64'h00000000FFBF0000)) 
    ap_block_pp0_stage0_subdone_grp1_done_reg_i_1
       (.I0(lz4Out_full_n),
        .I1(should_write_reg_942),
        .I2(ap_enable_reg_pp0_iter2_reg_n_12),
        .I3(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I4(flow_control_loop_pipe_sequential_init_U_n_13),
        .I5(ap_rst),
        .O(ap_block_pp0_stage0_subdone_grp1_done_reg_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp1_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp1_done_reg_i_1_n_12),
        .Q(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFBF0000)) 
    ap_block_pp0_stage0_subdone_grp2_done_reg_i_1
       (.I0(lz4Out_eos_full_n),
        .I1(should_write_reg_942),
        .I2(ap_enable_reg_pp0_iter2_reg_n_12),
        .I3(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12),
        .I4(flow_control_loop_pipe_sequential_init_U_n_13),
        .I5(ap_rst),
        .O(ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp2_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_12),
        .Q(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000C2E2)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_14),
        .I4(ap_rst),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000088B8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_12),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_14),
        .I4(ap_rst),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_12),
        .Q(ap_enable_reg_pp0_iter2_reg_n_12),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_2_n_12 ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_3_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_4_n_12 ),
        .I3(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_2 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(match_length_fu_140[0]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ),
        .I3(data1[0]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_3 
       (.I0(add_ln193_fu_744_p2_carry_i_1_n_12),
        .I1(\extra_match_len_fu_120[0]_i_5_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ),
        .I3(\lit_length_fu_136_reg_n_12_[0] ),
        .I4(\lit_length_fu_136[15]_i_7_n_12 ),
        .I5(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ),
        .I1(mem_reg[0]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ),
        .I3(\match_offset_plus_one_fu_128_reg_n_12_[0] ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_2_n_12 ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_3_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_4_n_12 ),
        .I3(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_2 
       (.I0(\extra_match_len_fu_120[0]_i_3_n_12 ),
        .I1(\extra_match_len_fu_120[0]_i_5_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ),
        .I3(\lit_length_fu_136_reg_n_12_[1] ),
        .I4(\lit_length_fu_136[15]_i_7_n_12 ),
        .I5(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ),
        .I1(mem_reg[1]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ),
        .I3(\match_offset_plus_one_fu_128_reg_n_12_[1] ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_4 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(match_length_fu_140[1]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ),
        .I3(data1[1]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_2_n_12 ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_3_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_4_n_12 ),
        .I3(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_2 
       (.I0(\extra_match_len_fu_120[0]_i_2_n_12 ),
        .I1(\extra_match_len_fu_120[0]_i_5_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ),
        .I3(\lit_length_fu_136_reg_n_12_[2] ),
        .I4(\lit_length_fu_136[15]_i_7_n_12 ),
        .I5(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ),
        .I1(mem_reg[2]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ),
        .I3(\match_offset_plus_one_fu_128_reg_n_12_[2] ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_4 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(match_length_fu_140[2]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ),
        .I3(data1[2]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ),
        .I1(mem_reg[3]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_2_n_12 ),
        .I3(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_3_n_12 ),
        .I4(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_4_n_12 ),
        .I5(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_2 
       (.I0(\match_offset_plus_one_fu_128_reg_n_12_[3] ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_3 
       (.I0(\extra_match_len_fu_120[0]_i_4_n_12 ),
        .I1(\extra_match_len_fu_120[0]_i_5_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ),
        .I3(\lit_length_fu_136_reg_n_12_[3] ),
        .I4(\lit_length_fu_136[15]_i_7_n_12 ),
        .I5(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_4 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(match_length_fu_140[3]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ),
        .I3(data1[3]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_2_n_12 ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_3_n_12 ),
        .I3(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_4_n_12 ),
        .I4(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_5_n_12 ),
        .I5(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ),
        .I1(\lit_length_fu_136[15]_i_7_n_12 ),
        .I2(\lit_length_fu_136_reg_n_12_[4] ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_3 
       (.I0(\lit_length_fu_136[15]_i_10_n_12 ),
        .I1(\lit_length_fu_136[15]_i_9_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_4 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ),
        .I1(mem_reg[4]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ),
        .I3(\match_offset_plus_one_fu_128_reg_n_12_[4] ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_5 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(match_length_fu_140[4]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ),
        .I3(data1[4]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_2_n_12 ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_3_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ),
        .I3(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_5_n_12 ),
        .I4(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_6_n_12 ),
        .I5(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_2 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(match_length_fu_140[5]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ),
        .I3(data1[5]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ),
        .I1(\lit_length_fu_136[15]_i_7_n_12 ),
        .I2(\lit_length_fu_136_reg_n_12_[5] ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4 
       (.I0(next_state_load_load_fu_343_p1[1]),
        .I1(next_state_load_load_fu_343_p1[0]),
        .I2(next_state_load_load_fu_343_p1[2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_13),
        .I4(flow_control_loop_pipe_sequential_init_U_n_14),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_5 
       (.I0(\lit_length_fu_136[15]_i_10_n_12 ),
        .I1(\lit_length_fu_136[15]_i_8_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_6 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ),
        .I1(mem_reg[5]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ),
        .I3(\match_offset_plus_one_fu_128_reg_n_12_[5] ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_2_n_12 ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ),
        .I2(mem_reg[6]),
        .I3(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_4_n_12 ),
        .I4(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_5_n_12 ),
        .I5(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_2 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(match_length_fu_140[6]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ),
        .I3(data1[6]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3 
       (.I0(next_state_load_load_fu_343_p1[1]),
        .I1(next_state_load_load_fu_343_p1[2]),
        .I2(next_state_load_load_fu_343_p1[0]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_14),
        .I4(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_4 
       (.I0(\match_offset_plus_one_fu_128_reg_n_12_[6] ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0D0D0D0D0)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_5 
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_19_n_12),
        .I1(\lit_length_fu_136[15]_i_10_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ),
        .I3(\lit_length_fu_136_reg_n_12_[6] ),
        .I4(\lit_length_fu_136[15]_i_7_n_12 ),
        .I5(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_13),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(next_state_load_load_fu_343_p1[1]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_14),
        .I4(next_state_load_load_fu_343_p1[2]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_14),
        .I1(next_state_load_load_fu_343_p1[2]),
        .I2(next_state_load_load_fu_343_p1[0]),
        .I3(next_state_load_load_fu_343_p1[1]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11 
       (.I0(next_state_load_load_fu_343_p1[1]),
        .I1(next_state_load_load_fu_343_p1[0]),
        .I2(next_state_load_load_fu_343_p1[2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_13),
        .I4(flow_control_loop_pipe_sequential_init_U_n_14),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_4_n_12 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_5_n_12 ),
        .I1(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_6_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_7_n_12 ),
        .I3(\match_length_fu_140[15]_i_4_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h55555540)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_8_n_12 ),
        .I1(next_state_load_load_fu_343_p1[1]),
        .I2(next_state_load_load_fu_343_p1[2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_14),
        .I4(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_5 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(match_length_fu_140[7]),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ),
        .I3(data1[7]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0D0D0D0D0)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_6 
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_20_n_12),
        .I1(\lit_length_fu_136[15]_i_10_n_12 ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_4_n_12 ),
        .I3(\lit_length_fu_136_reg_n_12_[7] ),
        .I4(\lit_length_fu_136[15]_i_7_n_12 ),
        .I5(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_10_n_12 ),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_7 
       (.I0(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_11_n_12 ),
        .I1(\match_offset_plus_one_fu_128_reg_n_12_[7] ),
        .I2(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_3_n_12 ),
        .I3(mem_reg[7]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h5515)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_8 
       (.I0(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I1(ap_enable_reg_pp0_iter2_reg_n_12),
        .I2(should_write_reg_942),
        .I3(lz4Out_full_n),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_13),
        .I1(flow_control_loop_pipe_sequential_init_U_n_14),
        .I2(next_state_load_load_fu_343_p1[2]),
        .I3(next_state_load_load_fu_343_p1[1]),
        .I4(next_state_load_load_fu_343_p1[0]),
        .O(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_9_n_12 ));
  FDRE \ap_phi_reg_pp0_iter2_outValue_5_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ),
        .D(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]_i_1_n_12 ),
        .Q(ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]),
        .R(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  FDRE \ap_phi_reg_pp0_iter2_outValue_5_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ),
        .D(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]_i_1_n_12 ),
        .Q(ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]),
        .R(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  FDRE \ap_phi_reg_pp0_iter2_outValue_5_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ),
        .D(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]_i_1_n_12 ),
        .Q(ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]),
        .R(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  FDRE \ap_phi_reg_pp0_iter2_outValue_5_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ),
        .D(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]_i_1_n_12 ),
        .Q(ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]),
        .R(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  FDRE \ap_phi_reg_pp0_iter2_outValue_5_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ),
        .D(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]_i_1_n_12 ),
        .Q(ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]),
        .R(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  FDRE \ap_phi_reg_pp0_iter2_outValue_5_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ),
        .D(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]_i_1_n_12 ),
        .Q(ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]),
        .R(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  FDRE \ap_phi_reg_pp0_iter2_outValue_5_reg_232_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ),
        .D(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]_i_1_n_12 ),
        .Q(ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]),
        .R(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  FDRE \ap_phi_reg_pp0_iter2_outValue_5_reg_232_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_2_n_12 ),
        .D(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_3_n_12 ),
        .Q(ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]),
        .R(\ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \compressedSize_fu_148[31]_i_2 
       (.I0(should_write_fu_804_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_14),
        .I3(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(compressedSize_fu_148));
  LUT1 #(
    .INIT(2'h1)) 
    \compressedSize_fu_148[3]_i_2 
       (.I0(\compressedSize_fu_148_reg[31]_0 [0]),
        .O(\compressedSize_fu_148[3]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[3]_i_1_n_19 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [0]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[10] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[11]_i_1_n_17 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [10]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[11] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[11]_i_1_n_16 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [11]),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \compressedSize_fu_148_reg[11]_i_1 
       (.CI(\compressedSize_fu_148_reg[7]_i_1_n_12 ),
        .CO({\compressedSize_fu_148_reg[11]_i_1_n_12 ,\compressedSize_fu_148_reg[11]_i_1_n_13 ,\compressedSize_fu_148_reg[11]_i_1_n_14 ,\compressedSize_fu_148_reg[11]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\compressedSize_fu_148_reg[11]_i_1_n_16 ,\compressedSize_fu_148_reg[11]_i_1_n_17 ,\compressedSize_fu_148_reg[11]_i_1_n_18 ,\compressedSize_fu_148_reg[11]_i_1_n_19 }),
        .S(\compressedSize_fu_148_reg[31]_0 [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[12] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[15]_i_1_n_19 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [12]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[13] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[15]_i_1_n_18 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [13]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[14] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[15]_i_1_n_17 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [14]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[15] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[15]_i_1_n_16 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [15]),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \compressedSize_fu_148_reg[15]_i_1 
       (.CI(\compressedSize_fu_148_reg[11]_i_1_n_12 ),
        .CO({\compressedSize_fu_148_reg[15]_i_1_n_12 ,\compressedSize_fu_148_reg[15]_i_1_n_13 ,\compressedSize_fu_148_reg[15]_i_1_n_14 ,\compressedSize_fu_148_reg[15]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\compressedSize_fu_148_reg[15]_i_1_n_16 ,\compressedSize_fu_148_reg[15]_i_1_n_17 ,\compressedSize_fu_148_reg[15]_i_1_n_18 ,\compressedSize_fu_148_reg[15]_i_1_n_19 }),
        .S(\compressedSize_fu_148_reg[31]_0 [15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[16] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[19]_i_1_n_19 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [16]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[17] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[19]_i_1_n_18 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [17]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[18] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[19]_i_1_n_17 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [18]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[19] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[19]_i_1_n_16 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [19]),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \compressedSize_fu_148_reg[19]_i_1 
       (.CI(\compressedSize_fu_148_reg[15]_i_1_n_12 ),
        .CO({\compressedSize_fu_148_reg[19]_i_1_n_12 ,\compressedSize_fu_148_reg[19]_i_1_n_13 ,\compressedSize_fu_148_reg[19]_i_1_n_14 ,\compressedSize_fu_148_reg[19]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\compressedSize_fu_148_reg[19]_i_1_n_16 ,\compressedSize_fu_148_reg[19]_i_1_n_17 ,\compressedSize_fu_148_reg[19]_i_1_n_18 ,\compressedSize_fu_148_reg[19]_i_1_n_19 }),
        .S(\compressedSize_fu_148_reg[31]_0 [19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[3]_i_1_n_18 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [1]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[20] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[23]_i_1_n_19 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [20]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[21] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[23]_i_1_n_18 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [21]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[22] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[23]_i_1_n_17 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [22]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[23] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[23]_i_1_n_16 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [23]),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \compressedSize_fu_148_reg[23]_i_1 
       (.CI(\compressedSize_fu_148_reg[19]_i_1_n_12 ),
        .CO({\compressedSize_fu_148_reg[23]_i_1_n_12 ,\compressedSize_fu_148_reg[23]_i_1_n_13 ,\compressedSize_fu_148_reg[23]_i_1_n_14 ,\compressedSize_fu_148_reg[23]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\compressedSize_fu_148_reg[23]_i_1_n_16 ,\compressedSize_fu_148_reg[23]_i_1_n_17 ,\compressedSize_fu_148_reg[23]_i_1_n_18 ,\compressedSize_fu_148_reg[23]_i_1_n_19 }),
        .S(\compressedSize_fu_148_reg[31]_0 [23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[24] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[27]_i_1_n_19 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [24]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[25] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[27]_i_1_n_18 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [25]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[26] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[27]_i_1_n_17 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [26]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[27] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[27]_i_1_n_16 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [27]),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \compressedSize_fu_148_reg[27]_i_1 
       (.CI(\compressedSize_fu_148_reg[23]_i_1_n_12 ),
        .CO({\compressedSize_fu_148_reg[27]_i_1_n_12 ,\compressedSize_fu_148_reg[27]_i_1_n_13 ,\compressedSize_fu_148_reg[27]_i_1_n_14 ,\compressedSize_fu_148_reg[27]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\compressedSize_fu_148_reg[27]_i_1_n_16 ,\compressedSize_fu_148_reg[27]_i_1_n_17 ,\compressedSize_fu_148_reg[27]_i_1_n_18 ,\compressedSize_fu_148_reg[27]_i_1_n_19 }),
        .S(\compressedSize_fu_148_reg[31]_0 [27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[28] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[31]_i_3_n_19 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [28]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[29] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[31]_i_3_n_18 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [29]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[3]_i_1_n_17 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [2]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[30] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[31]_i_3_n_17 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [30]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[31] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[31]_i_3_n_16 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [31]),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \compressedSize_fu_148_reg[31]_i_3 
       (.CI(\compressedSize_fu_148_reg[27]_i_1_n_12 ),
        .CO({\NLW_compressedSize_fu_148_reg[31]_i_3_CO_UNCONNECTED [3],\compressedSize_fu_148_reg[31]_i_3_n_13 ,\compressedSize_fu_148_reg[31]_i_3_n_14 ,\compressedSize_fu_148_reg[31]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\compressedSize_fu_148_reg[31]_i_3_n_16 ,\compressedSize_fu_148_reg[31]_i_3_n_17 ,\compressedSize_fu_148_reg[31]_i_3_n_18 ,\compressedSize_fu_148_reg[31]_i_3_n_19 }),
        .S(\compressedSize_fu_148_reg[31]_0 [31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[3]_i_1_n_16 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [3]),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \compressedSize_fu_148_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\compressedSize_fu_148_reg[3]_i_1_n_12 ,\compressedSize_fu_148_reg[3]_i_1_n_13 ,\compressedSize_fu_148_reg[3]_i_1_n_14 ,\compressedSize_fu_148_reg[3]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\compressedSize_fu_148_reg[3]_i_1_n_16 ,\compressedSize_fu_148_reg[3]_i_1_n_17 ,\compressedSize_fu_148_reg[3]_i_1_n_18 ,\compressedSize_fu_148_reg[3]_i_1_n_19 }),
        .S({\compressedSize_fu_148_reg[31]_0 [3:1],\compressedSize_fu_148[3]_i_2_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[7]_i_1_n_19 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [4]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[7]_i_1_n_18 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [5]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[7]_i_1_n_17 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [6]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[7]_i_1_n_16 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [7]),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \compressedSize_fu_148_reg[7]_i_1 
       (.CI(\compressedSize_fu_148_reg[3]_i_1_n_12 ),
        .CO({\compressedSize_fu_148_reg[7]_i_1_n_12 ,\compressedSize_fu_148_reg[7]_i_1_n_13 ,\compressedSize_fu_148_reg[7]_i_1_n_14 ,\compressedSize_fu_148_reg[7]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\compressedSize_fu_148_reg[7]_i_1_n_16 ,\compressedSize_fu_148_reg[7]_i_1_n_17 ,\compressedSize_fu_148_reg[7]_i_1_n_18 ,\compressedSize_fu_148_reg[7]_i_1_n_19 }),
        .S(\compressedSize_fu_148_reg[31]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[8] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[11]_i_1_n_19 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [8]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \compressedSize_fu_148_reg[9] 
       (.C(ap_clk),
        .CE(compressedSize_fu_148),
        .D(\compressedSize_fu_148_reg[11]_i_1_n_18 ),
        .Q(\compressedSize_fu_148_reg[31]_0 [9]),
        .R(extra_match_len_fu_1204_out));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \extra_match_len_fu_120[0]_i_1 
       (.I0(\extra_match_len_fu_120[0]_i_2_n_12 ),
        .I1(\extra_match_len_fu_120[0]_i_3_n_12 ),
        .I2(add_ln193_fu_744_p2_carry_i_1_n_12),
        .I3(\extra_match_len_fu_120[0]_i_4_n_12 ),
        .I4(\extra_match_len_fu_120[0]_i_5_n_12 ),
        .O(p_1_in_3));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \extra_match_len_fu_120[0]_i_2 
       (.I0(nextLenOffsetValue_fu_152[2]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[2]),
        .O(\extra_match_len_fu_120[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \extra_match_len_fu_120[0]_i_3 
       (.I0(nextLenOffsetValue_fu_152[1]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[1]),
        .O(\extra_match_len_fu_120[0]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \extra_match_len_fu_120[0]_i_4 
       (.I0(nextLenOffsetValue_fu_152[3]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[3]),
        .O(\extra_match_len_fu_120[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \extra_match_len_fu_120[0]_i_5 
       (.I0(\extra_match_len_fu_120[0]_i_6_n_12 ),
        .I1(inIdx_4_fu_591_p2__1_carry__1_i_10_n_12),
        .I2(inIdx_4_fu_591_p2__1_carry__1_i_15_n_12),
        .I3(inIdx_4_fu_591_p2__1_carry__0_i_15_n_12),
        .I4(inIdx_4_fu_591_p2__1_carry__0_i_11_n_12),
        .I5(inIdx_4_fu_591_p2__1_carry__0_i_9_n_12),
        .O(\extra_match_len_fu_120[0]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \extra_match_len_fu_120[0]_i_6 
       (.I0(nextLenOffsetValue_fu_152[9]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[9]),
        .O(\extra_match_len_fu_120[0]_i_6_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \extra_match_len_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(p_1_in_3),
        .Q(\extra_match_len_fu_120_reg_n_12_[0] ),
        .R(extra_match_len_fu_1204_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_9 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln129_fu_321_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .Q(Q[3:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_17),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_12),
        .ap_enable_reg_pp0_iter1_reg_0(flow_control_loop_pipe_sequential_init_U_n_19),
        .ap_rst(ap_rst),
        .\compressedSize_fu_148[31]_i_4_0 (ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .\compressedSize_fu_148[31]_i_4_1 (ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12),
        .dout_vld_reg(flow_control_loop_pipe_sequential_init_U_n_13),
        .extra_match_len_fu_1204_out(extra_match_len_fu_1204_out),
        .grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .icmp_ln129_fu_321_p2_carry__2(inIdx_fu_116[31:24]),
        .icmp_ln129_fu_321_p2_carry__2_0(\inIdx_fu_116_reg[31]_0 [31:24]),
        .lenOffset_Stream_empty_n(lenOffset_Stream_empty_n),
        .lit_outStream_empty_n(lit_outStream_empty_n),
        .lz4Out_eos_full_n(lz4Out_eos_full_n),
        .lz4Out_full_n(lz4Out_full_n),
        .next_state_fu_144(next_state_fu_144),
        .\next_state_fu_144_reg[0] (flow_control_loop_pipe_sequential_init_U_n_22),
        .\next_state_fu_144_reg[0]_0 (\next_state_fu_144[0]_i_2_n_12 ),
        .\next_state_fu_144_reg[0]_1 (\next_state_fu_144[0]_i_3_n_12 ),
        .\next_state_fu_144_reg[1] (flow_control_loop_pipe_sequential_init_U_n_15),
        .\next_state_fu_144_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_21),
        .\next_state_fu_144_reg[1]_1 (\lit_length_fu_136[15]_i_5_n_12 ),
        .\next_state_fu_144_reg[1]_2 (\next_state_fu_144[1]_i_2_n_12 ),
        .\next_state_fu_144_reg[2] (flow_control_loop_pipe_sequential_init_U_n_20),
        .\next_state_fu_144_reg[2]_0 (\lit_length_fu_136[15]_i_4_n_12 ),
        .\next_state_fu_144_reg[2]_1 (\next_state_fu_144[2]_i_2_n_12 ),
        .\next_state_fu_144_reg[2]_2 (\next_state_fu_144[2]_i_3_n_12 ),
        .next_state_load_load_fu_343_p1(next_state_load_load_fu_343_p1),
        .or_ln129_reg_904(or_ln129_reg_904),
        .p_1_in_3(p_1_in_3),
        .\readOffsetFlag_4_reg_207_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\readOffsetFlag_4_reg_207_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_26),
        .\readOffsetFlag_reg_196_reg[0] (flow_control_loop_pipe_sequential_init_U_n_16),
        .\readOffsetFlag_reg_196_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_23),
        .\readOffsetFlag_reg_196_reg[0]_1 (\readOffsetFlag_4_reg_207_reg_n_12_[0] ),
        .\readOffsetFlag_reg_196_reg[0]_2 (ap_enable_reg_pp0_iter2_reg_n_12),
        .\readOffsetFlag_reg_196_reg[0]_3 (\readOffsetFlag_reg_196_reg_n_12_[0] ),
        .should_write_reg_942(should_write_reg_942));
  LUT6 #(
    .INIT(64'h5555D5550000C000)) 
    grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_12),
        .I1(input_size_c_empty_n_0),
        .I2(lz4CompressPart2_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_done_reg),
        .I5(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg),
        .O(empty_n_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln129_fu_321_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln129_fu_321_p2_carry_n_12,icmp_ln129_fu_321_p2_carry_n_13,icmp_ln129_fu_321_p2_carry_n_14,icmp_ln129_fu_321_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln129_fu_321_p2_carry_i_1_n_12,icmp_ln129_fu_321_p2_carry_i_2_n_12,icmp_ln129_fu_321_p2_carry_i_3_n_12,icmp_ln129_fu_321_p2_carry_i_4_n_12}),
        .O(NLW_icmp_ln129_fu_321_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln129_fu_321_p2_carry_i_5_n_12,icmp_ln129_fu_321_p2_carry_i_6_n_12,icmp_ln129_fu_321_p2_carry_i_7_n_12,icmp_ln129_fu_321_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln129_fu_321_p2_carry__0
       (.CI(icmp_ln129_fu_321_p2_carry_n_12),
        .CO({icmp_ln129_fu_321_p2_carry__0_n_12,icmp_ln129_fu_321_p2_carry__0_n_13,icmp_ln129_fu_321_p2_carry__0_n_14,icmp_ln129_fu_321_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln129_fu_321_p2_carry__0_i_1_n_12,icmp_ln129_fu_321_p2_carry__0_i_2_n_12,icmp_ln129_fu_321_p2_carry__0_i_3_n_12,icmp_ln129_fu_321_p2_carry__0_i_4_n_12}),
        .O(NLW_icmp_ln129_fu_321_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln129_fu_321_p2_carry__0_i_5_n_12,icmp_ln129_fu_321_p2_carry__0_i_6_n_12,icmp_ln129_fu_321_p2_carry__0_i_7_n_12,icmp_ln129_fu_321_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__0_i_1
       (.I0(\inIdx_fu_116_reg[31]_0 [15]),
        .I1(inIdx_fu_116[15]),
        .I2(\inIdx_fu_116_reg[31]_0 [14]),
        .I3(inIdx_fu_116[14]),
        .O(icmp_ln129_fu_321_p2_carry__0_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__0_i_2
       (.I0(\inIdx_fu_116_reg[31]_0 [13]),
        .I1(inIdx_fu_116[13]),
        .I2(\inIdx_fu_116_reg[31]_0 [12]),
        .I3(inIdx_fu_116[12]),
        .O(icmp_ln129_fu_321_p2_carry__0_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__0_i_3
       (.I0(\inIdx_fu_116_reg[31]_0 [11]),
        .I1(inIdx_fu_116[11]),
        .I2(\inIdx_fu_116_reg[31]_0 [10]),
        .I3(inIdx_fu_116[10]),
        .O(icmp_ln129_fu_321_p2_carry__0_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__0_i_4
       (.I0(\inIdx_fu_116_reg[31]_0 [9]),
        .I1(inIdx_fu_116[9]),
        .I2(\inIdx_fu_116_reg[31]_0 [8]),
        .I3(inIdx_fu_116[8]),
        .O(icmp_ln129_fu_321_p2_carry__0_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__0_i_5
       (.I0(inIdx_fu_116[15]),
        .I1(\inIdx_fu_116_reg[31]_0 [15]),
        .I2(inIdx_fu_116[14]),
        .I3(\inIdx_fu_116_reg[31]_0 [14]),
        .O(icmp_ln129_fu_321_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__0_i_6
       (.I0(inIdx_fu_116[13]),
        .I1(\inIdx_fu_116_reg[31]_0 [13]),
        .I2(inIdx_fu_116[12]),
        .I3(\inIdx_fu_116_reg[31]_0 [12]),
        .O(icmp_ln129_fu_321_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__0_i_7
       (.I0(inIdx_fu_116[11]),
        .I1(\inIdx_fu_116_reg[31]_0 [11]),
        .I2(inIdx_fu_116[10]),
        .I3(\inIdx_fu_116_reg[31]_0 [10]),
        .O(icmp_ln129_fu_321_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__0_i_8
       (.I0(inIdx_fu_116[9]),
        .I1(\inIdx_fu_116_reg[31]_0 [9]),
        .I2(inIdx_fu_116[8]),
        .I3(\inIdx_fu_116_reg[31]_0 [8]),
        .O(icmp_ln129_fu_321_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln129_fu_321_p2_carry__1
       (.CI(icmp_ln129_fu_321_p2_carry__0_n_12),
        .CO({icmp_ln129_fu_321_p2_carry__1_n_12,icmp_ln129_fu_321_p2_carry__1_n_13,icmp_ln129_fu_321_p2_carry__1_n_14,icmp_ln129_fu_321_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln129_fu_321_p2_carry__1_i_1_n_12,icmp_ln129_fu_321_p2_carry__1_i_2_n_12,icmp_ln129_fu_321_p2_carry__1_i_3_n_12,icmp_ln129_fu_321_p2_carry__1_i_4_n_12}),
        .O(NLW_icmp_ln129_fu_321_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln129_fu_321_p2_carry__1_i_5_n_12,icmp_ln129_fu_321_p2_carry__1_i_6_n_12,icmp_ln129_fu_321_p2_carry__1_i_7_n_12,icmp_ln129_fu_321_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__1_i_1
       (.I0(\inIdx_fu_116_reg[31]_0 [23]),
        .I1(inIdx_fu_116[23]),
        .I2(\inIdx_fu_116_reg[31]_0 [22]),
        .I3(inIdx_fu_116[22]),
        .O(icmp_ln129_fu_321_p2_carry__1_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__1_i_2
       (.I0(\inIdx_fu_116_reg[31]_0 [21]),
        .I1(inIdx_fu_116[21]),
        .I2(\inIdx_fu_116_reg[31]_0 [20]),
        .I3(inIdx_fu_116[20]),
        .O(icmp_ln129_fu_321_p2_carry__1_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__1_i_3
       (.I0(\inIdx_fu_116_reg[31]_0 [19]),
        .I1(inIdx_fu_116[19]),
        .I2(\inIdx_fu_116_reg[31]_0 [18]),
        .I3(inIdx_fu_116[18]),
        .O(icmp_ln129_fu_321_p2_carry__1_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry__1_i_4
       (.I0(\inIdx_fu_116_reg[31]_0 [17]),
        .I1(inIdx_fu_116[17]),
        .I2(\inIdx_fu_116_reg[31]_0 [16]),
        .I3(inIdx_fu_116[16]),
        .O(icmp_ln129_fu_321_p2_carry__1_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__1_i_5
       (.I0(inIdx_fu_116[23]),
        .I1(\inIdx_fu_116_reg[31]_0 [23]),
        .I2(inIdx_fu_116[22]),
        .I3(\inIdx_fu_116_reg[31]_0 [22]),
        .O(icmp_ln129_fu_321_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__1_i_6
       (.I0(inIdx_fu_116[21]),
        .I1(\inIdx_fu_116_reg[31]_0 [21]),
        .I2(inIdx_fu_116[20]),
        .I3(\inIdx_fu_116_reg[31]_0 [20]),
        .O(icmp_ln129_fu_321_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__1_i_7
       (.I0(inIdx_fu_116[19]),
        .I1(\inIdx_fu_116_reg[31]_0 [19]),
        .I2(inIdx_fu_116[18]),
        .I3(\inIdx_fu_116_reg[31]_0 [18]),
        .O(icmp_ln129_fu_321_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry__1_i_8
       (.I0(inIdx_fu_116[17]),
        .I1(\inIdx_fu_116_reg[31]_0 [17]),
        .I2(inIdx_fu_116[16]),
        .I3(\inIdx_fu_116_reg[31]_0 [16]),
        .O(icmp_ln129_fu_321_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln129_fu_321_p2_carry__2
       (.CI(icmp_ln129_fu_321_p2_carry__1_n_12),
        .CO({icmp_ln129_fu_321_p2,icmp_ln129_fu_321_p2_carry__2_n_13,icmp_ln129_fu_321_p2_carry__2_n_14,icmp_ln129_fu_321_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .O(NLW_icmp_ln129_fu_321_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry_i_1
       (.I0(\inIdx_fu_116_reg[31]_0 [7]),
        .I1(inIdx_fu_116[7]),
        .I2(\inIdx_fu_116_reg[31]_0 [6]),
        .I3(inIdx_fu_116[6]),
        .O(icmp_ln129_fu_321_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry_i_2
       (.I0(\inIdx_fu_116_reg[31]_0 [5]),
        .I1(inIdx_fu_116[5]),
        .I2(\inIdx_fu_116_reg[31]_0 [4]),
        .I3(inIdx_fu_116[4]),
        .O(icmp_ln129_fu_321_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry_i_3
       (.I0(\inIdx_fu_116_reg[31]_0 [3]),
        .I1(inIdx_fu_116[3]),
        .I2(\inIdx_fu_116_reg[31]_0 [2]),
        .I3(inIdx_fu_116[2]),
        .O(icmp_ln129_fu_321_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln129_fu_321_p2_carry_i_4
       (.I0(\inIdx_fu_116_reg[31]_0 [1]),
        .I1(inIdx_fu_116[1]),
        .I2(\inIdx_fu_116_reg[31]_0 [0]),
        .I3(inIdx_fu_116[0]),
        .O(icmp_ln129_fu_321_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry_i_5
       (.I0(inIdx_fu_116[7]),
        .I1(\inIdx_fu_116_reg[31]_0 [7]),
        .I2(inIdx_fu_116[6]),
        .I3(\inIdx_fu_116_reg[31]_0 [6]),
        .O(icmp_ln129_fu_321_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry_i_6
       (.I0(inIdx_fu_116[5]),
        .I1(\inIdx_fu_116_reg[31]_0 [5]),
        .I2(inIdx_fu_116[4]),
        .I3(\inIdx_fu_116_reg[31]_0 [4]),
        .O(icmp_ln129_fu_321_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry_i_7
       (.I0(inIdx_fu_116[3]),
        .I1(\inIdx_fu_116_reg[31]_0 [3]),
        .I2(inIdx_fu_116[2]),
        .I3(\inIdx_fu_116_reg[31]_0 [2]),
        .O(icmp_ln129_fu_321_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln129_fu_321_p2_carry_i_8
       (.I0(inIdx_fu_116[1]),
        .I1(\inIdx_fu_116_reg[31]_0 [1]),
        .I2(inIdx_fu_116[0]),
        .I3(\inIdx_fu_116_reg[31]_0 [0]),
        .O(icmp_ln129_fu_321_p2_carry_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 inIdx_4_fu_591_p2__1_carry
       (.CI(1'b0),
        .CO({inIdx_4_fu_591_p2__1_carry_n_12,inIdx_4_fu_591_p2__1_carry_n_13,inIdx_4_fu_591_p2__1_carry_n_14,inIdx_4_fu_591_p2__1_carry_n_15}),
        .CYINIT(1'b0),
        .DI({inIdx_4_fu_591_p2__1_carry_i_1_n_12,inIdx_4_fu_591_p2__1_carry_i_2_n_12,inIdx_4_fu_591_p2__1_carry_i_3_n_12,1'b0}),
        .O(inIdx_4_fu_591_p2[3:0]),
        .S({inIdx_4_fu_591_p2__1_carry_i_4_n_12,inIdx_4_fu_591_p2__1_carry_i_5_n_12,inIdx_4_fu_591_p2__1_carry_i_6_n_12,inIdx_4_fu_591_p2__1_carry_i_7_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 inIdx_4_fu_591_p2__1_carry__0
       (.CI(inIdx_4_fu_591_p2__1_carry_n_12),
        .CO({inIdx_4_fu_591_p2__1_carry__0_n_12,inIdx_4_fu_591_p2__1_carry__0_n_13,inIdx_4_fu_591_p2__1_carry__0_n_14,inIdx_4_fu_591_p2__1_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({inIdx_4_fu_591_p2__1_carry__0_i_1_n_12,inIdx_4_fu_591_p2__1_carry__0_i_2_n_12,inIdx_4_fu_591_p2__1_carry__0_i_3_n_12,inIdx_4_fu_591_p2__1_carry__0_i_4_n_12}),
        .O(inIdx_4_fu_591_p2[7:4]),
        .S({inIdx_4_fu_591_p2__1_carry__0_i_5_n_12,inIdx_4_fu_591_p2__1_carry__0_i_6_n_12,inIdx_4_fu_591_p2__1_carry__0_i_7_n_12,inIdx_4_fu_591_p2__1_carry__0_i_8_n_12}));
  LUT6 #(
    .INIT(64'h00000000E8EEE888)) 
    inIdx_4_fu_591_p2__1_carry__0_i_1
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_9_n_12),
        .I1(inIdx_fu_116[5]),
        .I2(nextLenOffsetValue_fu_152[37]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[31]),
        .I5(inIdx_4_fu_591_p2__1_carry__0_i_10_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_1_n_12));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    inIdx_4_fu_591_p2__1_carry__0_i_10
       (.I0(out[6]),
        .I1(nextLenOffsetValue_fu_152[6]),
        .I2(nextLenOffsetValue_fu_152[38]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[32]),
        .I5(inIdx_fu_116[6]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_10_n_12));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inIdx_4_fu_591_p2__1_carry__0_i_11
       (.I0(nextLenOffsetValue_fu_152[4]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[4]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_11_n_12));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    inIdx_4_fu_591_p2__1_carry__0_i_12
       (.I0(out[5]),
        .I1(nextLenOffsetValue_fu_152[5]),
        .I2(nextLenOffsetValue_fu_152[37]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[31]),
        .I5(inIdx_fu_116[5]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_12_n_12));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    inIdx_4_fu_591_p2__1_carry__0_i_13
       (.I0(out[4]),
        .I1(nextLenOffsetValue_fu_152[4]),
        .I2(nextLenOffsetValue_fu_152[36]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[30]),
        .I5(inIdx_fu_116[4]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_13_n_12));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    inIdx_4_fu_591_p2__1_carry__0_i_14
       (.I0(out[31]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[37]),
        .I3(inIdx_fu_116[5]),
        .I4(nextLenOffsetValue_fu_152[5]),
        .I5(out[5]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_14_n_12));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inIdx_4_fu_591_p2__1_carry__0_i_15
       (.I0(nextLenOffsetValue_fu_152[6]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[6]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_15_n_12));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    inIdx_4_fu_591_p2__1_carry__0_i_16
       (.I0(out[7]),
        .I1(nextLenOffsetValue_fu_152[7]),
        .I2(nextLenOffsetValue_fu_152[39]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[33]),
        .I5(inIdx_fu_116[7]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_16_n_12));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    inIdx_4_fu_591_p2__1_carry__0_i_17
       (.I0(out[30]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[36]),
        .I3(inIdx_fu_116[4]),
        .I4(nextLenOffsetValue_fu_152[4]),
        .I5(out[4]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_17_n_12));
  LUT6 #(
    .INIT(64'hFEAEAE0EF8A8A808)) 
    inIdx_4_fu_591_p2__1_carry__0_i_18
       (.I0(inIdx_fu_116[3]),
        .I1(out[29]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(nextLenOffsetValue_fu_152[35]),
        .I4(nextLenOffsetValue_fu_152[3]),
        .I5(out[3]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_18_n_12));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h47)) 
    inIdx_4_fu_591_p2__1_carry__0_i_19
       (.I0(nextLenOffsetValue_fu_152[34]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[28]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_19_n_12));
  LUT6 #(
    .INIT(64'h00000000E8EEE888)) 
    inIdx_4_fu_591_p2__1_carry__0_i_2
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_11_n_12),
        .I1(inIdx_fu_116[4]),
        .I2(nextLenOffsetValue_fu_152[36]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[30]),
        .I5(inIdx_4_fu_591_p2__1_carry__0_i_12_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_2_n_12));
  LUT5 #(
    .INIT(32'h45557555)) 
    inIdx_4_fu_591_p2__1_carry__0_i_20
       (.I0(nextLenOffsetValue_fu_152[35]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[29]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_20_n_12));
  LUT6 #(
    .INIT(64'h00000000EFEA8A80)) 
    inIdx_4_fu_591_p2__1_carry__0_i_3
       (.I0(\extra_match_len_fu_120[0]_i_4_n_12 ),
        .I1(nextLenOffsetValue_fu_152[35]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(out[29]),
        .I4(inIdx_fu_116[3]),
        .I5(inIdx_4_fu_591_p2__1_carry__0_i_13_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_3_n_12));
  LUT5 #(
    .INIT(32'h0000EFEA)) 
    inIdx_4_fu_591_p2__1_carry__0_i_4
       (.I0(inIdx_fu_116[2]),
        .I1(nextLenOffsetValue_fu_152[34]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(out[28]),
        .I4(inIdx_4_fu_591_p2__1_carry_i_8_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_4_n_12));
  LUT5 #(
    .INIT(32'h7EE88117)) 
    inIdx_4_fu_591_p2__1_carry__0_i_5
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_14_n_12),
        .I1(inIdx_4_fu_591_p2__1_carry__0_i_15_n_12),
        .I2(inIdx_fu_116[6]),
        .I3(zext_ln153_1_fu_571_p1[6]),
        .I4(inIdx_4_fu_591_p2__1_carry__0_i_16_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_5_n_12));
  LUT5 #(
    .INIT(32'h7EE88117)) 
    inIdx_4_fu_591_p2__1_carry__0_i_6
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_17_n_12),
        .I1(inIdx_4_fu_591_p2__1_carry__0_i_9_n_12),
        .I2(inIdx_fu_116[5]),
        .I3(zext_ln153_1_fu_571_p1[5]),
        .I4(inIdx_4_fu_591_p2__1_carry__0_i_10_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_6_n_12));
  LUT5 #(
    .INIT(32'h7EE88117)) 
    inIdx_4_fu_591_p2__1_carry__0_i_7
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_18_n_12),
        .I1(inIdx_4_fu_591_p2__1_carry__0_i_11_n_12),
        .I2(inIdx_fu_116[4]),
        .I3(zext_ln153_1_fu_571_p1[4]),
        .I4(inIdx_4_fu_591_p2__1_carry__0_i_12_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_7_n_12));
  LUT6 #(
    .INIT(64'hFD2FD0FD02D02F02)) 
    inIdx_4_fu_591_p2__1_carry__0_i_8
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_19_n_12),
        .I1(inIdx_fu_116[2]),
        .I2(\extra_match_len_fu_120[0]_i_4_n_12 ),
        .I3(inIdx_4_fu_591_p2__1_carry__0_i_20_n_12),
        .I4(inIdx_fu_116[3]),
        .I5(inIdx_4_fu_591_p2__1_carry__0_i_13_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_8_n_12));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inIdx_4_fu_591_p2__1_carry__0_i_9
       (.I0(nextLenOffsetValue_fu_152[5]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[5]),
        .O(inIdx_4_fu_591_p2__1_carry__0_i_9_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 inIdx_4_fu_591_p2__1_carry__1
       (.CI(inIdx_4_fu_591_p2__1_carry__0_n_12),
        .CO({inIdx_4_fu_591_p2__1_carry__1_n_12,inIdx_4_fu_591_p2__1_carry__1_n_13,inIdx_4_fu_591_p2__1_carry__1_n_14,inIdx_4_fu_591_p2__1_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({inIdx_4_fu_591_p2__1_carry__1_i_1_n_12,inIdx_4_fu_591_p2__1_carry__1_i_2_n_12,inIdx_4_fu_591_p2__1_carry__1_i_3_n_12,inIdx_4_fu_591_p2__1_carry__1_i_4_n_12}),
        .O(inIdx_4_fu_591_p2[11:8]),
        .S({inIdx_4_fu_591_p2__1_carry__1_i_5_n_12,inIdx_4_fu_591_p2__1_carry__1_i_6_n_12,inIdx_4_fu_591_p2__1_carry__1_i_7_n_12,inIdx_4_fu_591_p2__1_carry__1_i_8_n_12}));
  LUT5 #(
    .INIT(32'h47B80000)) 
    inIdx_4_fu_591_p2__1_carry__1_i_1
       (.I0(nextLenOffsetValue_fu_152[42]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[36]),
        .I3(inIdx_fu_116[10]),
        .I4(inIdx_4_fu_591_p2__1_carry__1_i_9_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inIdx_4_fu_591_p2__1_carry__1_i_10
       (.I0(nextLenOffsetValue_fu_152[8]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[8]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_10_n_12));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    inIdx_4_fu_591_p2__1_carry__1_i_11
       (.I0(out[9]),
        .I1(nextLenOffsetValue_fu_152[9]),
        .I2(nextLenOffsetValue_fu_152[41]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[35]),
        .I5(inIdx_fu_116[9]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_11_n_12));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    inIdx_4_fu_591_p2__1_carry__1_i_12
       (.I0(out[33]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[39]),
        .I3(inIdx_fu_116[7]),
        .I4(nextLenOffsetValue_fu_152[7]),
        .I5(out[7]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_12_n_12));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inIdx_4_fu_591_p2__1_carry__1_i_13
       (.I0(nextLenOffsetValue_fu_152[43]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[37]),
        .O(zext_ln153_1_fu_571_p1[11]));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    inIdx_4_fu_591_p2__1_carry__1_i_14
       (.I0(out[32]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[38]),
        .I3(inIdx_fu_116[6]),
        .I4(nextLenOffsetValue_fu_152[6]),
        .I5(out[6]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_14_n_12));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inIdx_4_fu_591_p2__1_carry__1_i_15
       (.I0(nextLenOffsetValue_fu_152[7]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[7]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_15_n_12));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    inIdx_4_fu_591_p2__1_carry__1_i_16
       (.I0(out[8]),
        .I1(nextLenOffsetValue_fu_152[8]),
        .I2(nextLenOffsetValue_fu_152[40]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[34]),
        .I5(inIdx_fu_116[8]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_16_n_12));
  LUT6 #(
    .INIT(64'h00000000E8EEE888)) 
    inIdx_4_fu_591_p2__1_carry__1_i_2
       (.I0(inIdx_4_fu_591_p2__1_carry__1_i_10_n_12),
        .I1(inIdx_fu_116[8]),
        .I2(nextLenOffsetValue_fu_152[40]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[34]),
        .I5(inIdx_4_fu_591_p2__1_carry__1_i_11_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_2_n_12));
  LUT6 #(
    .INIT(64'h8882228222288828)) 
    inIdx_4_fu_591_p2__1_carry__1_i_3
       (.I0(inIdx_4_fu_591_p2__1_carry__1_i_12_n_12),
        .I1(inIdx_fu_116[8]),
        .I2(out[34]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(nextLenOffsetValue_fu_152[40]),
        .I5(inIdx_4_fu_591_p2__1_carry__1_i_10_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000E8EEE888)) 
    inIdx_4_fu_591_p2__1_carry__1_i_4
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_15_n_12),
        .I1(inIdx_fu_116[6]),
        .I2(nextLenOffsetValue_fu_152[38]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[32]),
        .I5(inIdx_4_fu_591_p2__1_carry__0_i_16_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_4_n_12));
  LUT5 #(
    .INIT(32'h69969696)) 
    inIdx_4_fu_591_p2__1_carry__1_i_5
       (.I0(inIdx_4_fu_591_p2__1_carry__1_i_1_n_12),
        .I1(inIdx_fu_116[11]),
        .I2(zext_ln153_1_fu_571_p1[11]),
        .I3(inIdx_fu_116[10]),
        .I4(zext_ln153_1_fu_571_p1[10]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_5_n_12));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    inIdx_4_fu_591_p2__1_carry__1_i_6
       (.I0(inIdx_4_fu_591_p2__1_carry__1_i_2_n_12),
        .I1(inIdx_4_fu_591_p2__1_carry__1_i_9_n_12),
        .I2(inIdx_fu_116[10]),
        .I3(out[36]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_26),
        .I5(nextLenOffsetValue_fu_152[42]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_6_n_12));
  LUT5 #(
    .INIT(32'h7EE88117)) 
    inIdx_4_fu_591_p2__1_carry__1_i_7
       (.I0(inIdx_4_fu_591_p2__1_carry__1_i_12_n_12),
        .I1(inIdx_4_fu_591_p2__1_carry__1_i_10_n_12),
        .I2(inIdx_fu_116[8]),
        .I3(zext_ln153_1_fu_571_p1[8]),
        .I4(inIdx_4_fu_591_p2__1_carry__1_i_11_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_7_n_12));
  LUT5 #(
    .INIT(32'h7EE88117)) 
    inIdx_4_fu_591_p2__1_carry__1_i_8
       (.I0(inIdx_4_fu_591_p2__1_carry__1_i_14_n_12),
        .I1(inIdx_4_fu_591_p2__1_carry__1_i_15_n_12),
        .I2(inIdx_fu_116[7]),
        .I3(zext_ln153_1_fu_571_p1[7]),
        .I4(inIdx_4_fu_591_p2__1_carry__1_i_16_n_12),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_8_n_12));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    inIdx_4_fu_591_p2__1_carry__1_i_9
       (.I0(out[35]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[41]),
        .I3(inIdx_fu_116[9]),
        .I4(nextLenOffsetValue_fu_152[9]),
        .I5(out[9]),
        .O(inIdx_4_fu_591_p2__1_carry__1_i_9_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 inIdx_4_fu_591_p2__1_carry__2
       (.CI(inIdx_4_fu_591_p2__1_carry__1_n_12),
        .CO({inIdx_4_fu_591_p2__1_carry__2_n_12,inIdx_4_fu_591_p2__1_carry__2_n_13,inIdx_4_fu_591_p2__1_carry__2_n_14,inIdx_4_fu_591_p2__1_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({inIdx_4_fu_591_p2__1_carry__2_i_1_n_12,inIdx_4_fu_591_p2__1_carry__2_i_2_n_12,inIdx_4_fu_591_p2__1_carry__2_i_3_n_12,inIdx_4_fu_591_p2__1_carry__2_i_4_n_12}),
        .O(inIdx_4_fu_591_p2[15:12]),
        .S({inIdx_4_fu_591_p2__1_carry__2_i_5_n_12,inIdx_4_fu_591_p2__1_carry__2_i_6_n_12,inIdx_4_fu_591_p2__1_carry__2_i_7_n_12,inIdx_4_fu_591_p2__1_carry__2_i_8_n_12}));
  LUT6 #(
    .INIT(64'h0000B800B8000000)) 
    inIdx_4_fu_591_p2__1_carry__2_i_1
       (.I0(nextLenOffsetValue_fu_152[45]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[39]),
        .I3(inIdx_fu_116[13]),
        .I4(zext_ln153_1_fu_571_p1[14]),
        .I5(inIdx_fu_116[14]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inIdx_4_fu_591_p2__1_carry__2_i_10
       (.I0(nextLenOffsetValue_fu_152[47]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[41]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_10_n_12));
  LUT6 #(
    .INIT(64'h0000B800B8000000)) 
    inIdx_4_fu_591_p2__1_carry__2_i_2
       (.I0(nextLenOffsetValue_fu_152[44]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[38]),
        .I3(inIdx_fu_116[12]),
        .I4(zext_ln153_1_fu_571_p1[13]),
        .I5(inIdx_fu_116[13]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_2_n_12));
  LUT6 #(
    .INIT(64'h0800088880888000)) 
    inIdx_4_fu_591_p2__1_carry__2_i_3
       (.I0(zext_ln153_1_fu_571_p1[11]),
        .I1(inIdx_fu_116[11]),
        .I2(nextLenOffsetValue_fu_152[44]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[38]),
        .I5(inIdx_fu_116[12]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_3_n_12));
  LUT6 #(
    .INIT(64'h0000B800B8000000)) 
    inIdx_4_fu_591_p2__1_carry__2_i_4
       (.I0(nextLenOffsetValue_fu_152[42]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[36]),
        .I3(inIdx_fu_116[10]),
        .I4(zext_ln153_1_fu_571_p1[11]),
        .I5(inIdx_fu_116[11]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_4_n_12));
  LUT5 #(
    .INIT(32'h69969696)) 
    inIdx_4_fu_591_p2__1_carry__2_i_5
       (.I0(inIdx_4_fu_591_p2__1_carry__2_i_1_n_12),
        .I1(inIdx_fu_116[15]),
        .I2(inIdx_4_fu_591_p2__1_carry__2_i_10_n_12),
        .I3(inIdx_fu_116[14]),
        .I4(zext_ln153_1_fu_571_p1[14]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_5_n_12));
  LUT5 #(
    .INIT(32'h69969696)) 
    inIdx_4_fu_591_p2__1_carry__2_i_6
       (.I0(inIdx_4_fu_591_p2__1_carry__2_i_2_n_12),
        .I1(inIdx_fu_116[14]),
        .I2(zext_ln153_1_fu_571_p1[14]),
        .I3(inIdx_fu_116[13]),
        .I4(zext_ln153_1_fu_571_p1[13]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_6_n_12));
  LUT5 #(
    .INIT(32'h69969696)) 
    inIdx_4_fu_591_p2__1_carry__2_i_7
       (.I0(inIdx_4_fu_591_p2__1_carry__2_i_3_n_12),
        .I1(inIdx_fu_116[13]),
        .I2(zext_ln153_1_fu_571_p1[13]),
        .I3(inIdx_fu_116[12]),
        .I4(zext_ln153_1_fu_571_p1[12]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_7_n_12));
  LUT5 #(
    .INIT(32'h69969696)) 
    inIdx_4_fu_591_p2__1_carry__2_i_8
       (.I0(inIdx_4_fu_591_p2__1_carry__2_i_4_n_12),
        .I1(inIdx_fu_116[12]),
        .I2(zext_ln153_1_fu_571_p1[12]),
        .I3(inIdx_fu_116[11]),
        .I4(zext_ln153_1_fu_571_p1[11]),
        .O(inIdx_4_fu_591_p2__1_carry__2_i_8_n_12));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inIdx_4_fu_591_p2__1_carry__2_i_9
       (.I0(nextLenOffsetValue_fu_152[46]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[40]),
        .O(zext_ln153_1_fu_571_p1[14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 inIdx_4_fu_591_p2__1_carry__3
       (.CI(inIdx_4_fu_591_p2__1_carry__2_n_12),
        .CO({inIdx_4_fu_591_p2__1_carry__3_n_12,inIdx_4_fu_591_p2__1_carry__3_n_13,inIdx_4_fu_591_p2__1_carry__3_n_14,inIdx_4_fu_591_p2__1_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,inIdx_fu_116[17],inIdx_4_fu_591_p2__1_carry__3_i_1_n_12}),
        .O(inIdx_4_fu_591_p2[19:16]),
        .S({inIdx_fu_116[19:18],inIdx_4_fu_591_p2__1_carry__3_i_2_n_12,inIdx_4_fu_591_p2__1_carry__3_i_3_n_12}));
  LUT6 #(
    .INIT(64'h0800088880888000)) 
    inIdx_4_fu_591_p2__1_carry__3_i_1
       (.I0(zext_ln153_1_fu_571_p1[14]),
        .I1(inIdx_fu_116[14]),
        .I2(nextLenOffsetValue_fu_152[47]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[41]),
        .I5(inIdx_fu_116[15]),
        .O(inIdx_4_fu_591_p2__1_carry__3_i_1_n_12));
  LUT6 #(
    .INIT(64'h57F7FFFFA8080000)) 
    inIdx_4_fu_591_p2__1_carry__3_i_2
       (.I0(inIdx_fu_116[15]),
        .I1(out[41]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(nextLenOffsetValue_fu_152[47]),
        .I4(inIdx_fu_116[16]),
        .I5(inIdx_fu_116[17]),
        .O(inIdx_4_fu_591_p2__1_carry__3_i_2_n_12));
  LUT5 #(
    .INIT(32'h077FF880)) 
    inIdx_4_fu_591_p2__1_carry__3_i_3
       (.I0(inIdx_fu_116[14]),
        .I1(zext_ln153_1_fu_571_p1[14]),
        .I2(inIdx_fu_116[15]),
        .I3(inIdx_4_fu_591_p2__1_carry__2_i_10_n_12),
        .I4(inIdx_fu_116[16]),
        .O(inIdx_4_fu_591_p2__1_carry__3_i_3_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 inIdx_4_fu_591_p2__1_carry__4
       (.CI(inIdx_4_fu_591_p2__1_carry__3_n_12),
        .CO({inIdx_4_fu_591_p2__1_carry__4_n_12,inIdx_4_fu_591_p2__1_carry__4_n_13,inIdx_4_fu_591_p2__1_carry__4_n_14,inIdx_4_fu_591_p2__1_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inIdx_4_fu_591_p2[23:20]),
        .S(inIdx_fu_116[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 inIdx_4_fu_591_p2__1_carry__5
       (.CI(inIdx_4_fu_591_p2__1_carry__4_n_12),
        .CO({inIdx_4_fu_591_p2__1_carry__5_n_12,inIdx_4_fu_591_p2__1_carry__5_n_13,inIdx_4_fu_591_p2__1_carry__5_n_14,inIdx_4_fu_591_p2__1_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inIdx_4_fu_591_p2[27:24]),
        .S(inIdx_fu_116[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 inIdx_4_fu_591_p2__1_carry__6
       (.CI(inIdx_4_fu_591_p2__1_carry__5_n_12),
        .CO({NLW_inIdx_4_fu_591_p2__1_carry__6_CO_UNCONNECTED[3],inIdx_4_fu_591_p2__1_carry__6_n_13,inIdx_4_fu_591_p2__1_carry__6_n_14,inIdx_4_fu_591_p2__1_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inIdx_4_fu_591_p2[31:28]),
        .S(inIdx_fu_116[31:28]));
  LUT6 #(
    .INIT(64'hC0AAC0000C000CAA)) 
    inIdx_4_fu_591_p2__1_carry_i_1
       (.I0(out[2]),
        .I1(nextLenOffsetValue_fu_152[2]),
        .I2(nextLenOffsetValue_fu_152[34]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[28]),
        .I5(inIdx_fu_116[2]),
        .O(inIdx_4_fu_591_p2__1_carry_i_1_n_12));
  LUT6 #(
    .INIT(64'h5A5A3CC3A5A53CC3)) 
    inIdx_4_fu_591_p2__1_carry_i_2
       (.I0(nextLenOffsetValue_fu_152[34]),
        .I1(out[28]),
        .I2(inIdx_fu_116[2]),
        .I3(out[2]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_26),
        .I5(nextLenOffsetValue_fu_152[2]),
        .O(inIdx_4_fu_591_p2__1_carry_i_2_n_12));
  LUT6 #(
    .INIT(64'hFEAEAE0EF8A8A808)) 
    inIdx_4_fu_591_p2__1_carry_i_3
       (.I0(inIdx_fu_116[0]),
        .I1(out[26]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(nextLenOffsetValue_fu_152[32]),
        .I4(nextLenOffsetValue_fu_152[0]),
        .I5(out[0]),
        .O(inIdx_4_fu_591_p2__1_carry_i_3_n_12));
  LUT6 #(
    .INIT(64'h6666666666699969)) 
    inIdx_4_fu_591_p2__1_carry_i_4
       (.I0(inIdx_4_fu_591_p2__1_carry_i_1_n_12),
        .I1(inIdx_4_fu_591_p2__1_carry_i_8_n_12),
        .I2(out[28]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(nextLenOffsetValue_fu_152[34]),
        .I5(inIdx_fu_116[2]),
        .O(inIdx_4_fu_591_p2__1_carry_i_4_n_12));
  LUT6 #(
    .INIT(64'h565556666A666AAA)) 
    inIdx_4_fu_591_p2__1_carry_i_5
       (.I0(inIdx_4_fu_591_p2__1_carry_i_2_n_12),
        .I1(inIdx_fu_116[1]),
        .I2(nextLenOffsetValue_fu_152[33]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[27]),
        .I5(\extra_match_len_fu_120[0]_i_3_n_12 ),
        .O(inIdx_4_fu_591_p2__1_carry_i_5_n_12));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    inIdx_4_fu_591_p2__1_carry_i_6
       (.I0(inIdx_4_fu_591_p2__1_carry_i_3_n_12),
        .I1(inIdx_fu_116[1]),
        .I2(out[27]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(nextLenOffsetValue_fu_152[33]),
        .I5(\extra_match_len_fu_120[0]_i_3_n_12 ),
        .O(inIdx_4_fu_591_p2__1_carry_i_6_n_12));
  LUT6 #(
    .INIT(64'hC3AAC3553C553CAA)) 
    inIdx_4_fu_591_p2__1_carry_i_7
       (.I0(out[0]),
        .I1(nextLenOffsetValue_fu_152[0]),
        .I2(nextLenOffsetValue_fu_152[32]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[26]),
        .I5(inIdx_fu_116[0]),
        .O(inIdx_4_fu_591_p2__1_carry_i_7_n_12));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    inIdx_4_fu_591_p2__1_carry_i_8
       (.I0(out[3]),
        .I1(nextLenOffsetValue_fu_152[3]),
        .I2(nextLenOffsetValue_fu_152[35]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[29]),
        .I5(inIdx_fu_116[3]),
        .O(inIdx_4_fu_591_p2__1_carry_i_8_n_12));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[0]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [0]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[0]),
        .O(inIdx_5_fu_627_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[10]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [10]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[10]),
        .O(inIdx_5_fu_627_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[11]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [11]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[11]),
        .O(inIdx_5_fu_627_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[12]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [12]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[12]),
        .O(inIdx_5_fu_627_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[13]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [13]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[13]),
        .O(inIdx_5_fu_627_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[14]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [14]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[14]),
        .O(inIdx_5_fu_627_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[15]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [15]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[15]),
        .O(inIdx_5_fu_627_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[16]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [16]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[16]),
        .O(inIdx_5_fu_627_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[17]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [17]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[17]),
        .O(inIdx_5_fu_627_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[18]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [18]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[18]),
        .O(inIdx_5_fu_627_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[19]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [19]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[19]),
        .O(inIdx_5_fu_627_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[1]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [1]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[1]),
        .O(inIdx_5_fu_627_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[20]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [20]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[20]),
        .O(inIdx_5_fu_627_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[21]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [21]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[21]),
        .O(inIdx_5_fu_627_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[22]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [22]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[22]),
        .O(inIdx_5_fu_627_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[23]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [23]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[23]),
        .O(inIdx_5_fu_627_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[24]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [24]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[24]),
        .O(inIdx_5_fu_627_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[25]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [25]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[25]),
        .O(inIdx_5_fu_627_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[26]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [26]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[26]),
        .O(inIdx_5_fu_627_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[27]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [27]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[27]),
        .O(inIdx_5_fu_627_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[28]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [28]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[28]),
        .O(inIdx_5_fu_627_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[29]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [29]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[29]),
        .O(inIdx_5_fu_627_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[2]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [2]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[2]),
        .O(inIdx_5_fu_627_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[30]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [30]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[30]),
        .O(inIdx_5_fu_627_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[31]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [31]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[31]),
        .O(inIdx_5_fu_627_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[3]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [3]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[3]),
        .O(inIdx_5_fu_627_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[4]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [4]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[4]),
        .O(inIdx_5_fu_627_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[5]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [5]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[5]),
        .O(inIdx_5_fu_627_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[6]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [6]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[6]),
        .O(inIdx_5_fu_627_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[7]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [7]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[7]),
        .O(inIdx_5_fu_627_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[8]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [8]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[8]),
        .O(inIdx_5_fu_627_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inIdx_fu_116[9]_i_1 
       (.I0(\inIdx_fu_116_reg[31]_0 [9]),
        .I1(\lit_ending_fu_124[0]_i_7_n_12 ),
        .I2(inIdx_4_fu_591_p2[9]),
        .O(inIdx_5_fu_627_p3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[0]),
        .Q(inIdx_fu_116[0]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[10]),
        .Q(inIdx_fu_116[10]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[11]),
        .Q(inIdx_fu_116[11]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[12]),
        .Q(inIdx_fu_116[12]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[13]),
        .Q(inIdx_fu_116[13]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[14]),
        .Q(inIdx_fu_116[14]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[15]),
        .Q(inIdx_fu_116[15]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[16] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[16]),
        .Q(inIdx_fu_116[16]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[17] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[17]),
        .Q(inIdx_fu_116[17]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[18] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[18]),
        .Q(inIdx_fu_116[18]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[19] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[19]),
        .Q(inIdx_fu_116[19]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[1]),
        .Q(inIdx_fu_116[1]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[20] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[20]),
        .Q(inIdx_fu_116[20]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[21] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[21]),
        .Q(inIdx_fu_116[21]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[22] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[22]),
        .Q(inIdx_fu_116[22]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[23] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[23]),
        .Q(inIdx_fu_116[23]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[24] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[24]),
        .Q(inIdx_fu_116[24]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[25] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[25]),
        .Q(inIdx_fu_116[25]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[26] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[26]),
        .Q(inIdx_fu_116[26]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[27] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[27]),
        .Q(inIdx_fu_116[27]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[28] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[28]),
        .Q(inIdx_fu_116[28]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[29] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[29]),
        .Q(inIdx_fu_116[29]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[2]),
        .Q(inIdx_fu_116[2]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[30] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[30]),
        .Q(inIdx_fu_116[30]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[31] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[31]),
        .Q(inIdx_fu_116[31]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[3]),
        .Q(inIdx_fu_116[3]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[4]),
        .Q(inIdx_fu_116[4]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[5]),
        .Q(inIdx_fu_116[5]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[6]),
        .Q(inIdx_fu_116[6]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[7]),
        .Q(inIdx_fu_116[7]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[8]),
        .Q(inIdx_fu_116[8]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \inIdx_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(inIdx_5_fu_627_p3[9]),
        .Q(inIdx_fu_116[9]),
        .R(extra_match_len_fu_1204_out));
  LUT2 #(
    .INIT(4'h2)) 
    \lit_ending_fu_124[0]_i_1 
       (.I0(\lit_length_fu_136[15]_i_4_n_12 ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(inIdx_fu_116_2));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_ending_fu_124[0]_i_10 
       (.I0(nextLenOffsetValue_fu_152[30]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[24]),
        .O(match_off_tmp_fu_353_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \lit_ending_fu_124[0]_i_11 
       (.I0(out[5]),
        .I1(nextLenOffsetValue_fu_152[5]),
        .I2(out[4]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(nextLenOffsetValue_fu_152[4]),
        .O(\lit_ending_fu_124[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \lit_ending_fu_124[0]_i_12 
       (.I0(\lit_ending_fu_124[0]_i_23_n_12 ),
        .I1(nextLenOffsetValue_fu_152[8]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(out[8]),
        .I4(nextLenOffsetValue_fu_152[9]),
        .I5(out[9]),
        .O(\lit_ending_fu_124[0]_i_12_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_ending_fu_124[0]_i_13 
       (.I0(nextLenOffsetValue_fu_152[21]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[15]),
        .O(match_off_tmp_fu_353_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_ending_fu_124[0]_i_14 
       (.I0(nextLenOffsetValue_fu_152[31]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[25]),
        .O(match_off_tmp_fu_353_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_ending_fu_124[0]_i_15 
       (.I0(nextLenOffsetValue_fu_152[19]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[13]),
        .O(match_off_tmp_fu_353_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_ending_fu_124[0]_i_16 
       (.I0(nextLenOffsetValue_fu_152[25]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[19]),
        .O(match_off_tmp_fu_353_p3[9]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \lit_ending_fu_124[0]_i_17 
       (.I0(out[14]),
        .I1(nextLenOffsetValue_fu_152[20]),
        .I2(out[12]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(nextLenOffsetValue_fu_152[18]),
        .O(\lit_ending_fu_124[0]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \lit_ending_fu_124[0]_i_18 
       (.I0(nextLenOffsetValue_fu_152[28]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[22]),
        .I3(\extra_match_len_fu_120[0]_i_3_n_12 ),
        .I4(match_off_tmp_fu_353_p3[14]),
        .I5(\extra_match_len_fu_120[0]_i_2_n_12 ),
        .O(\lit_ending_fu_124[0]_i_18_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFD5FFFF)) 
    \lit_ending_fu_124[0]_i_19 
       (.I0(match_off_tmp_fu_353_p3[3]),
        .I1(nextLenOffsetValue_fu_152[22]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(out[16]),
        .I4(match_off_tmp_fu_353_p3[0]),
        .I5(match_off_tmp_fu_353_p3[5]),
        .O(\lit_ending_fu_124[0]_i_19_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0002)) 
    \lit_ending_fu_124[0]_i_2 
       (.I0(\lit_ending_fu_124[0]_i_3_n_12 ),
        .I1(\lit_ending_fu_124[0]_i_4_n_12 ),
        .I2(\lit_ending_fu_124[0]_i_5_n_12 ),
        .I3(\lit_ending_fu_124[0]_i_6_n_12 ),
        .I4(lit_ending_fu_124),
        .I5(\lit_ending_fu_124[0]_i_7_n_12 ),
        .O(lit_ending_3_fu_640_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFD5FFFF)) 
    \lit_ending_fu_124[0]_i_20 
       (.I0(match_off_tmp_fu_353_p3[8]),
        .I1(nextLenOffsetValue_fu_152[23]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(out[17]),
        .I4(match_off_tmp_fu_353_p3[9]),
        .I5(match_off_tmp_fu_353_p3[15]),
        .O(\lit_ending_fu_124[0]_i_20_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \lit_ending_fu_124[0]_i_21 
       (.I0(\extra_match_len_fu_120[0]_i_6_n_12 ),
        .I1(inIdx_4_fu_591_p2__1_carry__1_i_10_n_12),
        .I2(\lit_ending_fu_124[0]_i_17_n_12 ),
        .I3(add_ln193_fu_744_p2_carry_i_1_n_12),
        .I4(\extra_match_len_fu_120[0]_i_4_n_12 ),
        .I5(\lit_ending_fu_124[0]_i_23_n_12 ),
        .O(\lit_ending_fu_124[0]_i_21_n_12 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \lit_ending_fu_124[0]_i_22 
       (.I0(out[20]),
        .I1(nextLenOffsetValue_fu_152[26]),
        .I2(out[11]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(nextLenOffsetValue_fu_152[17]),
        .O(\lit_ending_fu_124[0]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \lit_ending_fu_124[0]_i_23 
       (.I0(out[7]),
        .I1(nextLenOffsetValue_fu_152[7]),
        .I2(out[6]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(nextLenOffsetValue_fu_152[6]),
        .O(\lit_ending_fu_124[0]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_ending_fu_124[0]_i_24 
       (.I0(nextLenOffsetValue_fu_152[24]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[18]),
        .O(match_off_tmp_fu_353_p3[8]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \lit_ending_fu_124[0]_i_3 
       (.I0(\lit_ending_fu_124[0]_i_8_n_12 ),
        .I1(match_off_tmp_fu_353_p3[12]),
        .I2(\extra_match_len_fu_120[0]_i_3_n_12 ),
        .I3(match_off_tmp_fu_353_p3[14]),
        .I4(\extra_match_len_fu_120[0]_i_2_n_12 ),
        .I5(\lit_ending_fu_124[0]_i_11_n_12 ),
        .O(\lit_ending_fu_124[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lit_ending_fu_124[0]_i_4 
       (.I0(\lit_ending_fu_124[0]_i_12_n_12 ),
        .I1(add_ln193_fu_744_p2_carry_i_1_n_12),
        .I2(match_off_tmp_fu_353_p3[5]),
        .I3(\extra_match_len_fu_120[0]_i_4_n_12 ),
        .I4(match_off_tmp_fu_353_p3[15]),
        .O(\lit_ending_fu_124[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \lit_ending_fu_124[0]_i_5 
       (.I0(nextLenOffsetValue_fu_152[23]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[17]),
        .I3(match_off_tmp_fu_353_p3[0]),
        .I4(match_off_tmp_fu_353_p3[3]),
        .I5(match_off_tmp_fu_353_p3[9]),
        .O(\lit_ending_fu_124[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \lit_ending_fu_124[0]_i_6 
       (.I0(\lit_ending_fu_124[0]_i_17_n_12 ),
        .I1(nextLenOffsetValue_fu_152[22]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_26),
        .I3(out[16]),
        .I4(nextLenOffsetValue_fu_152[24]),
        .I5(out[18]),
        .O(\lit_ending_fu_124[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \lit_ending_fu_124[0]_i_7 
       (.I0(\lit_ending_fu_124[0]_i_11_n_12 ),
        .I1(\lit_ending_fu_124[0]_i_18_n_12 ),
        .I2(\lit_ending_fu_124[0]_i_8_n_12 ),
        .I3(\lit_ending_fu_124[0]_i_19_n_12 ),
        .I4(\lit_ending_fu_124[0]_i_20_n_12 ),
        .I5(\lit_ending_fu_124[0]_i_21_n_12 ),
        .O(\lit_ending_fu_124[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \lit_ending_fu_124[0]_i_8 
       (.I0(nextLenOffsetValue_fu_152[27]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[21]),
        .I3(nextLenOffsetValue_fu_152[29]),
        .I4(out[23]),
        .I5(\lit_ending_fu_124[0]_i_22_n_12 ),
        .O(\lit_ending_fu_124[0]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_ending_fu_124[0]_i_9 
       (.I0(nextLenOffsetValue_fu_152[28]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[22]),
        .O(match_off_tmp_fu_353_p3[12]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_ending_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(lit_ending_3_fu_640_p2),
        .Q(lit_ending_fu_124),
        .R(extra_match_len_fu_1204_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 lit_length_2_fu_684_p2_carry
       (.CI(1'b0),
        .CO({lit_length_2_fu_684_p2_carry_n_12,lit_length_2_fu_684_p2_carry_n_13,lit_length_2_fu_684_p2_carry_n_14,lit_length_2_fu_684_p2_carry_n_15}),
        .CYINIT(zext_ln153_1_fu_571_p1[0]),
        .DI({zext_ln153_1_fu_571_p1[4],1'b0,1'b0,1'b0}),
        .O(lit_length_2_fu_684_p2[4:1]),
        .S({lit_length_2_fu_684_p2_carry_i_3_n_12,zext_ln153_1_fu_571_p1[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 lit_length_2_fu_684_p2_carry__0
       (.CI(lit_length_2_fu_684_p2_carry_n_12),
        .CO({lit_length_2_fu_684_p2_carry__0_n_12,lit_length_2_fu_684_p2_carry__0_n_13,lit_length_2_fu_684_p2_carry__0_n_14,lit_length_2_fu_684_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(zext_ln153_1_fu_571_p1[8:5]),
        .O(lit_length_2_fu_684_p2[8:5]),
        .S({lit_length_2_fu_684_p2_carry__0_i_5_n_12,lit_length_2_fu_684_p2_carry__0_i_6_n_12,lit_length_2_fu_684_p2_carry__0_i_7_n_12,lit_length_2_fu_684_p2_carry__0_i_8_n_12}));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry__0_i_1
       (.I0(nextLenOffsetValue_fu_152[40]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[34]),
        .O(zext_ln153_1_fu_571_p1[8]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry__0_i_2
       (.I0(nextLenOffsetValue_fu_152[39]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[33]),
        .O(zext_ln153_1_fu_571_p1[7]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry__0_i_3
       (.I0(nextLenOffsetValue_fu_152[38]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[32]),
        .O(zext_ln153_1_fu_571_p1[6]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry__0_i_4
       (.I0(nextLenOffsetValue_fu_152[37]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[31]),
        .O(zext_ln153_1_fu_571_p1[5]));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__0_i_5
       (.I0(out[34]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[40]),
        .O(lit_length_2_fu_684_p2_carry__0_i_5_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__0_i_6
       (.I0(out[33]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[39]),
        .O(lit_length_2_fu_684_p2_carry__0_i_6_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__0_i_7
       (.I0(out[32]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[38]),
        .O(lit_length_2_fu_684_p2_carry__0_i_7_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__0_i_8
       (.I0(out[31]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[37]),
        .O(lit_length_2_fu_684_p2_carry__0_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 lit_length_2_fu_684_p2_carry__1
       (.CI(lit_length_2_fu_684_p2_carry__0_n_12),
        .CO({lit_length_2_fu_684_p2_carry__1_n_12,lit_length_2_fu_684_p2_carry__1_n_13,lit_length_2_fu_684_p2_carry__1_n_14,lit_length_2_fu_684_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({zext_ln153_1_fu_571_p1[12],lit_length_2_fu_684_p2_carry__1_i_2_n_12,zext_ln153_1_fu_571_p1[10:9]}),
        .O(lit_length_2_fu_684_p2[12:9]),
        .S({lit_length_2_fu_684_p2_carry__1_i_5_n_12,lit_length_2_fu_684_p2_carry__1_i_6_n_12,lit_length_2_fu_684_p2_carry__1_i_7_n_12,lit_length_2_fu_684_p2_carry__1_i_8_n_12}));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry__1_i_1
       (.I0(nextLenOffsetValue_fu_152[44]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[38]),
        .O(zext_ln153_1_fu_571_p1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    lit_length_2_fu_684_p2_carry__1_i_2
       (.I0(nextLenOffsetValue_fu_152[43]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[37]),
        .O(lit_length_2_fu_684_p2_carry__1_i_2_n_12));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry__1_i_3
       (.I0(nextLenOffsetValue_fu_152[42]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[36]),
        .O(zext_ln153_1_fu_571_p1[10]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry__1_i_4
       (.I0(nextLenOffsetValue_fu_152[41]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[35]),
        .O(zext_ln153_1_fu_571_p1[9]));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__1_i_5
       (.I0(out[38]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[44]),
        .O(lit_length_2_fu_684_p2_carry__1_i_5_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__1_i_6
       (.I0(out[37]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[43]),
        .O(lit_length_2_fu_684_p2_carry__1_i_6_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__1_i_7
       (.I0(out[36]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[42]),
        .O(lit_length_2_fu_684_p2_carry__1_i_7_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__1_i_8
       (.I0(out[35]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[41]),
        .O(lit_length_2_fu_684_p2_carry__1_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 lit_length_2_fu_684_p2_carry__2
       (.CI(lit_length_2_fu_684_p2_carry__1_n_12),
        .CO({NLW_lit_length_2_fu_684_p2_carry__2_CO_UNCONNECTED[3:2],lit_length_2_fu_684_p2_carry__2_n_14,lit_length_2_fu_684_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,lit_length_2_fu_684_p2_carry__2_i_1_n_12,zext_ln153_1_fu_571_p1[13]}),
        .O({NLW_lit_length_2_fu_684_p2_carry__2_O_UNCONNECTED[3],lit_length_2_fu_684_p2[15:13]}),
        .S({1'b0,lit_length_2_fu_684_p2_carry__2_i_3_n_12,lit_length_2_fu_684_p2_carry__2_i_4_n_12,lit_length_2_fu_684_p2_carry__2_i_5_n_12}));
  LUT3 #(
    .INIT(8'hB8)) 
    lit_length_2_fu_684_p2_carry__2_i_1
       (.I0(nextLenOffsetValue_fu_152[46]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[40]),
        .O(lit_length_2_fu_684_p2_carry__2_i_1_n_12));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry__2_i_2
       (.I0(nextLenOffsetValue_fu_152[45]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[39]),
        .O(zext_ln153_1_fu_571_p1[13]));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__2_i_3
       (.I0(out[41]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[47]),
        .O(lit_length_2_fu_684_p2_carry__2_i_3_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__2_i_4
       (.I0(out[40]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[46]),
        .O(lit_length_2_fu_684_p2_carry__2_i_4_n_12));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry__2_i_5
       (.I0(out[39]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[45]),
        .O(lit_length_2_fu_684_p2_carry__2_i_5_n_12));
  LUT3 #(
    .INIT(8'hE2)) 
    lit_length_2_fu_684_p2_carry_i_1
       (.I0(out[26]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[32]),
        .O(zext_ln153_1_fu_571_p1[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    lit_length_2_fu_684_p2_carry_i_2
       (.I0(nextLenOffsetValue_fu_152[36]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[30]),
        .O(zext_ln153_1_fu_571_p1[4]));
  LUT3 #(
    .INIT(8'h1D)) 
    lit_length_2_fu_684_p2_carry_i_3
       (.I0(out[30]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[36]),
        .O(lit_length_2_fu_684_p2_carry_i_3_n_12));
  LUT3 #(
    .INIT(8'hE2)) 
    lit_length_2_fu_684_p2_carry_i_4
       (.I0(out[29]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[35]),
        .O(zext_ln153_1_fu_571_p1[3]));
  LUT3 #(
    .INIT(8'hE2)) 
    lit_length_2_fu_684_p2_carry_i_5
       (.I0(out[28]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[34]),
        .O(zext_ln153_1_fu_571_p1[2]));
  LUT3 #(
    .INIT(8'hE2)) 
    lit_length_2_fu_684_p2_carry_i_6
       (.I0(out[27]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[33]),
        .O(zext_ln153_1_fu_571_p1[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 lit_length_4_fu_525_p2_carry
       (.CI(1'b0),
        .CO({lit_length_4_fu_525_p2_carry_n_12,lit_length_4_fu_525_p2_carry_n_13,lit_length_4_fu_525_p2_carry_n_14,lit_length_4_fu_525_p2_carry_n_15}),
        .CYINIT(\lit_length_fu_136_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(lit_length_4_fu_525_p2[4:1]),
        .S({\lit_length_fu_136_reg_n_12_[4] ,\lit_length_fu_136_reg_n_12_[3] ,\lit_length_fu_136_reg_n_12_[2] ,\lit_length_fu_136_reg_n_12_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 lit_length_4_fu_525_p2_carry__0
       (.CI(lit_length_4_fu_525_p2_carry_n_12),
        .CO({lit_length_4_fu_525_p2_carry__0_n_12,lit_length_4_fu_525_p2_carry__0_n_13,lit_length_4_fu_525_p2_carry__0_n_14,lit_length_4_fu_525_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({\lit_length_fu_136_reg_n_12_[8] ,1'b0,1'b0,1'b0}),
        .O(lit_length_4_fu_525_p2[8:5]),
        .S({lit_length_4_fu_525_p2_carry__0_i_1_n_12,\lit_length_fu_136_reg_n_12_[7] ,\lit_length_fu_136_reg_n_12_[6] ,\lit_length_fu_136_reg_n_12_[5] }));
  LUT1 #(
    .INIT(2'h1)) 
    lit_length_4_fu_525_p2_carry__0_i_1
       (.I0(\lit_length_fu_136_reg_n_12_[8] ),
        .O(lit_length_4_fu_525_p2_carry__0_i_1_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 lit_length_4_fu_525_p2_carry__1
       (.CI(lit_length_4_fu_525_p2_carry__0_n_12),
        .CO({lit_length_4_fu_525_p2_carry__1_n_12,lit_length_4_fu_525_p2_carry__1_n_13,lit_length_4_fu_525_p2_carry__1_n_14,lit_length_4_fu_525_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({\lit_length_fu_136_reg_n_12_[12] ,\lit_length_fu_136_reg_n_12_[11] ,\lit_length_fu_136_reg_n_12_[10] ,\lit_length_fu_136_reg_n_12_[9] }),
        .O(lit_length_4_fu_525_p2[12:9]),
        .S({lit_length_4_fu_525_p2_carry__1_i_1_n_12,lit_length_4_fu_525_p2_carry__1_i_2_n_12,lit_length_4_fu_525_p2_carry__1_i_3_n_12,lit_length_4_fu_525_p2_carry__1_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    lit_length_4_fu_525_p2_carry__1_i_1
       (.I0(\lit_length_fu_136_reg_n_12_[12] ),
        .O(lit_length_4_fu_525_p2_carry__1_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    lit_length_4_fu_525_p2_carry__1_i_2
       (.I0(\lit_length_fu_136_reg_n_12_[11] ),
        .O(lit_length_4_fu_525_p2_carry__1_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    lit_length_4_fu_525_p2_carry__1_i_3
       (.I0(\lit_length_fu_136_reg_n_12_[10] ),
        .O(lit_length_4_fu_525_p2_carry__1_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    lit_length_4_fu_525_p2_carry__1_i_4
       (.I0(\lit_length_fu_136_reg_n_12_[9] ),
        .O(lit_length_4_fu_525_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 lit_length_4_fu_525_p2_carry__2
       (.CI(lit_length_4_fu_525_p2_carry__1_n_12),
        .CO({NLW_lit_length_4_fu_525_p2_carry__2_CO_UNCONNECTED[3:2],lit_length_4_fu_525_p2_carry__2_n_14,lit_length_4_fu_525_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\lit_length_fu_136_reg_n_12_[14] ,\lit_length_fu_136_reg_n_12_[13] }),
        .O({NLW_lit_length_4_fu_525_p2_carry__2_O_UNCONNECTED[3],lit_length_4_fu_525_p2[15:13]}),
        .S({1'b0,lit_length_4_fu_525_p2_carry__2_i_1_n_12,lit_length_4_fu_525_p2_carry__2_i_2_n_12,lit_length_4_fu_525_p2_carry__2_i_3_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    lit_length_4_fu_525_p2_carry__2_i_1
       (.I0(\lit_length_fu_136_reg_n_12_[15] ),
        .O(lit_length_4_fu_525_p2_carry__2_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    lit_length_4_fu_525_p2_carry__2_i_2
       (.I0(\lit_length_fu_136_reg_n_12_[14] ),
        .O(lit_length_4_fu_525_p2_carry__2_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    lit_length_4_fu_525_p2_carry__2_i_3
       (.I0(\lit_length_fu_136_reg_n_12_[13] ),
        .O(lit_length_4_fu_525_p2_carry__2_i_3_n_12));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \lit_length_fu_136[0]_i_1 
       (.I0(nextLenOffsetValue_fu_152[32]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[26]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(\lit_length_fu_136_reg_n_12_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[10]_i_1 
       (.I0(lit_length_2_fu_684_p2[10]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[11]_i_1 
       (.I0(lit_length_2_fu_684_p2[11]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[12]_i_1 
       (.I0(lit_length_2_fu_684_p2[12]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[12]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[13]_i_1 
       (.I0(lit_length_2_fu_684_p2[13]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[14]_i_1 
       (.I0(lit_length_2_fu_684_p2[14]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \lit_length_fu_136[15]_i_10 
       (.I0(zext_ln153_1_fu_571_p1[8]),
        .I1(zext_ln153_1_fu_571_p1[12]),
        .I2(zext_ln153_1_fu_571_p1[9]),
        .I3(zext_ln153_1_fu_571_p1[11]),
        .I4(\next_state_fu_144[0]_i_5_n_12 ),
        .I5(\next_state_fu_144[0]_i_6_n_12 ),
        .O(\lit_length_fu_136[15]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \lit_length_fu_136[15]_i_11 
       (.I0(\lit_length_fu_136_reg_n_12_[1] ),
        .I1(\lit_length_fu_136_reg_n_12_[4] ),
        .I2(\lit_length_fu_136_reg_n_12_[2] ),
        .I3(\lit_length_fu_136_reg_n_12_[3] ),
        .O(\lit_length_fu_136[15]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lit_length_fu_136[15]_i_12 
       (.I0(\lit_length_fu_136_reg_n_12_[13] ),
        .I1(\lit_length_fu_136_reg_n_12_[12] ),
        .I2(\lit_length_fu_136_reg_n_12_[8] ),
        .I3(\lit_length_fu_136_reg_n_12_[15] ),
        .I4(\lit_length_fu_136[15]_i_13_n_12 ),
        .O(\lit_length_fu_136[15]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \lit_length_fu_136[15]_i_13 
       (.I0(\lit_length_fu_136_reg_n_12_[10] ),
        .I1(\lit_length_fu_136_reg_n_12_[14] ),
        .I2(\lit_length_fu_136_reg_n_12_[9] ),
        .I3(\lit_length_fu_136_reg_n_12_[11] ),
        .O(\lit_length_fu_136[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h0000000005000100)) 
    \lit_length_fu_136[15]_i_2 
       (.I0(next_state_load_load_fu_343_p1[2]),
        .I1(next_state_load_load_fu_343_p1[0]),
        .I2(next_state_load_load_fu_343_p1[1]),
        .I3(\lit_length_fu_136[15]_i_6_n_12 ),
        .I4(\lit_length_fu_136[15]_i_7_n_12 ),
        .I5(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(lit_length_fu_136));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[15]_i_3 
       (.I0(lit_length_2_fu_684_p2[15]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[15]),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \lit_length_fu_136[15]_i_4 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_14),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(next_state_load_load_fu_343_p1[1]),
        .I3(next_state_load_load_fu_343_p1[0]),
        .I4(next_state_load_load_fu_343_p1[2]),
        .O(\lit_length_fu_136[15]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \lit_length_fu_136[15]_i_5 
       (.I0(\lit_length_fu_136[15]_i_8_n_12 ),
        .I1(\lit_length_fu_136[15]_i_9_n_12 ),
        .I2(inIdx_4_fu_591_p2__1_carry__0_i_20_n_12),
        .I3(inIdx_4_fu_591_p2__1_carry__0_i_19_n_12),
        .I4(\lit_length_fu_136[15]_i_10_n_12 ),
        .O(\lit_length_fu_136[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0222A222)) 
    \lit_length_fu_136[15]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\readOffsetFlag_reg_196_reg_n_12_[0] ),
        .I2(or_ln129_reg_904),
        .I3(ap_enable_reg_pp0_iter2_reg_n_12),
        .I4(\readOffsetFlag_4_reg_207_reg_n_12_[0] ),
        .I5(icmp_ln129_fu_321_p2),
        .O(\lit_length_fu_136[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \lit_length_fu_136[15]_i_7 
       (.I0(\lit_length_fu_136[15]_i_11_n_12 ),
        .I1(\lit_length_fu_136_reg_n_12_[5] ),
        .I2(\lit_length_fu_136_reg_n_12_[0] ),
        .I3(\lit_length_fu_136_reg_n_12_[6] ),
        .I4(\lit_length_fu_136_reg_n_12_[7] ),
        .I5(\lit_length_fu_136[15]_i_12_n_12 ),
        .O(\lit_length_fu_136[15]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \lit_length_fu_136[15]_i_8 
       (.I0(nextLenOffsetValue_fu_152[33]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[27]),
        .O(\lit_length_fu_136[15]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \lit_length_fu_136[15]_i_9 
       (.I0(nextLenOffsetValue_fu_152[32]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(icmp_ln129_fu_321_p2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[26]),
        .O(\lit_length_fu_136[15]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[1]_i_1 
       (.I0(lit_length_2_fu_684_p2[1]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[2]_i_1 
       (.I0(lit_length_2_fu_684_p2[2]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[3]_i_1 
       (.I0(lit_length_2_fu_684_p2[3]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[4]_i_1 
       (.I0(lit_length_2_fu_684_p2[4]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[5]_i_1 
       (.I0(lit_length_2_fu_684_p2[5]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[6]_i_1 
       (.I0(lit_length_2_fu_684_p2[6]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[7]_i_1 
       (.I0(lit_length_2_fu_684_p2[7]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[8]_i_1 
       (.I0(lit_length_2_fu_684_p2[8]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lit_length_fu_136[9]_i_1 
       (.I0(lit_length_2_fu_684_p2[9]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(lit_length_4_fu_525_p2[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[0]),
        .Q(\lit_length_fu_136_reg_n_12_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[10]),
        .Q(\lit_length_fu_136_reg_n_12_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[11]),
        .Q(\lit_length_fu_136_reg_n_12_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[12]),
        .Q(\lit_length_fu_136_reg_n_12_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[13]),
        .Q(\lit_length_fu_136_reg_n_12_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[14]),
        .Q(\lit_length_fu_136_reg_n_12_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[15]),
        .Q(\lit_length_fu_136_reg_n_12_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[1]),
        .Q(\lit_length_fu_136_reg_n_12_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[2]),
        .Q(\lit_length_fu_136_reg_n_12_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[3]),
        .Q(\lit_length_fu_136_reg_n_12_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[4]),
        .Q(\lit_length_fu_136_reg_n_12_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[5]),
        .Q(\lit_length_fu_136_reg_n_12_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[6]),
        .Q(\lit_length_fu_136_reg_n_12_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[7]),
        .Q(\lit_length_fu_136_reg_n_12_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[8]),
        .Q(\lit_length_fu_136_reg_n_12_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \lit_length_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(lit_length_fu_136),
        .D(p_1_in[9]),
        .Q(\lit_length_fu_136_reg_n_12_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \lz4Out_din[0]_INST_0 
       (.I0(ap_phi_reg_pp0_iter2_outValue_5_reg_232[0]),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[3]),
        .O(lz4Out_din[0]));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \lz4Out_din[1]_INST_0 
       (.I0(ap_phi_reg_pp0_iter2_outValue_5_reg_232[1]),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[3]),
        .O(lz4Out_din[1]));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \lz4Out_din[2]_INST_0 
       (.I0(ap_phi_reg_pp0_iter2_outValue_5_reg_232[2]),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[3]),
        .O(lz4Out_din[2]));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \lz4Out_din[3]_INST_0 
       (.I0(ap_phi_reg_pp0_iter2_outValue_5_reg_232[3]),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[3]),
        .O(lz4Out_din[3]));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \lz4Out_din[4]_INST_0 
       (.I0(ap_phi_reg_pp0_iter2_outValue_5_reg_232[4]),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[3]),
        .O(lz4Out_din[4]));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \lz4Out_din[5]_INST_0 
       (.I0(ap_phi_reg_pp0_iter2_outValue_5_reg_232[5]),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[3]),
        .O(lz4Out_din[5]));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \lz4Out_din[6]_INST_0 
       (.I0(ap_phi_reg_pp0_iter2_outValue_5_reg_232[6]),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[3]),
        .O(lz4Out_din[6]));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \lz4Out_din[7]_INST_0 
       (.I0(ap_phi_reg_pp0_iter2_outValue_5_reg_232[7]),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[3]),
        .O(lz4Out_din[7]));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    lz4Out_eos_write_INST_0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_12),
        .I2(ap_enable_reg_pp0_iter2_reg_n_12),
        .I3(should_write_reg_942),
        .I4(lz4Out_eos_full_n),
        .I5(Q[2]),
        .O(lz4Out_eos_write));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    lz4Out_write_INST_0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_block_pp0_stage0_subdone_grp1_done_reg_reg_n_12),
        .I2(ap_enable_reg_pp0_iter2_reg_n_12),
        .I3(should_write_reg_942),
        .I4(lz4Out_full_n),
        .I5(Q[2]),
        .O(lz4Out_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_length_17_fu_379_p2_carry
       (.CI(1'b0),
        .CO({match_length_17_fu_379_p2_carry_n_12,match_length_17_fu_379_p2_carry_n_13,match_length_17_fu_379_p2_carry_n_14,match_length_17_fu_379_p2_carry_n_15}),
        .CYINIT(match_length_fu_140[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(match_length_17_fu_379_p2[4:1]),
        .S(match_length_fu_140[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_length_17_fu_379_p2_carry__0
       (.CI(match_length_17_fu_379_p2_carry_n_12),
        .CO({match_length_17_fu_379_p2_carry__0_n_12,match_length_17_fu_379_p2_carry__0_n_13,match_length_17_fu_379_p2_carry__0_n_14,match_length_17_fu_379_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({match_length_fu_140[8],1'b0,1'b0,1'b0}),
        .O(match_length_17_fu_379_p2[8:5]),
        .S({match_length_17_fu_379_p2_carry__0_i_1_n_12,match_length_fu_140[7:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    match_length_17_fu_379_p2_carry__0_i_1
       (.I0(match_length_fu_140[8]),
        .O(match_length_17_fu_379_p2_carry__0_i_1_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_length_17_fu_379_p2_carry__1
       (.CI(match_length_17_fu_379_p2_carry__0_n_12),
        .CO({match_length_17_fu_379_p2_carry__1_n_12,match_length_17_fu_379_p2_carry__1_n_13,match_length_17_fu_379_p2_carry__1_n_14,match_length_17_fu_379_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(match_length_fu_140[12:9]),
        .O(match_length_17_fu_379_p2[12:9]),
        .S({match_length_17_fu_379_p2_carry__1_i_1_n_12,match_length_17_fu_379_p2_carry__1_i_2_n_12,match_length_17_fu_379_p2_carry__1_i_3_n_12,match_length_17_fu_379_p2_carry__1_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_length_17_fu_379_p2_carry__1_i_1
       (.I0(match_length_fu_140[12]),
        .O(match_length_17_fu_379_p2_carry__1_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_length_17_fu_379_p2_carry__1_i_2
       (.I0(match_length_fu_140[11]),
        .O(match_length_17_fu_379_p2_carry__1_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_length_17_fu_379_p2_carry__1_i_3
       (.I0(match_length_fu_140[10]),
        .O(match_length_17_fu_379_p2_carry__1_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_length_17_fu_379_p2_carry__1_i_4
       (.I0(match_length_fu_140[9]),
        .O(match_length_17_fu_379_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_length_17_fu_379_p2_carry__2
       (.CI(match_length_17_fu_379_p2_carry__1_n_12),
        .CO({NLW_match_length_17_fu_379_p2_carry__2_CO_UNCONNECTED[3:2],match_length_17_fu_379_p2_carry__2_n_14,match_length_17_fu_379_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,match_length_fu_140[14:13]}),
        .O({NLW_match_length_17_fu_379_p2_carry__2_O_UNCONNECTED[3],match_length_17_fu_379_p2[15:13]}),
        .S({1'b0,match_length_17_fu_379_p2_carry__2_i_1_n_12,match_length_17_fu_379_p2_carry__2_i_2_n_12,match_length_17_fu_379_p2_carry__2_i_3_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_length_17_fu_379_p2_carry__2_i_1
       (.I0(match_length_fu_140[15]),
        .O(match_length_17_fu_379_p2_carry__2_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_length_17_fu_379_p2_carry__2_i_2
       (.I0(match_length_fu_140[14]),
        .O(match_length_17_fu_379_p2_carry__2_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_length_17_fu_379_p2_carry__2_i_3
       (.I0(match_length_fu_140[13]),
        .O(match_length_17_fu_379_p2_carry__2_i_3_n_12));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \match_length_fu_140[0]_i_1 
       (.I0(nextLenOffsetValue_fu_152[0]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[0]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(match_length_fu_140[0]),
        .O(\match_length_fu_140[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[10]_i_1 
       (.I0(add_ln193_fu_744_p2_carry__1_n_18),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[10]),
        .O(\match_length_fu_140[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[11]_i_1 
       (.I0(add_ln193_fu_744_p2_carry__1_n_18),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[11]),
        .O(\match_length_fu_140[11]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[12]_i_1 
       (.I0(add_ln193_fu_744_p2_carry__1_n_18),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[12]),
        .O(\match_length_fu_140[12]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[13]_i_1 
       (.I0(add_ln193_fu_744_p2_carry__1_n_18),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[13]),
        .O(\match_length_fu_140[13]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[14]_i_1 
       (.I0(add_ln193_fu_744_p2_carry__1_n_18),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[14]),
        .O(\match_length_fu_140[14]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \match_length_fu_140[15]_i_2 
       (.I0(\lit_length_fu_136[15]_i_4_n_12 ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .I2(\match_length_fu_140[15]_i_4_n_12 ),
        .O(match_length_fu_140_1));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[15]_i_3 
       (.I0(add_ln193_fu_744_p2_carry__1_n_18),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[15]),
        .O(\match_length_fu_140[15]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h08)) 
    \match_length_fu_140[15]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\match_length_fu_140[15]_i_5_n_12 ),
        .I2(\readOffsetFlag_4_reg_207[0]_i_5_n_12 ),
        .O(\match_length_fu_140[15]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \match_length_fu_140[15]_i_5 
       (.I0(next_state_load_load_fu_343_p1[2]),
        .I1(next_state_load_load_fu_343_p1[1]),
        .I2(next_state_load_load_fu_343_p1[0]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_13),
        .I4(flow_control_loop_pipe_sequential_init_U_n_14),
        .O(\match_length_fu_140[15]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[1]_i_1 
       (.I0(add_ln193_fu_744_p2[1]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[1]),
        .O(\match_length_fu_140[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[2]_i_1 
       (.I0(add_ln193_fu_744_p2[2]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[2]),
        .O(\match_length_fu_140[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[3]_i_1 
       (.I0(add_ln193_fu_744_p2[3]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[3]),
        .O(\match_length_fu_140[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[4]_i_1 
       (.I0(add_ln193_fu_744_p2[4]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[4]),
        .O(\match_length_fu_140[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[5]_i_1 
       (.I0(add_ln193_fu_744_p2[5]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[5]),
        .O(\match_length_fu_140[5]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[6]_i_1 
       (.I0(add_ln193_fu_744_p2[6]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[6]),
        .O(\match_length_fu_140[6]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[7]_i_1 
       (.I0(add_ln193_fu_744_p2[7]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[7]),
        .O(\match_length_fu_140[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[8]_i_1 
       (.I0(add_ln193_fu_744_p2[8]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[8]),
        .O(\match_length_fu_140[8]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_length_fu_140[9]_i_1 
       (.I0(add_ln193_fu_744_p2[9]),
        .I1(\lit_length_fu_136[15]_i_4_n_12 ),
        .I2(match_length_17_fu_379_p2[9]),
        .O(\match_length_fu_140[9]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[0]_i_1_n_12 ),
        .Q(match_length_fu_140[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[10]_i_1_n_12 ),
        .Q(match_length_fu_140[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[11]_i_1_n_12 ),
        .Q(match_length_fu_140[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[12]_i_1_n_12 ),
        .Q(match_length_fu_140[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[13] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[13]_i_1_n_12 ),
        .Q(match_length_fu_140[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[14] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[14]_i_1_n_12 ),
        .Q(match_length_fu_140[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[15] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[15]_i_3_n_12 ),
        .Q(match_length_fu_140[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[1]_i_1_n_12 ),
        .Q(match_length_fu_140[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[2]_i_1_n_12 ),
        .Q(match_length_fu_140[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[3]_i_1_n_12 ),
        .Q(match_length_fu_140[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[4]_i_1_n_12 ),
        .Q(match_length_fu_140[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[5]_i_1_n_12 ),
        .Q(match_length_fu_140[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[6]_i_1_n_12 ),
        .Q(match_length_fu_140[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[7]_i_1_n_12 ),
        .Q(match_length_fu_140[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[8]_i_1_n_12 ),
        .Q(match_length_fu_140[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \match_length_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(match_length_fu_140_1),
        .D(\match_length_fu_140[9]_i_1_n_12 ),
        .Q(match_length_fu_140[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_plus_one_1_fu_758_p2_carry
       (.CI(1'b0),
        .CO({match_offset_plus_one_1_fu_758_p2_carry_n_12,match_offset_plus_one_1_fu_758_p2_carry_n_13,match_offset_plus_one_1_fu_758_p2_carry_n_14,match_offset_plus_one_1_fu_758_p2_carry_n_15}),
        .CYINIT(match_off_tmp_fu_353_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(match_offset_plus_one_1_fu_758_p2[4:1]),
        .S({match_off_tmp_fu_353_p3[4],match_offset_plus_one_1_fu_758_p2_carry_i_3_n_12,match_off_tmp_fu_353_p3[2:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_plus_one_1_fu_758_p2_carry__0
       (.CI(match_offset_plus_one_1_fu_758_p2_carry_n_12),
        .CO({match_offset_plus_one_1_fu_758_p2_carry__0_n_12,match_offset_plus_one_1_fu_758_p2_carry__0_n_13,match_offset_plus_one_1_fu_758_p2_carry__0_n_14,match_offset_plus_one_1_fu_758_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(match_offset_plus_one_1_fu_758_p2[8:5]),
        .S({match_offset_plus_one_1_fu_758_p2_carry__0_i_1_n_12,match_off_tmp_fu_353_p3[7:6],match_offset_plus_one_1_fu_758_p2_carry__0_i_4_n_12}));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__0_i_1
       (.I0(nextLenOffsetValue_fu_152[24]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[18]),
        .O(match_offset_plus_one_1_fu_758_p2_carry__0_i_1_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__0_i_2
       (.I0(nextLenOffsetValue_fu_152[23]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[17]),
        .O(match_off_tmp_fu_353_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__0_i_3
       (.I0(nextLenOffsetValue_fu_152[22]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[16]),
        .O(match_off_tmp_fu_353_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__0_i_4
       (.I0(nextLenOffsetValue_fu_152[21]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[15]),
        .O(match_offset_plus_one_1_fu_758_p2_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_plus_one_1_fu_758_p2_carry__1
       (.CI(match_offset_plus_one_1_fu_758_p2_carry__0_n_12),
        .CO({match_offset_plus_one_1_fu_758_p2_carry__1_n_12,match_offset_plus_one_1_fu_758_p2_carry__1_n_13,match_offset_plus_one_1_fu_758_p2_carry__1_n_14,match_offset_plus_one_1_fu_758_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(match_offset_plus_one_1_fu_758_p2[12:9]),
        .S({match_offset_plus_one_1_fu_758_p2_carry__1_i_1_n_12,match_off_tmp_fu_353_p3[11:10],match_offset_plus_one_1_fu_758_p2_carry__1_i_4_n_12}));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__1_i_1
       (.I0(nextLenOffsetValue_fu_152[28]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[22]),
        .O(match_offset_plus_one_1_fu_758_p2_carry__1_i_1_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__1_i_2
       (.I0(nextLenOffsetValue_fu_152[27]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[21]),
        .O(match_off_tmp_fu_353_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__1_i_3
       (.I0(nextLenOffsetValue_fu_152[26]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[20]),
        .O(match_off_tmp_fu_353_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__1_i_4
       (.I0(nextLenOffsetValue_fu_152[25]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[19]),
        .O(match_offset_plus_one_1_fu_758_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_plus_one_1_fu_758_p2_carry__2
       (.CI(match_offset_plus_one_1_fu_758_p2_carry__1_n_12),
        .CO({NLW_match_offset_plus_one_1_fu_758_p2_carry__2_CO_UNCONNECTED[3:2],match_offset_plus_one_1_fu_758_p2_carry__2_n_14,match_offset_plus_one_1_fu_758_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_match_offset_plus_one_1_fu_758_p2_carry__2_O_UNCONNECTED[3],match_offset_plus_one_1_fu_758_p2[15:13]}),
        .S({1'b0,match_offset_plus_one_1_fu_758_p2_carry__2_i_1_n_12,match_offset_plus_one_1_fu_758_p2_carry__2_i_2_n_12,match_off_tmp_fu_353_p3[13]}));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__2_i_1
       (.I0(nextLenOffsetValue_fu_152[31]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[25]),
        .O(match_offset_plus_one_1_fu_758_p2_carry__2_i_1_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__2_i_2
       (.I0(nextLenOffsetValue_fu_152[30]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[24]),
        .O(match_offset_plus_one_1_fu_758_p2_carry__2_i_2_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry__2_i_3
       (.I0(nextLenOffsetValue_fu_152[29]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[23]),
        .O(match_off_tmp_fu_353_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry_i_1
       (.I0(nextLenOffsetValue_fu_152[16]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[10]),
        .O(match_off_tmp_fu_353_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry_i_2
       (.I0(nextLenOffsetValue_fu_152[20]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[14]),
        .O(match_off_tmp_fu_353_p3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry_i_3
       (.I0(nextLenOffsetValue_fu_152[19]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[13]),
        .O(match_offset_plus_one_1_fu_758_p2_carry_i_3_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry_i_4
       (.I0(nextLenOffsetValue_fu_152[18]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[12]),
        .O(match_off_tmp_fu_353_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    match_offset_plus_one_1_fu_758_p2_carry_i_5
       (.I0(nextLenOffsetValue_fu_152[17]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[11]),
        .O(match_off_tmp_fu_353_p3[1]));
  LUT3 #(
    .INIT(8'h1D)) 
    \match_offset_plus_one_fu_128[0]_i_1 
       (.I0(out[10]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[16]),
        .O(match_offset_plus_one_1_fu_758_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[0]),
        .Q(\match_offset_plus_one_fu_128_reg_n_12_[0] ),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[10]),
        .Q(data1[2]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[11]),
        .Q(data1[3]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[12]),
        .Q(data1[4]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[13]),
        .Q(data1[5]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[14]),
        .Q(data1[6]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[15]),
        .Q(data1[7]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[1]),
        .Q(\match_offset_plus_one_fu_128_reg_n_12_[1] ),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[2]),
        .Q(\match_offset_plus_one_fu_128_reg_n_12_[2] ),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[3]),
        .Q(\match_offset_plus_one_fu_128_reg_n_12_[3] ),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[4]),
        .Q(\match_offset_plus_one_fu_128_reg_n_12_[4] ),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[5]),
        .Q(\match_offset_plus_one_fu_128_reg_n_12_[5] ),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[6]),
        .Q(\match_offset_plus_one_fu_128_reg_n_12_[6] ),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[7]),
        .Q(\match_offset_plus_one_fu_128_reg_n_12_[7] ),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[8]),
        .Q(data1[0]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_offset_plus_one_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(inIdx_fu_116_2),
        .D(match_offset_plus_one_1_fu_758_p2[9]),
        .Q(data1[1]),
        .R(extra_match_len_fu_1204_out));
  LUT2 #(
    .INIT(4'h1)) 
    \nextLenOffsetValue_fu_152[47]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_26),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(nextLenOffsetValue_fu_152[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(nextLenOffsetValue_fu_152[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(nextLenOffsetValue_fu_152[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(nextLenOffsetValue_fu_152[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(nextLenOffsetValue_fu_152[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(nextLenOffsetValue_fu_152[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(nextLenOffsetValue_fu_152[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(nextLenOffsetValue_fu_152[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(nextLenOffsetValue_fu_152[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(nextLenOffsetValue_fu_152[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(nextLenOffsetValue_fu_152[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(nextLenOffsetValue_fu_152[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(nextLenOffsetValue_fu_152[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(nextLenOffsetValue_fu_152[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(nextLenOffsetValue_fu_152[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(nextLenOffsetValue_fu_152[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(nextLenOffsetValue_fu_152[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(out[24]),
        .Q(nextLenOffsetValue_fu_152[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(out[25]),
        .Q(nextLenOffsetValue_fu_152[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(out[26]),
        .Q(nextLenOffsetValue_fu_152[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(out[27]),
        .Q(nextLenOffsetValue_fu_152[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(out[28]),
        .Q(nextLenOffsetValue_fu_152[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(out[29]),
        .Q(nextLenOffsetValue_fu_152[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(out[30]),
        .Q(nextLenOffsetValue_fu_152[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(out[31]),
        .Q(nextLenOffsetValue_fu_152[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(out[32]),
        .Q(nextLenOffsetValue_fu_152[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(out[33]),
        .Q(nextLenOffsetValue_fu_152[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(nextLenOffsetValue_fu_152[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(out[34]),
        .Q(nextLenOffsetValue_fu_152[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(out[35]),
        .Q(nextLenOffsetValue_fu_152[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(out[36]),
        .Q(nextLenOffsetValue_fu_152[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(out[37]),
        .Q(nextLenOffsetValue_fu_152[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(out[38]),
        .Q(nextLenOffsetValue_fu_152[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(out[39]),
        .Q(nextLenOffsetValue_fu_152[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(out[40]),
        .Q(nextLenOffsetValue_fu_152[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(out[41]),
        .Q(nextLenOffsetValue_fu_152[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(nextLenOffsetValue_fu_152[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(nextLenOffsetValue_fu_152[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(nextLenOffsetValue_fu_152[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(nextLenOffsetValue_fu_152[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(nextLenOffsetValue_fu_152[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nextLenOffsetValue_fu_152_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(nextLenOffsetValue_fu_152[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAABAAABAAAAA)) 
    \next_state_fu_144[0]_i_2 
       (.I0(\next_state_fu_144[1]_i_4_n_12 ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_14),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(next_state_load_load_fu_343_p1[1]),
        .I4(next_state_load_load_fu_343_p1[0]),
        .I5(next_state_load_load_fu_343_p1[2]),
        .O(\next_state_fu_144[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \next_state_fu_144[0]_i_3 
       (.I0(\lit_length_fu_136[15]_i_4_n_12 ),
        .I1(\next_state_fu_144[0]_i_4_n_12 ),
        .I2(\next_state_fu_144[0]_i_5_n_12 ),
        .I3(\next_state_fu_144[0]_i_6_n_12 ),
        .I4(\next_state_fu_144[0]_i_7_n_12 ),
        .O(\next_state_fu_144[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \next_state_fu_144[0]_i_4 
       (.I0(nextLenOffsetValue_fu_152[43]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[37]),
        .I3(zext_ln153_1_fu_571_p1[9]),
        .I4(zext_ln153_1_fu_571_p1[12]),
        .I5(zext_ln153_1_fu_571_p1[8]),
        .O(\next_state_fu_144[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \next_state_fu_144[0]_i_5 
       (.I0(nextLenOffsetValue_fu_152[46]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[40]),
        .I3(zext_ln153_1_fu_571_p1[5]),
        .I4(zext_ln153_1_fu_571_p1[10]),
        .I5(zext_ln153_1_fu_571_p1[6]),
        .O(\next_state_fu_144[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \next_state_fu_144[0]_i_6 
       (.I0(zext_ln153_1_fu_571_p1[13]),
        .I1(zext_ln153_1_fu_571_p1[4]),
        .I2(nextLenOffsetValue_fu_152[47]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[41]),
        .I5(zext_ln153_1_fu_571_p1[7]),
        .O(\next_state_fu_144[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0800088800000000)) 
    \next_state_fu_144[0]_i_7 
       (.I0(inIdx_4_fu_591_p2__1_carry__0_i_20_n_12),
        .I1(\lit_length_fu_136[15]_i_9_n_12 ),
        .I2(nextLenOffsetValue_fu_152[34]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_26),
        .I4(out[28]),
        .I5(\lit_length_fu_136[15]_i_8_n_12 ),
        .O(\next_state_fu_144[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAFFAAAAFEFFFE)) 
    \next_state_fu_144[1]_i_2 
       (.I0(\next_state_fu_144[0]_i_3_n_12 ),
        .I1(\next_state_fu_144[1]_i_3_n_12 ),
        .I2(\next_state_fu_144[1]_i_4_n_12 ),
        .I3(\next_state_fu_144[1]_i_5_n_12 ),
        .I4(\lit_length_fu_136[15]_i_7_n_12 ),
        .I5(\lit_length_fu_136[15]_i_4_n_12 ),
        .O(\next_state_fu_144[1]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h002E0000)) 
    \next_state_fu_144[1]_i_3 
       (.I0(\extra_match_len_fu_120_reg_n_12_[0] ),
        .I1(\next_state_fu_144[1]_i_6_n_12 ),
        .I2(\readOffsetFlag_4_reg_207[0]_i_5_n_12 ),
        .I3(\next_state_fu_144[1]_i_7_n_12 ),
        .I4(flow_control_loop_pipe_sequential_init_U_n_15),
        .O(\next_state_fu_144[1]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \next_state_fu_144[1]_i_4 
       (.I0(\next_state_fu_144[2]_i_6_n_12 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_14),
        .I3(next_state_load_load_fu_343_p1[0]),
        .I4(next_state_load_load_fu_343_p1[2]),
        .I5(next_state_load_load_fu_343_p1[1]),
        .O(\next_state_fu_144[1]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \next_state_fu_144[1]_i_5 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_14),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(next_state_load_load_fu_343_p1[1]),
        .I3(next_state_load_load_fu_343_p1[0]),
        .I4(next_state_load_load_fu_343_p1[2]),
        .O(\next_state_fu_144[1]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFF1FFFFFFFFFFFFF)) 
    \next_state_fu_144[1]_i_6 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_16),
        .I1(icmp_ln129_fu_321_p2),
        .I2(next_state_load_load_fu_343_p1[2]),
        .I3(next_state_load_load_fu_343_p1[1]),
        .I4(next_state_load_load_fu_343_p1[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\next_state_fu_144[1]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h000000E000000000)) 
    \next_state_fu_144[1]_i_7 
       (.I0(icmp_ln129_fu_321_p2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_16),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(next_state_load_load_fu_343_p1[1]),
        .I4(next_state_load_load_fu_343_p1[0]),
        .I5(next_state_load_load_fu_343_p1[2]),
        .O(\next_state_fu_144[1]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \next_state_fu_144[2]_i_10 
       (.I0(write_lit_length_4_fu_455_p2[11]),
        .I1(write_lit_length_4_fu_455_p2[10]),
        .I2(write_lit_length_4_fu_455_p2[9]),
        .I3(write_lit_length_4_fu_455_p2[8]),
        .O(\next_state_fu_144[2]_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \next_state_fu_144[2]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_13),
        .I1(\next_state_fu_144[0]_i_3_n_12 ),
        .O(\next_state_fu_144[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h08080808080808FF)) 
    \next_state_fu_144[2]_i_3 
       (.I0(\next_state_fu_144[2]_i_5_n_12 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_14),
        .I3(flow_control_loop_pipe_sequential_init_U_n_15),
        .I4(lit_ending_fu_124),
        .I5(\next_state_fu_144[2]_i_6_n_12 ),
        .O(\next_state_fu_144[2]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00000070)) 
    \next_state_fu_144[2]_i_4 
       (.I0(next_state_load_load_fu_343_p1[2]),
        .I1(next_state_load_load_fu_343_p1[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_14),
        .I4(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(next_state_fu_144));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \next_state_fu_144[2]_i_5 
       (.I0(next_state_load_load_fu_343_p1[2]),
        .I1(next_state_load_load_fu_343_p1[0]),
        .I2(next_state_load_load_fu_343_p1[1]),
        .O(\next_state_fu_144[2]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \next_state_fu_144[2]_i_6 
       (.I0(\next_state_fu_144[2]_i_7_n_12 ),
        .I1(\next_state_fu_144[2]_i_8_n_12 ),
        .I2(\next_state_fu_144[2]_i_9_n_12 ),
        .I3(\next_state_fu_144[2]_i_10_n_12 ),
        .O(\next_state_fu_144[2]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \next_state_fu_144[2]_i_7 
       (.I0(write_lit_length_fu_132[0]),
        .I1(write_lit_length_4_fu_455_p2[1]),
        .I2(write_lit_length_4_fu_455_p2[3]),
        .I3(write_lit_length_4_fu_455_p2[2]),
        .O(\next_state_fu_144[2]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \next_state_fu_144[2]_i_8 
       (.I0(write_lit_length_4_fu_455_p2[6]),
        .I1(write_lit_length_4_fu_455_p2[5]),
        .I2(write_lit_length_4_fu_455_p2[7]),
        .I3(write_lit_length_4_fu_455_p2[4]),
        .O(\next_state_fu_144[2]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \next_state_fu_144[2]_i_9 
       (.I0(write_lit_length_4_fu_455_p2[13]),
        .I1(write_lit_length_4_fu_455_p2[12]),
        .I2(write_lit_length_4_fu_455_p2[15]),
        .I3(write_lit_length_4_fu_455_p2[14]),
        .O(\next_state_fu_144[2]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \next_state_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(next_state_load_load_fu_343_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_state_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(next_state_load_load_fu_343_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_state_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(next_state_load_load_fu_343_p1[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF1D0000FF55)) 
    \or_ln129_reg_904[0]_i_1 
       (.I0(\readOffsetFlag_reg_196_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_12),
        .I2(\readOffsetFlag_4_reg_207_reg_n_12_[0] ),
        .I3(icmp_ln129_fu_321_p2),
        .I4(flow_control_loop_pipe_sequential_init_U_n_13),
        .I5(or_ln129_reg_904),
        .O(\or_ln129_reg_904[0]_i_1_n_12 ));
  FDRE \or_ln129_reg_904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln129_reg_904[0]_i_1_n_12 ),
        .Q(or_ln129_reg_904),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \readOffsetFlag_4_reg_207[0]_i_1 
       (.I0(\readOffsetFlag_4_reg_207_reg_n_12_[0] ),
        .I1(\readOffsetFlag_4_reg_207[0]_i_2_n_12 ),
        .I2(\readOffsetFlag_4_reg_207[0]_i_3_n_12 ),
        .I3(\readOffsetFlag_4_reg_207[0]_i_4_n_12 ),
        .I4(\readOffsetFlag_4_reg_207[0]_i_5_n_12 ),
        .I5(\readOffsetFlag_4_reg_207[0]_i_6_n_12 ),
        .O(\readOffsetFlag_4_reg_207[0]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \readOffsetFlag_4_reg_207[0]_i_10 
       (.I0(match_length_fu_140[10]),
        .I1(match_length_fu_140[14]),
        .I2(match_length_fu_140[9]),
        .I3(match_length_fu_140[11]),
        .O(\readOffsetFlag_4_reg_207[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000404400)) 
    \readOffsetFlag_4_reg_207[0]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_13),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(next_state_load_load_fu_343_p1[0]),
        .I3(next_state_load_load_fu_343_p1[1]),
        .I4(next_state_load_load_fu_343_p1[2]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_14),
        .O(\readOffsetFlag_4_reg_207[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h4474)) 
    \readOffsetFlag_4_reg_207[0]_i_3 
       (.I0(\extra_match_len_fu_120_reg_n_12_[0] ),
        .I1(\readOffsetFlag_4_reg_207[0]_i_7_n_12 ),
        .I2(lit_ending_fu_124),
        .I3(\next_state_fu_144[2]_i_6_n_12 ),
        .O(\readOffsetFlag_4_reg_207[0]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \readOffsetFlag_4_reg_207[0]_i_4 
       (.I0(\match_length_fu_140[15]_i_5_n_12 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\readOffsetFlag_4_reg_207[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h00000000BFFFFFFF)) 
    \readOffsetFlag_4_reg_207[0]_i_5 
       (.I0(\readOffsetFlag_4_reg_207[0]_i_8_n_12 ),
        .I1(match_length_fu_140[5]),
        .I2(match_length_fu_140[0]),
        .I3(match_length_fu_140[6]),
        .I4(match_length_fu_140[7]),
        .I5(\readOffsetFlag_4_reg_207[0]_i_9_n_12 ),
        .O(\readOffsetFlag_4_reg_207[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h000000000000A700)) 
    \readOffsetFlag_4_reg_207[0]_i_6 
       (.I0(next_state_load_load_fu_343_p1[2]),
        .I1(next_state_load_load_fu_343_p1[0]),
        .I2(next_state_load_load_fu_343_p1[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_14),
        .I5(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(\readOffsetFlag_4_reg_207[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \readOffsetFlag_4_reg_207[0]_i_7 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_13),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(next_state_load_load_fu_343_p1[0]),
        .I3(next_state_load_load_fu_343_p1[1]),
        .I4(next_state_load_load_fu_343_p1[2]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_14),
        .O(\readOffsetFlag_4_reg_207[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \readOffsetFlag_4_reg_207[0]_i_8 
       (.I0(match_length_fu_140[1]),
        .I1(match_length_fu_140[4]),
        .I2(match_length_fu_140[2]),
        .I3(match_length_fu_140[3]),
        .O(\readOffsetFlag_4_reg_207[0]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \readOffsetFlag_4_reg_207[0]_i_9 
       (.I0(match_length_fu_140[13]),
        .I1(match_length_fu_140[12]),
        .I2(match_length_fu_140[8]),
        .I3(match_length_fu_140[15]),
        .I4(\readOffsetFlag_4_reg_207[0]_i_10_n_12 ),
        .O(\readOffsetFlag_4_reg_207[0]_i_9_n_12 ));
  FDRE \readOffsetFlag_4_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\readOffsetFlag_4_reg_207[0]_i_1_n_12 ),
        .Q(\readOffsetFlag_4_reg_207_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \readOffsetFlag_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\readOffsetFlag_reg_196_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 should_write_fu_804_p2_carry
       (.CI(1'b0),
        .CO({should_write_fu_804_p2_carry_n_12,should_write_fu_804_p2_carry_n_13,should_write_fu_804_p2_carry_n_14,should_write_fu_804_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({should_write_fu_804_p2_carry_i_1_n_12,should_write_fu_804_p2_carry_i_2_n_12,should_write_fu_804_p2_carry_i_3_n_12,should_write_fu_804_p2_carry_i_4_n_12}),
        .O(NLW_should_write_fu_804_p2_carry_O_UNCONNECTED[3:0]),
        .S({should_write_fu_804_p2_carry_i_5_n_12,should_write_fu_804_p2_carry_i_6_n_12,should_write_fu_804_p2_carry_i_7_n_12,should_write_fu_804_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 should_write_fu_804_p2_carry__0
       (.CI(should_write_fu_804_p2_carry_n_12),
        .CO({should_write_fu_804_p2_carry__0_n_12,should_write_fu_804_p2_carry__0_n_13,should_write_fu_804_p2_carry__0_n_14,should_write_fu_804_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({should_write_fu_804_p2_carry__0_i_1_n_12,should_write_fu_804_p2_carry__0_i_2_n_12,should_write_fu_804_p2_carry__0_i_3_n_12,should_write_fu_804_p2_carry__0_i_4_n_12}),
        .O(NLW_should_write_fu_804_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({should_write_fu_804_p2_carry__0_i_5_n_12,should_write_fu_804_p2_carry__0_i_6_n_12,should_write_fu_804_p2_carry__0_i_7_n_12,should_write_fu_804_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__0_i_1
       (.I0(\inIdx_fu_116_reg[31]_0 [15]),
        .I1(\compressedSize_fu_148_reg[31]_0 [15]),
        .I2(\inIdx_fu_116_reg[31]_0 [14]),
        .I3(\compressedSize_fu_148_reg[31]_0 [14]),
        .O(should_write_fu_804_p2_carry__0_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__0_i_2
       (.I0(\inIdx_fu_116_reg[31]_0 [13]),
        .I1(\compressedSize_fu_148_reg[31]_0 [13]),
        .I2(\inIdx_fu_116_reg[31]_0 [12]),
        .I3(\compressedSize_fu_148_reg[31]_0 [12]),
        .O(should_write_fu_804_p2_carry__0_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__0_i_3
       (.I0(\inIdx_fu_116_reg[31]_0 [11]),
        .I1(\compressedSize_fu_148_reg[31]_0 [11]),
        .I2(\inIdx_fu_116_reg[31]_0 [10]),
        .I3(\compressedSize_fu_148_reg[31]_0 [10]),
        .O(should_write_fu_804_p2_carry__0_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__0_i_4
       (.I0(\inIdx_fu_116_reg[31]_0 [9]),
        .I1(\compressedSize_fu_148_reg[31]_0 [9]),
        .I2(\inIdx_fu_116_reg[31]_0 [8]),
        .I3(\compressedSize_fu_148_reg[31]_0 [8]),
        .O(should_write_fu_804_p2_carry__0_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__0_i_5
       (.I0(\compressedSize_fu_148_reg[31]_0 [15]),
        .I1(\inIdx_fu_116_reg[31]_0 [15]),
        .I2(\compressedSize_fu_148_reg[31]_0 [14]),
        .I3(\inIdx_fu_116_reg[31]_0 [14]),
        .O(should_write_fu_804_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__0_i_6
       (.I0(\compressedSize_fu_148_reg[31]_0 [13]),
        .I1(\inIdx_fu_116_reg[31]_0 [13]),
        .I2(\compressedSize_fu_148_reg[31]_0 [12]),
        .I3(\inIdx_fu_116_reg[31]_0 [12]),
        .O(should_write_fu_804_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__0_i_7
       (.I0(\compressedSize_fu_148_reg[31]_0 [11]),
        .I1(\inIdx_fu_116_reg[31]_0 [11]),
        .I2(\compressedSize_fu_148_reg[31]_0 [10]),
        .I3(\inIdx_fu_116_reg[31]_0 [10]),
        .O(should_write_fu_804_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__0_i_8
       (.I0(\compressedSize_fu_148_reg[31]_0 [9]),
        .I1(\inIdx_fu_116_reg[31]_0 [9]),
        .I2(\compressedSize_fu_148_reg[31]_0 [8]),
        .I3(\inIdx_fu_116_reg[31]_0 [8]),
        .O(should_write_fu_804_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 should_write_fu_804_p2_carry__1
       (.CI(should_write_fu_804_p2_carry__0_n_12),
        .CO({should_write_fu_804_p2_carry__1_n_12,should_write_fu_804_p2_carry__1_n_13,should_write_fu_804_p2_carry__1_n_14,should_write_fu_804_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({should_write_fu_804_p2_carry__1_i_1_n_12,should_write_fu_804_p2_carry__1_i_2_n_12,should_write_fu_804_p2_carry__1_i_3_n_12,should_write_fu_804_p2_carry__1_i_4_n_12}),
        .O(NLW_should_write_fu_804_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({should_write_fu_804_p2_carry__1_i_5_n_12,should_write_fu_804_p2_carry__1_i_6_n_12,should_write_fu_804_p2_carry__1_i_7_n_12,should_write_fu_804_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__1_i_1
       (.I0(\inIdx_fu_116_reg[31]_0 [23]),
        .I1(\compressedSize_fu_148_reg[31]_0 [23]),
        .I2(\inIdx_fu_116_reg[31]_0 [22]),
        .I3(\compressedSize_fu_148_reg[31]_0 [22]),
        .O(should_write_fu_804_p2_carry__1_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__1_i_2
       (.I0(\inIdx_fu_116_reg[31]_0 [21]),
        .I1(\compressedSize_fu_148_reg[31]_0 [21]),
        .I2(\inIdx_fu_116_reg[31]_0 [20]),
        .I3(\compressedSize_fu_148_reg[31]_0 [20]),
        .O(should_write_fu_804_p2_carry__1_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__1_i_3
       (.I0(\inIdx_fu_116_reg[31]_0 [19]),
        .I1(\compressedSize_fu_148_reg[31]_0 [19]),
        .I2(\inIdx_fu_116_reg[31]_0 [18]),
        .I3(\compressedSize_fu_148_reg[31]_0 [18]),
        .O(should_write_fu_804_p2_carry__1_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__1_i_4
       (.I0(\inIdx_fu_116_reg[31]_0 [17]),
        .I1(\compressedSize_fu_148_reg[31]_0 [17]),
        .I2(\inIdx_fu_116_reg[31]_0 [16]),
        .I3(\compressedSize_fu_148_reg[31]_0 [16]),
        .O(should_write_fu_804_p2_carry__1_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__1_i_5
       (.I0(\compressedSize_fu_148_reg[31]_0 [23]),
        .I1(\inIdx_fu_116_reg[31]_0 [23]),
        .I2(\compressedSize_fu_148_reg[31]_0 [22]),
        .I3(\inIdx_fu_116_reg[31]_0 [22]),
        .O(should_write_fu_804_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__1_i_6
       (.I0(\compressedSize_fu_148_reg[31]_0 [21]),
        .I1(\inIdx_fu_116_reg[31]_0 [21]),
        .I2(\compressedSize_fu_148_reg[31]_0 [20]),
        .I3(\inIdx_fu_116_reg[31]_0 [20]),
        .O(should_write_fu_804_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__1_i_7
       (.I0(\compressedSize_fu_148_reg[31]_0 [19]),
        .I1(\inIdx_fu_116_reg[31]_0 [19]),
        .I2(\compressedSize_fu_148_reg[31]_0 [18]),
        .I3(\inIdx_fu_116_reg[31]_0 [18]),
        .O(should_write_fu_804_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__1_i_8
       (.I0(\compressedSize_fu_148_reg[31]_0 [17]),
        .I1(\inIdx_fu_116_reg[31]_0 [17]),
        .I2(\compressedSize_fu_148_reg[31]_0 [16]),
        .I3(\inIdx_fu_116_reg[31]_0 [16]),
        .O(should_write_fu_804_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 should_write_fu_804_p2_carry__2
       (.CI(should_write_fu_804_p2_carry__1_n_12),
        .CO({should_write_fu_804_p2,should_write_fu_804_p2_carry__2_n_13,should_write_fu_804_p2_carry__2_n_14,should_write_fu_804_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({should_write_fu_804_p2_carry__2_i_1_n_12,should_write_fu_804_p2_carry__2_i_2_n_12,should_write_fu_804_p2_carry__2_i_3_n_12,should_write_fu_804_p2_carry__2_i_4_n_12}),
        .O(NLW_should_write_fu_804_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({should_write_fu_804_p2_carry__2_i_5_n_12,should_write_fu_804_p2_carry__2_i_6_n_12,should_write_fu_804_p2_carry__2_i_7_n_12,should_write_fu_804_p2_carry__2_i_8_n_12}));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__2_i_1
       (.I0(\inIdx_fu_116_reg[31]_0 [31]),
        .I1(\compressedSize_fu_148_reg[31]_0 [31]),
        .I2(\inIdx_fu_116_reg[31]_0 [30]),
        .I3(\compressedSize_fu_148_reg[31]_0 [30]),
        .O(should_write_fu_804_p2_carry__2_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__2_i_2
       (.I0(\inIdx_fu_116_reg[31]_0 [29]),
        .I1(\compressedSize_fu_148_reg[31]_0 [29]),
        .I2(\inIdx_fu_116_reg[31]_0 [28]),
        .I3(\compressedSize_fu_148_reg[31]_0 [28]),
        .O(should_write_fu_804_p2_carry__2_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__2_i_3
       (.I0(\inIdx_fu_116_reg[31]_0 [27]),
        .I1(\compressedSize_fu_148_reg[31]_0 [27]),
        .I2(\inIdx_fu_116_reg[31]_0 [26]),
        .I3(\compressedSize_fu_148_reg[31]_0 [26]),
        .O(should_write_fu_804_p2_carry__2_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry__2_i_4
       (.I0(\inIdx_fu_116_reg[31]_0 [25]),
        .I1(\compressedSize_fu_148_reg[31]_0 [25]),
        .I2(\inIdx_fu_116_reg[31]_0 [24]),
        .I3(\compressedSize_fu_148_reg[31]_0 [24]),
        .O(should_write_fu_804_p2_carry__2_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__2_i_5
       (.I0(\compressedSize_fu_148_reg[31]_0 [31]),
        .I1(\inIdx_fu_116_reg[31]_0 [31]),
        .I2(\compressedSize_fu_148_reg[31]_0 [30]),
        .I3(\inIdx_fu_116_reg[31]_0 [30]),
        .O(should_write_fu_804_p2_carry__2_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__2_i_6
       (.I0(\compressedSize_fu_148_reg[31]_0 [29]),
        .I1(\inIdx_fu_116_reg[31]_0 [29]),
        .I2(\compressedSize_fu_148_reg[31]_0 [28]),
        .I3(\inIdx_fu_116_reg[31]_0 [28]),
        .O(should_write_fu_804_p2_carry__2_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__2_i_7
       (.I0(\compressedSize_fu_148_reg[31]_0 [27]),
        .I1(\inIdx_fu_116_reg[31]_0 [27]),
        .I2(\compressedSize_fu_148_reg[31]_0 [26]),
        .I3(\inIdx_fu_116_reg[31]_0 [26]),
        .O(should_write_fu_804_p2_carry__2_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry__2_i_8
       (.I0(\compressedSize_fu_148_reg[31]_0 [25]),
        .I1(\inIdx_fu_116_reg[31]_0 [25]),
        .I2(\compressedSize_fu_148_reg[31]_0 [24]),
        .I3(\inIdx_fu_116_reg[31]_0 [24]),
        .O(should_write_fu_804_p2_carry__2_i_8_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry_i_1
       (.I0(\inIdx_fu_116_reg[31]_0 [7]),
        .I1(\compressedSize_fu_148_reg[31]_0 [7]),
        .I2(\inIdx_fu_116_reg[31]_0 [6]),
        .I3(\compressedSize_fu_148_reg[31]_0 [6]),
        .O(should_write_fu_804_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry_i_2
       (.I0(\inIdx_fu_116_reg[31]_0 [5]),
        .I1(\compressedSize_fu_148_reg[31]_0 [5]),
        .I2(\inIdx_fu_116_reg[31]_0 [4]),
        .I3(\compressedSize_fu_148_reg[31]_0 [4]),
        .O(should_write_fu_804_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry_i_3
       (.I0(\inIdx_fu_116_reg[31]_0 [3]),
        .I1(\compressedSize_fu_148_reg[31]_0 [3]),
        .I2(\inIdx_fu_116_reg[31]_0 [2]),
        .I3(\compressedSize_fu_148_reg[31]_0 [2]),
        .O(should_write_fu_804_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    should_write_fu_804_p2_carry_i_4
       (.I0(\inIdx_fu_116_reg[31]_0 [1]),
        .I1(\compressedSize_fu_148_reg[31]_0 [1]),
        .I2(\inIdx_fu_116_reg[31]_0 [0]),
        .I3(\compressedSize_fu_148_reg[31]_0 [0]),
        .O(should_write_fu_804_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry_i_5
       (.I0(\compressedSize_fu_148_reg[31]_0 [7]),
        .I1(\inIdx_fu_116_reg[31]_0 [7]),
        .I2(\compressedSize_fu_148_reg[31]_0 [6]),
        .I3(\inIdx_fu_116_reg[31]_0 [6]),
        .O(should_write_fu_804_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry_i_6
       (.I0(\compressedSize_fu_148_reg[31]_0 [5]),
        .I1(\inIdx_fu_116_reg[31]_0 [5]),
        .I2(\compressedSize_fu_148_reg[31]_0 [4]),
        .I3(\inIdx_fu_116_reg[31]_0 [4]),
        .O(should_write_fu_804_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry_i_7
       (.I0(\compressedSize_fu_148_reg[31]_0 [3]),
        .I1(\inIdx_fu_116_reg[31]_0 [3]),
        .I2(\compressedSize_fu_148_reg[31]_0 [2]),
        .I3(\inIdx_fu_116_reg[31]_0 [2]),
        .O(should_write_fu_804_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    should_write_fu_804_p2_carry_i_8
       (.I0(\compressedSize_fu_148_reg[31]_0 [1]),
        .I1(\inIdx_fu_116_reg[31]_0 [1]),
        .I2(\compressedSize_fu_148_reg[31]_0 [0]),
        .I3(\inIdx_fu_116_reg[31]_0 [0]),
        .O(should_write_fu_804_p2_carry_i_8_n_12));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \should_write_reg_942[0]_i_1 
       (.I0(should_write_fu_804_p2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .I2(should_write_reg_942),
        .O(\should_write_reg_942[0]_i_1_n_12 ));
  FDRE \should_write_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\should_write_reg_942[0]_i_1_n_12 ),
        .Q(should_write_reg_942),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 write_lit_length_4_fu_455_p2_carry
       (.CI(1'b0),
        .CO({write_lit_length_4_fu_455_p2_carry_n_12,write_lit_length_4_fu_455_p2_carry_n_13,write_lit_length_4_fu_455_p2_carry_n_14,write_lit_length_4_fu_455_p2_carry_n_15}),
        .CYINIT(write_lit_length_fu_132[0]),
        .DI(write_lit_length_fu_132[4:1]),
        .O(write_lit_length_4_fu_455_p2[4:1]),
        .S({write_lit_length_4_fu_455_p2_carry_i_1_n_12,write_lit_length_4_fu_455_p2_carry_i_2_n_12,write_lit_length_4_fu_455_p2_carry_i_3_n_12,write_lit_length_4_fu_455_p2_carry_i_4_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 write_lit_length_4_fu_455_p2_carry__0
       (.CI(write_lit_length_4_fu_455_p2_carry_n_12),
        .CO({write_lit_length_4_fu_455_p2_carry__0_n_12,write_lit_length_4_fu_455_p2_carry__0_n_13,write_lit_length_4_fu_455_p2_carry__0_n_14,write_lit_length_4_fu_455_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(write_lit_length_fu_132[8:5]),
        .O(write_lit_length_4_fu_455_p2[8:5]),
        .S({write_lit_length_4_fu_455_p2_carry__0_i_1_n_12,write_lit_length_4_fu_455_p2_carry__0_i_2_n_12,write_lit_length_4_fu_455_p2_carry__0_i_3_n_12,write_lit_length_4_fu_455_p2_carry__0_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__0_i_1
       (.I0(write_lit_length_fu_132[8]),
        .O(write_lit_length_4_fu_455_p2_carry__0_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__0_i_2
       (.I0(write_lit_length_fu_132[7]),
        .O(write_lit_length_4_fu_455_p2_carry__0_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__0_i_3
       (.I0(write_lit_length_fu_132[6]),
        .O(write_lit_length_4_fu_455_p2_carry__0_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__0_i_4
       (.I0(write_lit_length_fu_132[5]),
        .O(write_lit_length_4_fu_455_p2_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 write_lit_length_4_fu_455_p2_carry__1
       (.CI(write_lit_length_4_fu_455_p2_carry__0_n_12),
        .CO({write_lit_length_4_fu_455_p2_carry__1_n_12,write_lit_length_4_fu_455_p2_carry__1_n_13,write_lit_length_4_fu_455_p2_carry__1_n_14,write_lit_length_4_fu_455_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(write_lit_length_fu_132[12:9]),
        .O(write_lit_length_4_fu_455_p2[12:9]),
        .S({write_lit_length_4_fu_455_p2_carry__1_i_1_n_12,write_lit_length_4_fu_455_p2_carry__1_i_2_n_12,write_lit_length_4_fu_455_p2_carry__1_i_3_n_12,write_lit_length_4_fu_455_p2_carry__1_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__1_i_1
       (.I0(write_lit_length_fu_132[12]),
        .O(write_lit_length_4_fu_455_p2_carry__1_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__1_i_2
       (.I0(write_lit_length_fu_132[11]),
        .O(write_lit_length_4_fu_455_p2_carry__1_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__1_i_3
       (.I0(write_lit_length_fu_132[10]),
        .O(write_lit_length_4_fu_455_p2_carry__1_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__1_i_4
       (.I0(write_lit_length_fu_132[9]),
        .O(write_lit_length_4_fu_455_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 write_lit_length_4_fu_455_p2_carry__2
       (.CI(write_lit_length_4_fu_455_p2_carry__1_n_12),
        .CO({NLW_write_lit_length_4_fu_455_p2_carry__2_CO_UNCONNECTED[3:2],write_lit_length_4_fu_455_p2_carry__2_n_14,write_lit_length_4_fu_455_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,write_lit_length_fu_132[14:13]}),
        .O({NLW_write_lit_length_4_fu_455_p2_carry__2_O_UNCONNECTED[3],write_lit_length_4_fu_455_p2[15:13]}),
        .S({1'b0,write_lit_length_fu_132[15],write_lit_length_4_fu_455_p2_carry__2_i_1_n_12,write_lit_length_4_fu_455_p2_carry__2_i_2_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__2_i_1
       (.I0(write_lit_length_fu_132[14]),
        .O(write_lit_length_4_fu_455_p2_carry__2_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry__2_i_2
       (.I0(write_lit_length_fu_132[13]),
        .O(write_lit_length_4_fu_455_p2_carry__2_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry_i_1
       (.I0(write_lit_length_fu_132[4]),
        .O(write_lit_length_4_fu_455_p2_carry_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry_i_2
       (.I0(write_lit_length_fu_132[3]),
        .O(write_lit_length_4_fu_455_p2_carry_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry_i_3
       (.I0(write_lit_length_fu_132[2]),
        .O(write_lit_length_4_fu_455_p2_carry_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    write_lit_length_4_fu_455_p2_carry_i_4
       (.I0(write_lit_length_fu_132[1]),
        .O(write_lit_length_4_fu_455_p2_carry_i_4_n_12));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \write_lit_length_fu_132[0]_i_1 
       (.I0(nextLenOffsetValue_fu_152[32]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[26]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_fu_132[0]),
        .O(\write_lit_length_fu_132[0]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[10]_i_1 
       (.I0(nextLenOffsetValue_fu_152[42]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[36]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[10]),
        .O(\write_lit_length_fu_132[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[11]_i_1 
       (.I0(nextLenOffsetValue_fu_152[43]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[37]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[11]),
        .O(\write_lit_length_fu_132[11]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[12]_i_1 
       (.I0(nextLenOffsetValue_fu_152[44]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[38]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[12]),
        .O(\write_lit_length_fu_132[12]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[13]_i_1 
       (.I0(nextLenOffsetValue_fu_152[45]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[39]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[13]),
        .O(\write_lit_length_fu_132[13]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \write_lit_length_fu_132[14]_i_1 
       (.I0(\lit_length_fu_136[15]_i_4_n_12 ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(write_lit_length_fu_132_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[14]_i_2 
       (.I0(nextLenOffsetValue_fu_152[46]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[40]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[14]),
        .O(\write_lit_length_fu_132[14]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \write_lit_length_fu_132[14]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_14),
        .I2(next_state_load_load_fu_343_p1[0]),
        .I3(next_state_load_load_fu_343_p1[2]),
        .I4(next_state_load_load_fu_343_p1[1]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h470047FF)) 
    \write_lit_length_fu_132[15]_inv_i_1 
       (.I0(nextLenOffsetValue_fu_152[47]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[41]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[15]),
        .O(\write_lit_length_fu_132[15]_inv_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \write_lit_length_fu_132[1]_i_1 
       (.I0(out[27]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[33]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[1]),
        .O(\write_lit_length_fu_132[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \write_lit_length_fu_132[2]_i_1 
       (.I0(out[28]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[34]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[2]),
        .O(\write_lit_length_fu_132[2]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \write_lit_length_fu_132[3]_i_1 
       (.I0(out[29]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(nextLenOffsetValue_fu_152[35]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[3]),
        .O(\write_lit_length_fu_132[3]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[4]_i_1 
       (.I0(nextLenOffsetValue_fu_152[36]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[30]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[4]),
        .O(\write_lit_length_fu_132[4]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[5]_i_1 
       (.I0(nextLenOffsetValue_fu_152[37]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[31]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[5]),
        .O(\write_lit_length_fu_132[5]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[6]_i_1 
       (.I0(nextLenOffsetValue_fu_152[38]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[32]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[6]),
        .O(\write_lit_length_fu_132[6]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[7]_i_1 
       (.I0(nextLenOffsetValue_fu_152[39]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[33]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[7]),
        .O(\write_lit_length_fu_132[7]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[8]_i_1 
       (.I0(nextLenOffsetValue_fu_152[40]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[34]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[8]),
        .O(\write_lit_length_fu_132[8]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_lit_length_fu_132[9]_i_1 
       (.I0(nextLenOffsetValue_fu_152[41]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_26),
        .I2(out[35]),
        .I3(\lit_length_fu_136[15]_i_4_n_12 ),
        .I4(write_lit_length_4_fu_455_p2[9]),
        .O(\write_lit_length_fu_132[9]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[0]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[0]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[10]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[10]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[11]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[11]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[12]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[12]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[13]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[13]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[14]_i_2_n_12 ),
        .Q(write_lit_length_fu_132[14]),
        .R(extra_match_len_fu_1204_out));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \write_lit_length_fu_132_reg[15]_inv 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[15]_inv_i_1_n_12 ),
        .Q(write_lit_length_fu_132[15]),
        .S(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[1]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[1]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[2]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[2]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[3]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[3]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[4]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[4]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[5]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[5]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[6]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[6]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[7]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[7]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[8]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[8]),
        .R(extra_match_len_fu_1204_out));
  FDRE #(
    .INIT(1'b0)) 
    \write_lit_length_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(write_lit_length_fu_132_0),
        .D(\write_lit_length_fu_132[9]_i_1_n_12 ),
        .Q(write_lit_length_fu_132[9]),
        .R(extra_match_len_fu_1204_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4Compress_4096_1_s
   (lz4Compress_4096_1_U0_input_size_read,
    max_lit_limit,
    \addr_reg[0] ,
    input_size_c_num_data_valid,
    input_size_c_empty_n_0,
    input_size_c_full_n,
    lz4Compress_4096_1_U0_ap_ready,
    empty_n_reg,
    \ap_CS_fsm_reg[3] ,
    max_lit_limit_ap_vld,
    \mOutPtr_reg[2] ,
    grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0,
    E,
    p_9_in,
    p_6_in,
    addr110_out,
    Q,
    \SRL_SIG_reg[1][31] ,
    ap_idle,
    lz4OutSize_din,
    ap_done,
    lz4Out_write,
    lz4Out_eos_write,
    lz4Out_din,
    ap_clk,
    icmp_ln51_fu_153_p2,
    ap_rst,
    \addr_reg[0]_0 ,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    boosterStream_empty_n,
    D,
    input_size_c_empty_n,
    \ap_CS_fsm_reg[3]_0 ,
    lz4Compress_4096_1_U0_ap_start,
    push,
    \input_size_4_reg_226_reg[31] ,
    \input_size_3_reg_151_reg[31] ,
    lz4Out_eos_full_n,
    lz4Out_full_n,
    ap_idle_0,
    ap_idle_1,
    ap_idle_2,
    ap_idle_3,
    ap_idle_4,
    ap_idle_5,
    lz4OutSize_full_n);
  output lz4Compress_4096_1_U0_input_size_read;
  output [0:0]max_lit_limit;
  output \addr_reg[0] ;
  output [2:0]input_size_c_num_data_valid;
  output input_size_c_empty_n_0;
  output input_size_c_full_n;
  output lz4Compress_4096_1_U0_ap_ready;
  output empty_n_reg;
  output \ap_CS_fsm_reg[3] ;
  output max_lit_limit_ap_vld;
  output \mOutPtr_reg[2] ;
  output grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output addr110_out;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31] ;
  output ap_idle;
  output [31:0]lz4OutSize_din;
  output ap_done;
  output lz4Out_write;
  output lz4Out_eos_write;
  output [7:0]lz4Out_din;
  input ap_clk;
  input icmp_ln51_fu_153_p2;
  input ap_rst;
  input \addr_reg[0]_0 ;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input boosterStream_empty_n;
  input [31:0]D;
  input input_size_c_empty_n;
  input \ap_CS_fsm_reg[3]_0 ;
  input lz4Compress_4096_1_U0_ap_start;
  input push;
  input [31:0]\input_size_4_reg_226_reg[31] ;
  input [31:0]\input_size_3_reg_151_reg[31] ;
  input lz4Out_eos_full_n;
  input lz4Out_full_n;
  input [0:0]ap_idle_0;
  input ap_idle_1;
  input [0:0]ap_idle_2;
  input ap_idle_3;
  input ap_idle_4;
  input [0:0]ap_idle_5;
  input lz4OutSize_full_n;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire addr110_out;
  wire \addr_reg[0] ;
  wire \addr_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire [0:0]ap_idle_0;
  wire ap_idle_1;
  wire [0:0]ap_idle_2;
  wire ap_idle_3;
  wire ap_idle_4;
  wire [0:0]ap_idle_5;
  wire ap_rst;
  wire boosterStream_empty_n;
  wire empty_n_reg;
  wire grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0;
  wire icmp_ln51_fu_153_p2;
  wire [31:0]\input_size_3_reg_151_reg[31] ;
  wire [31:0]\input_size_4_reg_226_reg[31] ;
  wire input_size_c_empty_n;
  wire input_size_c_empty_n_0;
  wire input_size_c_full_n;
  wire [2:0]input_size_c_num_data_valid;
  wire [47:0]lenOffset_Stream_dout;
  wire lenOffset_Stream_empty_n;
  wire lenOffset_Stream_full_n;
  wire lit_outStream_U_n_27;
  wire lit_outStream_U_n_28;
  wire lit_outStream_U_n_29;
  wire lit_outStream_U_n_30;
  wire lit_outStream_U_n_31;
  wire lit_outStream_U_n_32;
  wire lit_outStream_U_n_33;
  wire lit_outStream_U_n_34;
  wire lit_outStream_U_n_35;
  wire lit_outStream_U_n_36;
  wire lit_outStream_U_n_37;
  wire lit_outStream_U_n_38;
  wire lit_outStream_U_n_39;
  wire lit_outStream_U_n_40;
  wire [7:0]lit_outStream_dout;
  wire lit_outStream_empty_n;
  wire lit_outStream_full_n;
  wire lz4CompressPart1_4096_1_U0_ap_done;
  wire [47:0]lz4CompressPart1_4096_1_U0_lenOffset_Stream_din;
  wire [7:0]lz4CompressPart1_4096_1_U0_lit_outStream_din;
  wire lz4CompressPart1_4096_1_U0_n_15;
  wire lz4CompressPart1_4096_1_U0_n_56;
  wire lz4CompressPart1_4096_1_U0_n_66;
  wire lz4CompressPart1_4096_1_U0_n_67;
  wire lz4CompressPart1_4096_1_U0_n_71;
  wire lz4CompressPart1_4096_1_U0_n_72;
  wire lz4CompressPart1_4096_1_U0_n_74;
  wire lz4CompressPart1_4096_1_U0_n_75;
  wire lz4CompressPart1_4096_1_U0_n_76;
  wire lz4CompressPart1_4096_1_U0_n_77;
  wire lz4CompressPart1_4096_1_U0_n_78;
  wire lz4CompressPart1_4096_1_U0_n_79;
  wire lz4CompressPart1_4096_1_U0_n_80;
  wire lz4CompressPart1_4096_1_U0_n_81;
  wire lz4CompressPart1_4096_1_U0_n_82;
  wire lz4CompressPart1_4096_1_U0_n_83;
  wire lz4CompressPart1_4096_1_U0_n_84;
  wire lz4CompressPart1_4096_1_U0_n_85;
  wire lz4CompressPart1_4096_1_U0_n_86;
  wire lz4CompressPart1_4096_1_U0_n_87;
  wire lz4CompressPart1_4096_1_U0_n_88;
  wire lz4CompressPart1_4096_1_U0_n_89;
  wire lz4CompressPart1_4096_1_U0_n_90;
  wire lz4CompressPart1_4096_1_U0_n_91;
  wire lz4CompressPart1_4096_1_U0_n_92;
  wire lz4CompressPart1_4096_1_U0_n_93;
  wire lz4CompressPart1_4096_1_U0_n_94;
  wire lz4CompressPart1_4096_1_U0_n_95;
  wire lz4CompressPart1_4096_1_U0_n_96;
  wire lz4CompressPart1_4096_1_U0_n_97;
  wire lz4CompressPart1_4096_1_U0_n_98;
  wire lz4CompressPart1_4096_1_U0_n_99;
  wire lz4CompressPart2_U0_ap_start;
  wire lz4CompressPart2_U0_lenOffset_Stream_read;
  wire lz4CompressPart2_U0_n_12;
  wire lz4CompressPart2_U0_n_15;
  wire lz4CompressPart2_U0_n_16;
  wire lz4Compress_4096_1_U0_ap_ready;
  wire lz4Compress_4096_1_U0_ap_start;
  wire lz4Compress_4096_1_U0_input_size_read;
  wire [31:0]lz4OutSize_din;
  wire lz4OutSize_full_n;
  wire [7:0]lz4Out_din;
  wire lz4Out_eos_full_n;
  wire lz4Out_eos_write;
  wire lz4Out_full_n;
  wire lz4Out_write;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[2] ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]max_lit_limit;
  wire max_lit_limit_ap_vld;
  wire [11:0]num_data_cnt_reg;
  wire p_6_in;
  wire p_8_in;
  wire p_9_in;
  wire p_9_in_2;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire push_3;
  wire start_for_lz4CompressPart2_U0_U_n_14;
  wire start_for_lz4CompressPart2_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w32_d2_S input_size_c_U
       (.D(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0),
        .E(lz4Compress_4096_1_U0_input_size_read),
        .Q(Q),
        .\SRL_SIG_reg[0][31] (\input_size_4_reg_226_reg[31] ),
        .\SRL_SIG_reg[1][0] (push_0),
        .\SRL_SIG_reg[1][31] (\SRL_SIG_reg[1][31] ),
        .\addr_reg[0]_0 (\addr_reg[0] ),
        .\addr_reg[0]_1 (\addr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .empty_n_reg_0(input_size_c_empty_n_0),
        .full_n_reg_0(input_size_c_full_n),
        .input_size_c_num_data_valid(input_size_c_num_data_valid),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .\mOutPtr_reg[2]_0 (\mOutPtr_reg[2] ),
        .\mOutPtr_reg[2]_1 (\mOutPtr_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w64_d32_S lenOffset_Stream_U
       (.E(lz4CompressPart1_4096_1_U0_n_71),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .in({lz4CompressPart1_4096_1_U0_lenOffset_Stream_din[47:16],lz4CompressPart1_4096_1_U0_lenOffset_Stream_din[9],lz4CompressPart1_4096_1_U0_lenOffset_Stream_din[7:3],lz4CompressPart1_4096_1_U0_n_56,lz4CompressPart1_4096_1_U0_lenOffset_Stream_din[1:0]}),
        .lenOffset_Stream_empty_n(lenOffset_Stream_empty_n),
        .lenOffset_Stream_full_n(lenOffset_Stream_full_n),
        .lz4CompressPart2_U0_lenOffset_Stream_read(lz4CompressPart2_U0_lenOffset_Stream_read),
        .out({lenOffset_Stream_dout[47:16],lenOffset_Stream_dout[9:0]}),
        .p_9_in(p_9_in_2),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_fifo_w8_d4096_A lit_outStream_U
       (.O({lz4CompressPart1_4096_1_U0_n_74,lz4CompressPart1_4096_1_U0_n_75,lz4CompressPart1_4096_1_U0_n_76,lz4CompressPart1_4096_1_U0_n_77}),
        .Q(lz4CompressPart1_4096_1_U0_lit_outStream_din),
        .S({lit_outStream_U_n_27,lit_outStream_U_n_28,lit_outStream_U_n_29,lit_outStream_U_n_30}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .lit_outStream_empty_n(lit_outStream_empty_n),
        .lit_outStream_full_n(lit_outStream_full_n),
        .\mOutPtr_reg[11]_0 ({lz4CompressPart1_4096_1_U0_n_82,lz4CompressPart1_4096_1_U0_n_83,lz4CompressPart1_4096_1_U0_n_84,lz4CompressPart1_4096_1_U0_n_85}),
        .\mOutPtr_reg[12]_0 (lit_outStream_U_n_39),
        .\mOutPtr_reg[12]_1 (lz4CompressPart1_4096_1_U0_n_66),
        .\mOutPtr_reg[12]_2 (lz4CompressPart1_4096_1_U0_n_86),
        .\mOutPtr_reg[3]_0 ({lit_outStream_U_n_35,lit_outStream_U_n_36,lit_outStream_U_n_37,lit_outStream_U_n_38}),
        .\mOutPtr_reg[7]_0 ({lit_outStream_U_n_31,lit_outStream_U_n_32,lit_outStream_U_n_33,lit_outStream_U_n_34}),
        .\mOutPtr_reg[7]_1 ({lz4CompressPart1_4096_1_U0_n_78,lz4CompressPart1_4096_1_U0_n_79,lz4CompressPart1_4096_1_U0_n_80,lz4CompressPart1_4096_1_U0_n_81}),
        .mem_reg(lit_outStream_dout),
        .\num_data_cnt_reg[11]_0 (num_data_cnt_reg),
        .\num_data_cnt_reg[11]_1 ({lz4CompressPart1_4096_1_U0_n_95,lz4CompressPart1_4096_1_U0_n_96,lz4CompressPart1_4096_1_U0_n_97,lz4CompressPart1_4096_1_U0_n_98}),
        .\num_data_cnt_reg[12]_0 (lit_outStream_U_n_40),
        .\num_data_cnt_reg[12]_1 (lz4CompressPart1_4096_1_U0_n_67),
        .\num_data_cnt_reg[12]_2 (lz4CompressPart1_4096_1_U0_n_99),
        .\num_data_cnt_reg[3]_0 ({lz4CompressPart1_4096_1_U0_n_87,lz4CompressPart1_4096_1_U0_n_88,lz4CompressPart1_4096_1_U0_n_89,lz4CompressPart1_4096_1_U0_n_90}),
        .\num_data_cnt_reg[7]_0 ({lz4CompressPart1_4096_1_U0_n_91,lz4CompressPart1_4096_1_U0_n_92,lz4CompressPart1_4096_1_U0_n_93,lz4CompressPart1_4096_1_U0_n_94}),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push_3),
        .\raddr_reg[11]_0 (lz4CompressPart2_U0_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4CompressPart1_4096_1_s lz4CompressPart1_4096_1_U0
       (.D(D),
        .E(lz4Compress_4096_1_U0_input_size_read),
        .O({lz4CompressPart1_4096_1_U0_n_74,lz4CompressPart1_4096_1_U0_n_75,lz4CompressPart1_4096_1_U0_n_76,lz4CompressPart1_4096_1_U0_n_77}),
        .Q(lz4CompressPart1_4096_1_U0_n_15),
        .S({lit_outStream_U_n_27,lit_outStream_U_n_28,lit_outStream_U_n_29,lit_outStream_U_n_30}),
        .\SRL_SIG_reg[1][0] (input_size_c_full_n),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2]_0 (E),
        .\ap_CS_fsm_reg[3]_0 (lz4Compress_4096_1_U0_ap_ready),
        .\ap_CS_fsm_reg[3]_1 (lz4CompressPart1_4096_1_U0_n_71),
        .\ap_CS_fsm_reg[3]_2 (start_for_lz4CompressPart2_U0_U_n_14),
        .\ap_CS_fsm_reg[3]_3 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(lz4CompressPart2_U0_n_12),
        .ap_enable_reg_pp0_iter2_reg({lz4CompressPart1_4096_1_U0_n_78,lz4CompressPart1_4096_1_U0_n_79,lz4CompressPart1_4096_1_U0_n_80,lz4CompressPart1_4096_1_U0_n_81}),
        .ap_enable_reg_pp0_iter2_reg_0({lz4CompressPart1_4096_1_U0_n_82,lz4CompressPart1_4096_1_U0_n_83,lz4CompressPart1_4096_1_U0_n_84,lz4CompressPart1_4096_1_U0_n_85}),
        .ap_rst(ap_rst),
        .boosterStream_empty_n(boosterStream_empty_n),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(lz4CompressPart1_4096_1_U0_n_66),
        .full_n_reg_0(lz4CompressPart1_4096_1_U0_n_67),
        .full_n_reg_1(push_0),
        .full_n_reg_2({lz4CompressPart1_4096_1_U0_n_87,lz4CompressPart1_4096_1_U0_n_88,lz4CompressPart1_4096_1_U0_n_89,lz4CompressPart1_4096_1_U0_n_90}),
        .icmp_ln51_fu_153_p2(icmp_ln51_fu_153_p2),
        .in({lz4CompressPart1_4096_1_U0_lenOffset_Stream_din[47:16],lz4CompressPart1_4096_1_U0_lenOffset_Stream_din[9],lz4CompressPart1_4096_1_U0_lenOffset_Stream_din[7:3],lz4CompressPart1_4096_1_U0_n_56,lz4CompressPart1_4096_1_U0_lenOffset_Stream_din[1:0]}),
        .\input_size_4_reg_226_reg[31]_0 (\input_size_4_reg_226_reg[31] ),
        .input_size_c_empty_n(input_size_c_empty_n),
        .lenOffset_Stream_full_n(lenOffset_Stream_full_n),
        .lit_outStream_full_n(lit_outStream_full_n),
        .lz4CompressPart1_4096_1_U0_ap_done(lz4CompressPart1_4096_1_U0_ap_done),
        .lz4CompressPart2_U0_lenOffset_Stream_read(lz4CompressPart2_U0_lenOffset_Stream_read),
        .lz4Compress_4096_1_U0_ap_start(lz4Compress_4096_1_U0_ap_start),
        .\mOutPtr_reg[12] (lz4CompressPart1_4096_1_U0_n_86),
        .\mOutPtr_reg[12]_0 (lit_outStream_U_n_39),
        .\mOutPtr_reg[3] ({lit_outStream_U_n_35,lit_outStream_U_n_36,lit_outStream_U_n_37,lit_outStream_U_n_38}),
        .\mOutPtr_reg[7] ({lit_outStream_U_n_31,lit_outStream_U_n_32,lit_outStream_U_n_33,lit_outStream_U_n_34}),
        .max_lit_limit(max_lit_limit),
        .max_lit_limit_ap_vld(max_lit_limit_ap_vld),
        .\num_data_cnt_reg[11] ({lz4CompressPart1_4096_1_U0_n_95,lz4CompressPart1_4096_1_U0_n_96,lz4CompressPart1_4096_1_U0_n_97,lz4CompressPart1_4096_1_U0_n_98}),
        .\num_data_cnt_reg[11]_0 (num_data_cnt_reg),
        .\num_data_cnt_reg[12] (lz4CompressPart1_4096_1_U0_n_99),
        .\num_data_cnt_reg[12]_0 (lz4CompressPart2_U0_n_16),
        .\num_data_cnt_reg[12]_1 (lit_outStream_U_n_40),
        .\num_data_cnt_reg[7] ({lz4CompressPart1_4096_1_U0_n_91,lz4CompressPart1_4096_1_U0_n_92,lz4CompressPart1_4096_1_U0_n_93,lz4CompressPart1_4096_1_U0_n_94}),
        .p_6_in(p_6_in),
        .p_8_in(p_8_in),
        .p_9_in(p_9_in),
        .p_9_in_1(p_9_in_2),
        .pop(pop),
        .push(push),
        .push_0(push_3),
        .push_2(push_1),
        .start_for_lz4CompressPart2_U0_full_n(start_for_lz4CompressPart2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(lz4CompressPart1_4096_1_U0_n_72),
        .\tCh_reg_347_reg[7] (lz4CompressPart1_4096_1_U0_lit_outStream_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lz4CompressPart2 lz4CompressPart2_U0
       (.D(grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91_ap_start_reg0),
        .E(lz4CompressPart2_U0_lenOffset_Stream_read),
        .Q({ap_CS_fsm_state4,lz4CompressPart2_U0_n_15}),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_reg_reg_0(lz4CompressPart2_U0_n_12),
        .ap_enable_reg_pp0_iter1_reg(lz4CompressPart2_U0_n_16),
        .ap_rst(ap_rst),
        .\compressedSize_fu_148_reg[31] (lz4OutSize_din),
        .\input_size_3_reg_151_reg[31]_0 (\input_size_3_reg_151_reg[31] ),
        .input_size_c_empty_n_0(input_size_c_empty_n_0),
        .lenOffset_Stream_empty_n(lenOffset_Stream_empty_n),
        .lit_outStream_empty_n(lit_outStream_empty_n),
        .lz4CompressPart1_4096_1_U0_ap_done(lz4CompressPart1_4096_1_U0_ap_done),
        .lz4CompressPart2_U0_ap_start(lz4CompressPart2_U0_ap_start),
        .lz4OutSize_full_n(lz4OutSize_full_n),
        .lz4Out_din(lz4Out_din),
        .lz4Out_eos_full_n(lz4Out_eos_full_n),
        .lz4Out_eos_write(lz4Out_eos_write),
        .lz4Out_full_n(lz4Out_full_n),
        .lz4Out_write(lz4Out_write),
        .mem_reg(lit_outStream_dout),
        .out({lenOffset_Stream_dout[47:16],lenOffset_Stream_dout[9:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_start_for_lz4CompressPart2_U0 start_for_lz4CompressPart2_U0_U
       (.Q({ap_CS_fsm_state4,lz4CompressPart2_U0_n_15}),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_idle_0(ap_idle_0),
        .ap_idle_1(ap_idle_1),
        .ap_idle_2(ap_idle_2),
        .ap_idle_3(ap_idle_3),
        .ap_idle_4(ap_idle_4),
        .ap_idle_5(ap_idle_5),
        .ap_idle_6(lz4CompressPart1_4096_1_U0_n_15),
        .ap_rst(ap_rst),
        .empty_n_reg_0(\ap_CS_fsm_reg[3] ),
        .empty_n_reg_1(lz4CompressPart1_4096_1_U0_n_72),
        .full_n_reg_0(start_for_lz4CompressPart2_U0_U_n_14),
        .lz4CompressPart2_U0_ap_start(lz4CompressPart2_U0_ap_start),
        .lz4Compress_4096_1_U0_ap_start(lz4Compress_4096_1_U0_ap_start),
        .lz4OutSize_full_n(lz4OutSize_full_n),
        .lz4Out_eos_full_n(lz4Out_eos_full_n),
        .lz4Out_full_n(lz4Out_full_n),
        .start_for_lz4CompressPart2_U0_full_n(start_for_lz4CompressPart2_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter
   (Q,
    full_n_reg,
    \ap_CS_fsm_reg[7] ,
    in,
    \ap_CS_fsm_reg[6] ,
    empty_n_reg,
    p_9_in,
    p_6_in,
    push,
    ap_clk,
    D,
    S,
    ap_rst,
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg,
    bestMatchStream_full_n,
    compressdStream_empty_n,
    \ap_CS_fsm_reg[8] ,
    bestMatchStream_din1,
    i_8_fu_104,
    push_0,
    ap_NS_fsm112_out,
    \mOutPtr_reg[3] ,
    icmp_ln327_fu_251_p2_carry__2_0,
    \compareValue_4_fu_112_reg[31]_0 ,
    \compareValue_3_fu_108_reg[31]_0 ,
    \compareValue_2_fu_104_reg[31]_0 ,
    \compareValue_1_fu_100_reg[31]_0 ,
    \compareValue_fu_96_reg[31]_0 ,
    \outValue_fu_92_reg[31]_0 );
  output [1:0]Q;
  output full_n_reg;
  output [1:0]\ap_CS_fsm_reg[7] ;
  output [26:0]in;
  output \ap_CS_fsm_reg[6] ;
  output [0:0]empty_n_reg;
  output p_9_in;
  output p_6_in;
  output push;
  input ap_clk;
  input [26:0]D;
  input [2:0]S;
  input ap_rst;
  input grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg;
  input bestMatchStream_full_n;
  input compressdStream_empty_n;
  input [1:0]\ap_CS_fsm_reg[8] ;
  input bestMatchStream_din1;
  input [2:0]i_8_fu_104;
  input push_0;
  input ap_NS_fsm112_out;
  input \mOutPtr_reg[3] ;
  input [31:0]icmp_ln327_fu_251_p2_carry__2_0;
  input [26:0]\compareValue_4_fu_112_reg[31]_0 ;
  input [26:0]\compareValue_3_fu_108_reg[31]_0 ;
  input [26:0]\compareValue_2_fu_104_reg[31]_0 ;
  input [26:0]\compareValue_1_fu_100_reg[31]_0 ;
  input [26:0]\compareValue_fu_96_reg[31]_0 ;
  input [26:0]\outValue_fu_92_reg[31]_0 ;

  wire [26:0]D;
  wire [1:0]Q;
  wire [2:0]S;
  wire \SRL_SIG_reg[7][0]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][0]_srl8_i_4__0_n_12 ;
  wire \SRL_SIG_reg[7][10]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][10]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][16]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][16]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][17]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][17]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][18]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][18]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][19]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][19]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][1]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][1]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][20]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][20]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][21]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][21]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][22]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][22]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][23]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][23]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][24]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][24]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][25]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][25]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][26]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][26]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][27]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][27]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][28]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][28]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][29]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][29]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][2]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][2]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][30]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][30]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][31]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][31]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][3]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][3]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][4]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][4]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][5]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][5]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][6]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][6]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][7]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][7]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_4__0_n_12 ;
  wire \SRL_SIG_reg[7][9]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][9]_srl8_i_3_n_12 ;
  wire _carry_i_1_n_12;
  wire _carry_i_3_n_12;
  wire _carry_i_4_n_12;
  wire _carry_i_5_n_12;
  wire _carry_i_6_n_12;
  wire _carry_n_12;
  wire _carry_n_13;
  wire _carry_n_14;
  wire _carry_n_15;
  wire \_inferred__0/i__carry_n_12 ;
  wire \_inferred__0/i__carry_n_13 ;
  wire \_inferred__0/i__carry_n_14 ;
  wire \_inferred__0/i__carry_n_15 ;
  wire \_inferred__1/i__carry_n_12 ;
  wire \_inferred__1/i__carry_n_13 ;
  wire \_inferred__1/i__carry_n_14 ;
  wire \_inferred__1/i__carry_n_15 ;
  wire \_inferred__2/i___0_carry_n_12 ;
  wire \_inferred__2/i___0_carry_n_13 ;
  wire \_inferred__2/i___0_carry_n_14 ;
  wire \_inferred__2/i___0_carry_n_15 ;
  wire \_inferred__3/i__carry_n_12 ;
  wire \_inferred__3/i__carry_n_13 ;
  wire \_inferred__3/i__carry_n_14 ;
  wire \_inferred__3/i__carry_n_15 ;
  wire \ap_CS_fsm_reg[6] ;
  wire [1:0]\ap_CS_fsm_reg[7] ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_12;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst;
  wire bestMatchStream_din1;
  wire bestMatchStream_full_n;
  wire [2:0]compareLen_fu_303_p3;
  wire [31:0]compareValue_1_fu_100;
  wire compareValue_1_fu_100_0;
  wire [26:0]\compareValue_1_fu_100_reg[31]_0 ;
  wire [31:0]compareValue_2_fu_104;
  wire [26:0]\compareValue_2_fu_104_reg[31]_0 ;
  wire [31:0]compareValue_3_fu_108;
  wire [26:0]\compareValue_3_fu_108_reg[31]_0 ;
  wire [31:0]compareValue_4_fu_112;
  wire [26:0]\compareValue_4_fu_112_reg[31]_0 ;
  wire [26:0]\compareValue_fu_96_reg[31]_0 ;
  wire \compareValue_fu_96_reg_n_12_[0] ;
  wire \compareValue_fu_96_reg_n_12_[16] ;
  wire \compareValue_fu_96_reg_n_12_[17] ;
  wire \compareValue_fu_96_reg_n_12_[18] ;
  wire \compareValue_fu_96_reg_n_12_[19] ;
  wire \compareValue_fu_96_reg_n_12_[1] ;
  wire \compareValue_fu_96_reg_n_12_[20] ;
  wire \compareValue_fu_96_reg_n_12_[21] ;
  wire \compareValue_fu_96_reg_n_12_[22] ;
  wire \compareValue_fu_96_reg_n_12_[23] ;
  wire \compareValue_fu_96_reg_n_12_[24] ;
  wire \compareValue_fu_96_reg_n_12_[25] ;
  wire \compareValue_fu_96_reg_n_12_[26] ;
  wire \compareValue_fu_96_reg_n_12_[27] ;
  wire \compareValue_fu_96_reg_n_12_[28] ;
  wire \compareValue_fu_96_reg_n_12_[29] ;
  wire \compareValue_fu_96_reg_n_12_[2] ;
  wire \compareValue_fu_96_reg_n_12_[30] ;
  wire \compareValue_fu_96_reg_n_12_[31] ;
  wire \compareValue_fu_96_reg_n_12_[3] ;
  wire \compareValue_fu_96_reg_n_12_[4] ;
  wire \compareValue_fu_96_reg_n_12_[5] ;
  wire \compareValue_fu_96_reg_n_12_[6] ;
  wire \compareValue_fu_96_reg_n_12_[7] ;
  wire compressdStream_empty_n;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_157;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_159;
  wire flow_control_loop_pipe_sequential_init_U_n_160;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_162;
  wire flow_control_loop_pipe_sequential_init_U_n_163;
  wire flow_control_loop_pipe_sequential_init_U_n_164;
  wire flow_control_loop_pipe_sequential_init_U_n_165;
  wire flow_control_loop_pipe_sequential_init_U_n_166;
  wire flow_control_loop_pipe_sequential_init_U_n_167;
  wire flow_control_loop_pipe_sequential_init_U_n_168;
  wire flow_control_loop_pipe_sequential_init_U_n_169;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_170;
  wire flow_control_loop_pipe_sequential_init_U_n_171;
  wire flow_control_loop_pipe_sequential_init_U_n_172;
  wire flow_control_loop_pipe_sequential_init_U_n_173;
  wire flow_control_loop_pipe_sequential_init_U_n_174;
  wire flow_control_loop_pipe_sequential_init_U_n_175;
  wire flow_control_loop_pipe_sequential_init_U_n_176;
  wire flow_control_loop_pipe_sequential_init_U_n_177;
  wire flow_control_loop_pipe_sequential_init_U_n_178;
  wire flow_control_loop_pipe_sequential_init_U_n_179;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_180;
  wire flow_control_loop_pipe_sequential_init_U_n_181;
  wire flow_control_loop_pipe_sequential_init_U_n_182;
  wire flow_control_loop_pipe_sequential_init_U_n_183;
  wire flow_control_loop_pipe_sequential_init_U_n_184;
  wire flow_control_loop_pipe_sequential_init_U_n_185;
  wire flow_control_loop_pipe_sequential_init_U_n_186;
  wire flow_control_loop_pipe_sequential_init_U_n_187;
  wire flow_control_loop_pipe_sequential_init_U_n_188;
  wire flow_control_loop_pipe_sequential_init_U_n_189;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_190;
  wire flow_control_loop_pipe_sequential_init_U_n_191;
  wire flow_control_loop_pipe_sequential_init_U_n_192;
  wire flow_control_loop_pipe_sequential_init_U_n_193;
  wire flow_control_loop_pipe_sequential_init_U_n_194;
  wire flow_control_loop_pipe_sequential_init_U_n_195;
  wire flow_control_loop_pipe_sequential_init_U_n_196;
  wire flow_control_loop_pipe_sequential_init_U_n_197;
  wire flow_control_loop_pipe_sequential_init_U_n_198;
  wire flow_control_loop_pipe_sequential_init_U_n_199;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_200;
  wire flow_control_loop_pipe_sequential_init_U_n_201;
  wire flow_control_loop_pipe_sequential_init_U_n_202;
  wire flow_control_loop_pipe_sequential_init_U_n_203;
  wire flow_control_loop_pipe_sequential_init_U_n_204;
  wire flow_control_loop_pipe_sequential_init_U_n_205;
  wire flow_control_loop_pipe_sequential_init_U_n_206;
  wire flow_control_loop_pipe_sequential_init_U_n_207;
  wire flow_control_loop_pipe_sequential_init_U_n_208;
  wire flow_control_loop_pipe_sequential_init_U_n_209;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_210;
  wire flow_control_loop_pipe_sequential_init_U_n_211;
  wire flow_control_loop_pipe_sequential_init_U_n_212;
  wire flow_control_loop_pipe_sequential_init_U_n_213;
  wire flow_control_loop_pipe_sequential_init_U_n_214;
  wire flow_control_loop_pipe_sequential_init_U_n_215;
  wire flow_control_loop_pipe_sequential_init_U_n_216;
  wire flow_control_loop_pipe_sequential_init_U_n_217;
  wire flow_control_loop_pipe_sequential_init_U_n_218;
  wire flow_control_loop_pipe_sequential_init_U_n_219;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_220;
  wire flow_control_loop_pipe_sequential_init_U_n_221;
  wire flow_control_loop_pipe_sequential_init_U_n_222;
  wire flow_control_loop_pipe_sequential_init_U_n_223;
  wire flow_control_loop_pipe_sequential_init_U_n_224;
  wire flow_control_loop_pipe_sequential_init_U_n_225;
  wire flow_control_loop_pipe_sequential_init_U_n_226;
  wire flow_control_loop_pipe_sequential_init_U_n_227;
  wire flow_control_loop_pipe_sequential_init_U_n_228;
  wire flow_control_loop_pipe_sequential_init_U_n_229;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_230;
  wire flow_control_loop_pipe_sequential_init_U_n_231;
  wire flow_control_loop_pipe_sequential_init_U_n_232;
  wire flow_control_loop_pipe_sequential_init_U_n_233;
  wire flow_control_loop_pipe_sequential_init_U_n_234;
  wire flow_control_loop_pipe_sequential_init_U_n_235;
  wire flow_control_loop_pipe_sequential_init_U_n_236;
  wire flow_control_loop_pipe_sequential_init_U_n_237;
  wire flow_control_loop_pipe_sequential_init_U_n_238;
  wire flow_control_loop_pipe_sequential_init_U_n_239;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_240;
  wire flow_control_loop_pipe_sequential_init_U_n_241;
  wire flow_control_loop_pipe_sequential_init_U_n_242;
  wire flow_control_loop_pipe_sequential_init_U_n_243;
  wire flow_control_loop_pipe_sequential_init_U_n_244;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire full_n_reg;
  wire grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg;
  wire [2:0]i_8_fu_104;
  wire i___0_carry_i_1_n_12;
  wire i___0_carry_i_2_n_12;
  wire i___0_carry_i_3_n_12;
  wire i___0_carry_i_4_n_12;
  wire i___0_carry_i_5_n_12;
  wire i___0_carry_i_6_n_12;
  wire i___0_carry_i_7_n_12;
  wire i___0_carry_i_8_n_12;
  wire i__carry_i_1__0_n_12;
  wire i__carry_i_1__1_n_12;
  wire i__carry_i_1_n_12;
  wire i__carry_i_2__0_n_12;
  wire i__carry_i_2__1_n_12;
  wire i__carry_i_2_n_12;
  wire i__carry_i_3__0_n_12;
  wire i__carry_i_3__1_n_12;
  wire i__carry_i_4__0_n_12;
  wire i__carry_i_4__1_n_12;
  wire i__carry_i_6_n_12;
  wire i_fu_88;
  wire [31:0]i_fu_88_reg;
  wire icmp_ln327_fu_251_p2;
  wire icmp_ln327_fu_251_p2_carry__0_n_12;
  wire icmp_ln327_fu_251_p2_carry__0_n_13;
  wire icmp_ln327_fu_251_p2_carry__0_n_14;
  wire icmp_ln327_fu_251_p2_carry__0_n_15;
  wire icmp_ln327_fu_251_p2_carry__1_n_12;
  wire icmp_ln327_fu_251_p2_carry__1_n_13;
  wire icmp_ln327_fu_251_p2_carry__1_n_14;
  wire icmp_ln327_fu_251_p2_carry__1_n_15;
  wire [31:0]icmp_ln327_fu_251_p2_carry__2_0;
  wire icmp_ln327_fu_251_p2_carry__2_n_13;
  wire icmp_ln327_fu_251_p2_carry__2_n_14;
  wire icmp_ln327_fu_251_p2_carry__2_n_15;
  wire icmp_ln327_fu_251_p2_carry_n_12;
  wire icmp_ln327_fu_251_p2_carry_n_13;
  wire icmp_ln327_fu_251_p2_carry_n_14;
  wire icmp_ln327_fu_251_p2_carry_n_15;
  wire icmp_ln327_reg_608;
  wire icmp_ln344_fu_311_p2;
  wire icmp_ln344_fu_311_p2_carry_i_1_n_12;
  wire icmp_ln344_fu_311_p2_carry_i_2_n_12;
  wire icmp_ln344_fu_311_p2_carry_i_3_n_12;
  wire icmp_ln344_fu_311_p2_carry_i_4_n_12;
  wire icmp_ln344_fu_311_p2_carry_n_15;
  wire [26:0]in;
  wire \mOutPtr_reg[3] ;
  wire [26:0]\outValue_fu_92_reg[31]_0 ;
  wire \outValue_fu_92_reg_n_12_[0] ;
  wire \outValue_fu_92_reg_n_12_[16] ;
  wire \outValue_fu_92_reg_n_12_[17] ;
  wire \outValue_fu_92_reg_n_12_[18] ;
  wire \outValue_fu_92_reg_n_12_[19] ;
  wire \outValue_fu_92_reg_n_12_[1] ;
  wire \outValue_fu_92_reg_n_12_[20] ;
  wire \outValue_fu_92_reg_n_12_[21] ;
  wire \outValue_fu_92_reg_n_12_[22] ;
  wire \outValue_fu_92_reg_n_12_[23] ;
  wire \outValue_fu_92_reg_n_12_[24] ;
  wire \outValue_fu_92_reg_n_12_[25] ;
  wire \outValue_fu_92_reg_n_12_[26] ;
  wire \outValue_fu_92_reg_n_12_[27] ;
  wire \outValue_fu_92_reg_n_12_[28] ;
  wire \outValue_fu_92_reg_n_12_[29] ;
  wire \outValue_fu_92_reg_n_12_[2] ;
  wire \outValue_fu_92_reg_n_12_[30] ;
  wire \outValue_fu_92_reg_n_12_[31] ;
  wire \outValue_fu_92_reg_n_12_[3] ;
  wire \outValue_fu_92_reg_n_12_[4] ;
  wire \outValue_fu_92_reg_n_12_[5] ;
  wire \outValue_fu_92_reg_n_12_[6] ;
  wire \outValue_fu_92_reg_n_12_[7] ;
  wire [1:1]p_0_in;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire [0:0]zext_ln342_fu_299_p1;
  wire [3:0]NLW__carry_O_UNCONNECTED;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__2/i___0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln327_fu_251_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln327_fu_251_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln327_fu_251_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln327_fu_251_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln344_fu_311_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln344_fu_311_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__0 
       (.I0(bestMatchStream_full_n),
        .I1(compressdStream_empty_n),
        .I2(icmp_ln327_reg_608),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .I5(bestMatchStream_din1),
        .O(push));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][0]_srl8_i_2__0 
       (.I0(\SRL_SIG_reg[7][0]_srl8_i_3__0_n_12 ),
        .I1(i_8_fu_104[2]),
        .I2(\SRL_SIG_reg[7][0]_srl8_i_4__0_n_12 ),
        .I3(bestMatchStream_din1),
        .I4(\outValue_fu_92_reg_n_12_[0] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[7][0]_srl8_i_3__0 
       (.I0(compareValue_4_fu_112[0]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[0]),
        .O(\SRL_SIG_reg[7][0]_srl8_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][0]_srl8_i_4__0 
       (.I0(compareValue_2_fu_104[0]),
        .I1(compareValue_1_fu_100[0]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[0] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[0] ),
        .O(\SRL_SIG_reg[7][0]_srl8_i_4__0_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][10]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][10]_srl8_i_2_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][10]_srl8_i_2 
       (.I0(compareValue_4_fu_112[10]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[10]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][10]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][10]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][10]_srl8_i_3 
       (.I0(compareValue_2_fu_104[10]),
        .I1(compareValue_1_fu_100[10]),
        .I2(i_8_fu_104[1]),
        .I3(compareLen_fu_303_p3[2]),
        .I4(i_8_fu_104[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[7][10]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][16]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][16]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[16] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][16]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[16]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[16]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][16]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][16]_srl8_i_3 
       (.I0(compareValue_2_fu_104[16]),
        .I1(compareValue_1_fu_100[16]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[16] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[16] ),
        .O(\SRL_SIG_reg[7][16]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][17]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][17]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[17] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][17]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[17]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[17]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][17]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][17]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][17]_srl8_i_3 
       (.I0(compareValue_2_fu_104[17]),
        .I1(compareValue_1_fu_100[17]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[17] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[17] ),
        .O(\SRL_SIG_reg[7][17]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][18]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][18]_srl8_i_2_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[18] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][18]_srl8_i_2 
       (.I0(compareValue_4_fu_112[18]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[18]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][18]_srl8_i_3__0_n_12 ),
        .O(\SRL_SIG_reg[7][18]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][18]_srl8_i_3__0 
       (.I0(compareValue_2_fu_104[18]),
        .I1(compareValue_1_fu_100[18]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[18] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[18] ),
        .O(\SRL_SIG_reg[7][18]_srl8_i_3__0_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][19]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][19]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[19] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][19]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[19]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[19]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][19]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][19]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][19]_srl8_i_3 
       (.I0(compareValue_2_fu_104[19]),
        .I1(compareValue_1_fu_100[19]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[19] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[19] ),
        .O(\SRL_SIG_reg[7][19]_srl8_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][1]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][1]_srl8_i_2_n_12 ),
        .I1(i_8_fu_104[2]),
        .I2(\SRL_SIG_reg[7][1]_srl8_i_3_n_12 ),
        .I3(bestMatchStream_din1),
        .I4(\outValue_fu_92_reg_n_12_[1] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[7][1]_srl8_i_2 
       (.I0(compareValue_4_fu_112[1]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[1]),
        .O(\SRL_SIG_reg[7][1]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][1]_srl8_i_3 
       (.I0(compareValue_2_fu_104[1]),
        .I1(compareValue_1_fu_100[1]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[1] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[1] ),
        .O(\SRL_SIG_reg[7][1]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][20]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][20]_srl8_i_2_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[20] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][20]_srl8_i_2 
       (.I0(compareValue_4_fu_112[20]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[20]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][20]_srl8_i_3__0_n_12 ),
        .O(\SRL_SIG_reg[7][20]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][20]_srl8_i_3__0 
       (.I0(compareValue_2_fu_104[20]),
        .I1(compareValue_1_fu_100[20]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[20] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[20] ),
        .O(\SRL_SIG_reg[7][20]_srl8_i_3__0_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][21]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][21]_srl8_i_2_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[21] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][21]_srl8_i_2 
       (.I0(compareValue_4_fu_112[21]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[21]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][21]_srl8_i_3__0_n_12 ),
        .O(\SRL_SIG_reg[7][21]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][21]_srl8_i_3__0 
       (.I0(compareValue_2_fu_104[21]),
        .I1(compareValue_1_fu_100[21]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[21] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[21] ),
        .O(\SRL_SIG_reg[7][21]_srl8_i_3__0_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][22]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][22]_srl8_i_2_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[22] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][22]_srl8_i_2 
       (.I0(compareValue_4_fu_112[22]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[22]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][22]_srl8_i_3__0_n_12 ),
        .O(\SRL_SIG_reg[7][22]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][22]_srl8_i_3__0 
       (.I0(compareValue_2_fu_104[22]),
        .I1(compareValue_1_fu_100[22]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[22] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[22] ),
        .O(\SRL_SIG_reg[7][22]_srl8_i_3__0_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][23]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][23]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[23] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][23]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[23]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[23]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][23]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][23]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][23]_srl8_i_3 
       (.I0(compareValue_2_fu_104[23]),
        .I1(compareValue_1_fu_100[23]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[23] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[23] ),
        .O(\SRL_SIG_reg[7][23]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][24]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][24]_srl8_i_2_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[24] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][24]_srl8_i_2 
       (.I0(compareValue_4_fu_112[24]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[24]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][24]_srl8_i_3__0_n_12 ),
        .O(\SRL_SIG_reg[7][24]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][24]_srl8_i_3__0 
       (.I0(compareValue_2_fu_104[24]),
        .I1(compareValue_1_fu_100[24]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[24] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[24] ),
        .O(\SRL_SIG_reg[7][24]_srl8_i_3__0_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][25]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][25]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[25] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][25]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[25]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[25]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][25]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][25]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][25]_srl8_i_3 
       (.I0(compareValue_2_fu_104[25]),
        .I1(compareValue_1_fu_100[25]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[25] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[25] ),
        .O(\SRL_SIG_reg[7][25]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][26]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][26]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[26] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][26]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[26]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[26]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][26]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][26]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][26]_srl8_i_3 
       (.I0(compareValue_2_fu_104[26]),
        .I1(compareValue_1_fu_100[26]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[26] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[26] ),
        .O(\SRL_SIG_reg[7][26]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][27]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][27]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[27] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][27]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[27]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[27]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][27]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][27]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][27]_srl8_i_3 
       (.I0(compareValue_2_fu_104[27]),
        .I1(compareValue_1_fu_100[27]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[27] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[27] ),
        .O(\SRL_SIG_reg[7][27]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][28]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][28]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[28] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][28]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[28]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[28]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][28]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][28]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][28]_srl8_i_3 
       (.I0(compareValue_2_fu_104[28]),
        .I1(compareValue_1_fu_100[28]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[28] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[28] ),
        .O(\SRL_SIG_reg[7][28]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][29]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][29]_srl8_i_2_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[29] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][29]_srl8_i_2 
       (.I0(compareValue_4_fu_112[29]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[29]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][29]_srl8_i_3__0_n_12 ),
        .O(\SRL_SIG_reg[7][29]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][29]_srl8_i_3__0 
       (.I0(compareValue_2_fu_104[29]),
        .I1(compareValue_1_fu_100[29]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[29] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[29] ),
        .O(\SRL_SIG_reg[7][29]_srl8_i_3__0_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][2]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][2]_srl8_i_2_n_12 ),
        .I1(i_8_fu_104[2]),
        .I2(\SRL_SIG_reg[7][2]_srl8_i_3_n_12 ),
        .I3(bestMatchStream_din1),
        .I4(\outValue_fu_92_reg_n_12_[2] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[7][2]_srl8_i_2 
       (.I0(compareValue_4_fu_112[2]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[2]),
        .O(\SRL_SIG_reg[7][2]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][2]_srl8_i_3 
       (.I0(compareValue_2_fu_104[2]),
        .I1(compareValue_1_fu_100[2]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[2] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[2] ),
        .O(\SRL_SIG_reg[7][2]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][30]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][30]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[30] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][30]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[30]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[30]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][30]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][30]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][30]_srl8_i_3 
       (.I0(compareValue_2_fu_104[30]),
        .I1(compareValue_1_fu_100[30]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[30] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[30] ),
        .O(\SRL_SIG_reg[7][30]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][31]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][31]_srl8_i_2_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(\outValue_fu_92_reg_n_12_[31] ),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][31]_srl8_i_2 
       (.I0(compareValue_4_fu_112[31]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[31]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][31]_srl8_i_3__0_n_12 ),
        .O(\SRL_SIG_reg[7][31]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][31]_srl8_i_3__0 
       (.I0(compareValue_2_fu_104[31]),
        .I1(compareValue_1_fu_100[31]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[31] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[31] ),
        .O(\SRL_SIG_reg[7][31]_srl8_i_3__0_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][3]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][3]_srl8_i_2_n_12 ),
        .I1(i_8_fu_104[2]),
        .I2(\SRL_SIG_reg[7][3]_srl8_i_3_n_12 ),
        .I3(bestMatchStream_din1),
        .I4(\outValue_fu_92_reg_n_12_[3] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[7][3]_srl8_i_2 
       (.I0(compareValue_4_fu_112[3]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[3]),
        .O(\SRL_SIG_reg[7][3]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][3]_srl8_i_3 
       (.I0(compareValue_2_fu_104[3]),
        .I1(compareValue_1_fu_100[3]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[3] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[3] ),
        .O(\SRL_SIG_reg[7][3]_srl8_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][4]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][4]_srl8_i_2_n_12 ),
        .I1(i_8_fu_104[2]),
        .I2(\SRL_SIG_reg[7][4]_srl8_i_3_n_12 ),
        .I3(bestMatchStream_din1),
        .I4(\outValue_fu_92_reg_n_12_[4] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[7][4]_srl8_i_2 
       (.I0(compareValue_4_fu_112[4]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[4]),
        .O(\SRL_SIG_reg[7][4]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][4]_srl8_i_3 
       (.I0(compareValue_2_fu_104[4]),
        .I1(compareValue_1_fu_100[4]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[4] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[4] ),
        .O(\SRL_SIG_reg[7][4]_srl8_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][5]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][5]_srl8_i_2_n_12 ),
        .I1(i_8_fu_104[2]),
        .I2(\SRL_SIG_reg[7][5]_srl8_i_3_n_12 ),
        .I3(bestMatchStream_din1),
        .I4(\outValue_fu_92_reg_n_12_[5] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[7][5]_srl8_i_2 
       (.I0(compareValue_4_fu_112[5]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[5]),
        .O(\SRL_SIG_reg[7][5]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][5]_srl8_i_3 
       (.I0(compareValue_2_fu_104[5]),
        .I1(compareValue_1_fu_100[5]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[5] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[5] ),
        .O(\SRL_SIG_reg[7][5]_srl8_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][6]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][6]_srl8_i_2_n_12 ),
        .I1(i_8_fu_104[2]),
        .I2(\SRL_SIG_reg[7][6]_srl8_i_3_n_12 ),
        .I3(bestMatchStream_din1),
        .I4(\outValue_fu_92_reg_n_12_[6] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[7][6]_srl8_i_2 
       (.I0(compareValue_4_fu_112[6]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[6]),
        .O(\SRL_SIG_reg[7][6]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][6]_srl8_i_3 
       (.I0(compareValue_2_fu_104[6]),
        .I1(compareValue_1_fu_100[6]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[6] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[6] ),
        .O(\SRL_SIG_reg[7][6]_srl8_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][7]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][7]_srl8_i_2_n_12 ),
        .I1(i_8_fu_104[2]),
        .I2(\SRL_SIG_reg[7][7]_srl8_i_3_n_12 ),
        .I3(bestMatchStream_din1),
        .I4(\outValue_fu_92_reg_n_12_[7] ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[7][7]_srl8_i_2 
       (.I0(compareValue_4_fu_112[7]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[7]),
        .O(\SRL_SIG_reg[7][7]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][7]_srl8_i_3 
       (.I0(compareValue_2_fu_104[7]),
        .I1(compareValue_1_fu_100[7]),
        .I2(i_8_fu_104[1]),
        .I3(\compareValue_fu_96_reg_n_12_[7] ),
        .I4(i_8_fu_104[0]),
        .I5(\outValue_fu_92_reg_n_12_[7] ),
        .O(\SRL_SIG_reg[7][7]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][8]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][8]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(zext_ln342_fu_299_p1),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][8]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[8]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[8]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][8]_srl8_i_4__0_n_12 ),
        .O(\SRL_SIG_reg[7][8]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \SRL_SIG_reg[7][8]_srl8_i_3__0 
       (.I0(\_inferred__3/i__carry_n_12 ),
        .I1(\_inferred__0/i__carry_n_12 ),
        .I2(_carry_n_12),
        .I3(\_inferred__2/i___0_carry_n_12 ),
        .I4(icmp_ln344_fu_311_p2),
        .I5(\_inferred__1/i__carry_n_12 ),
        .O(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][8]_srl8_i_4__0 
       (.I0(compareValue_2_fu_104[8]),
        .I1(compareValue_1_fu_100[8]),
        .I2(i_8_fu_104[1]),
        .I3(compareLen_fu_303_p3[0]),
        .I4(i_8_fu_104[0]),
        .I5(zext_ln342_fu_299_p1),
        .O(\SRL_SIG_reg[7][8]_srl8_i_4__0_n_12 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG_reg[7][9]_srl8_i_1__0 
       (.I0(\SRL_SIG_reg[7][9]_srl8_i_2__0_n_12 ),
        .I1(bestMatchStream_din1),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_3__0_n_12 ),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[7][9]_srl8_i_2__0 
       (.I0(compareValue_4_fu_112[9]),
        .I1(i_8_fu_104[0]),
        .I2(compareValue_3_fu_108[9]),
        .I3(i_8_fu_104[2]),
        .I4(\SRL_SIG_reg[7][9]_srl8_i_3_n_12 ),
        .O(\SRL_SIG_reg[7][9]_srl8_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG_reg[7][9]_srl8_i_3 
       (.I0(compareValue_2_fu_104[9]),
        .I1(compareValue_1_fu_100[9]),
        .I2(i_8_fu_104[1]),
        .I3(compareLen_fu_303_p3[1]),
        .I4(i_8_fu_104[0]),
        .I5(Q[0]),
        .O(\SRL_SIG_reg[7][9]_srl8_i_3_n_12 ));
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_12,_carry_n_13,_carry_n_14,_carry_n_15}),
        .CYINIT(1'b0),
        .DI({_carry_i_1_n_12,p_0_in,compareValue_1_fu_100[9],zext_ln342_fu_299_p1}),
        .O(NLW__carry_O_UNCONNECTED[3:0]),
        .S({_carry_i_3_n_12,_carry_i_4_n_12,_carry_i_5_n_12,_carry_i_6_n_12}));
  LUT2 #(
    .INIT(4'h2)) 
    _carry_i_1
       (.I0(Q[1]),
        .I1(compareValue_1_fu_100[10]),
        .O(_carry_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_2
       (.I0(compareValue_1_fu_100[9]),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'hB)) 
    _carry_i_3
       (.I0(compareValue_1_fu_100[10]),
        .I1(Q[1]),
        .O(_carry_i_3_n_12));
  LUT3 #(
    .INIT(8'h96)) 
    _carry_i_4
       (.I0(compareValue_1_fu_100[9]),
        .I1(compareValue_1_fu_100[10]),
        .I2(Q[1]),
        .O(_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    _carry_i_5
       (.I0(compareValue_1_fu_100[9]),
        .I1(Q[0]),
        .O(_carry_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_6
       (.I0(zext_ln342_fu_299_p1),
        .I1(compareValue_1_fu_100[8]),
        .O(_carry_i_6_n_12));
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_12 ,\_inferred__0/i__carry_n_13 ,\_inferred__0/i__carry_n_14 ,\_inferred__0/i__carry_n_15 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__0_n_12,compareValue_4_fu_112[10],Q[0],zext_ln342_fu_299_p1}),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({compareValue_4_fu_112[10],i__carry_i_2__0_n_12,i__carry_i_3__0_n_12,i__carry_i_4__0_n_12}));
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_12 ,\_inferred__1/i__carry_n_13 ,\_inferred__1/i__carry_n_14 ,\_inferred__1/i__carry_n_15 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__1_n_12,compareValue_3_fu_108[10],Q[0],zext_ln342_fu_299_p1}),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({compareValue_3_fu_108[10],i__carry_i_2__1_n_12,i__carry_i_3__1_n_12,i__carry_i_4__1_n_12}));
  CARRY4 \_inferred__2/i___0_carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i___0_carry_n_12 ,\_inferred__2/i___0_carry_n_13 ,\_inferred__2/i___0_carry_n_14 ,\_inferred__2/i___0_carry_n_15 }),
        .CYINIT(1'b1),
        .DI({i___0_carry_i_1_n_12,i___0_carry_i_2_n_12,i___0_carry_i_3_n_12,i___0_carry_i_4_n_12}),
        .O(\NLW__inferred__2/i___0_carry_O_UNCONNECTED [3:0]),
        .S({i___0_carry_i_5_n_12,i___0_carry_i_6_n_12,i___0_carry_i_7_n_12,i___0_carry_i_8_n_12}));
  CARRY4 \_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__3/i__carry_n_12 ,\_inferred__3/i__carry_n_13 ,\_inferred__3/i__carry_n_14 ,\_inferred__3/i__carry_n_15 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_12,i__carry_i_2_n_12,D[9],zext_ln342_fu_299_p1}),
        .O(\NLW__inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({S,i__carry_i_6_n_12}));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \addr[2]_i_2 
       (.I0(push_0),
        .I1(ap_NS_fsm112_out),
        .I2(\mOutPtr_reg[3] ),
        .I3(full_n_reg),
        .I4(compressdStream_empty_n),
        .O(p_9_in));
  LUT5 #(
    .INIT(32'h80000000)) 
    \addr[2]_i_5 
       (.I0(bestMatchStream_full_n),
        .I1(compressdStream_empty_n),
        .I2(icmp_ln327_reg_608),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .I1(compressdStream_empty_n),
        .I2(bestMatchStream_full_n),
        .I3(icmp_ln327_reg_608),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_190),
        .Q(compareValue_1_fu_100[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_180),
        .Q(compareValue_1_fu_100[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[16] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_179),
        .Q(compareValue_1_fu_100[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[17] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_178),
        .Q(compareValue_1_fu_100[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[18] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_177),
        .Q(compareValue_1_fu_100[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[19] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_176),
        .Q(compareValue_1_fu_100[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_189),
        .Q(compareValue_1_fu_100[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[20] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_175),
        .Q(compareValue_1_fu_100[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[21] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_174),
        .Q(compareValue_1_fu_100[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[22] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_173),
        .Q(compareValue_1_fu_100[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[23] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_172),
        .Q(compareValue_1_fu_100[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[24] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_171),
        .Q(compareValue_1_fu_100[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[25] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_170),
        .Q(compareValue_1_fu_100[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[26] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_169),
        .Q(compareValue_1_fu_100[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[27] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_168),
        .Q(compareValue_1_fu_100[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[28] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_167),
        .Q(compareValue_1_fu_100[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[29] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_166),
        .Q(compareValue_1_fu_100[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_188),
        .Q(compareValue_1_fu_100[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[30] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_165),
        .Q(compareValue_1_fu_100[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[31] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_164),
        .Q(compareValue_1_fu_100[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_187),
        .Q(compareValue_1_fu_100[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_186),
        .Q(compareValue_1_fu_100[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_185),
        .Q(compareValue_1_fu_100[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_184),
        .Q(compareValue_1_fu_100[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_183),
        .Q(compareValue_1_fu_100[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_182),
        .Q(compareValue_1_fu_100[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_1_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_181),
        .Q(compareValue_1_fu_100[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_163),
        .Q(compareValue_2_fu_104[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_153),
        .Q(compareValue_2_fu_104[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[16] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_152),
        .Q(compareValue_2_fu_104[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[17] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(compareValue_2_fu_104[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[18] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_150),
        .Q(compareValue_2_fu_104[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[19] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(compareValue_2_fu_104[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_162),
        .Q(compareValue_2_fu_104[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[20] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(compareValue_2_fu_104[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[21] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(compareValue_2_fu_104[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[22] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(compareValue_2_fu_104[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[23] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(compareValue_2_fu_104[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[24] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(compareValue_2_fu_104[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[25] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(compareValue_2_fu_104[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[26] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(compareValue_2_fu_104[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[27] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(compareValue_2_fu_104[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[28] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(compareValue_2_fu_104[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[29] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(compareValue_2_fu_104[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_161),
        .Q(compareValue_2_fu_104[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[30] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(compareValue_2_fu_104[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[31] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(compareValue_2_fu_104[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_160),
        .Q(compareValue_2_fu_104[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_159),
        .Q(compareValue_2_fu_104[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_158),
        .Q(compareValue_2_fu_104[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_157),
        .Q(compareValue_2_fu_104[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_156),
        .Q(compareValue_2_fu_104[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(compareValue_2_fu_104[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_2_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_154),
        .Q(compareValue_2_fu_104[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(compareValue_3_fu_108[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(compareValue_3_fu_108[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(compareValue_3_fu_108[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(compareValue_3_fu_108[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(compareValue_3_fu_108[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(compareValue_3_fu_108[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(compareValue_3_fu_108[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(compareValue_3_fu_108[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(compareValue_3_fu_108[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(compareValue_3_fu_108[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(compareValue_3_fu_108[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[24] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(compareValue_3_fu_108[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[25] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(compareValue_3_fu_108[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[26] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(compareValue_3_fu_108[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[27] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(compareValue_3_fu_108[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[28] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(compareValue_3_fu_108[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[29] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(compareValue_3_fu_108[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(compareValue_3_fu_108[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[30] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(compareValue_3_fu_108[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[31] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(compareValue_3_fu_108[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(compareValue_3_fu_108[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(compareValue_3_fu_108[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(compareValue_3_fu_108[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(compareValue_3_fu_108[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(compareValue_3_fu_108[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(compareValue_3_fu_108[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_3_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(compareValue_3_fu_108[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(compareValue_4_fu_112[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(compareValue_4_fu_112[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(compareValue_4_fu_112[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(compareValue_4_fu_112[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(compareValue_4_fu_112[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(compareValue_4_fu_112[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(compareValue_4_fu_112[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(compareValue_4_fu_112[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(compareValue_4_fu_112[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(compareValue_4_fu_112[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(compareValue_4_fu_112[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[24] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(compareValue_4_fu_112[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[25] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(compareValue_4_fu_112[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[26] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(compareValue_4_fu_112[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[27] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(compareValue_4_fu_112[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[28] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(compareValue_4_fu_112[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[29] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(compareValue_4_fu_112[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(compareValue_4_fu_112[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[30] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(compareValue_4_fu_112[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[31] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(compareValue_4_fu_112[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(compareValue_4_fu_112[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(compareValue_4_fu_112[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(compareValue_4_fu_112[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(compareValue_4_fu_112[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(compareValue_4_fu_112[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(compareValue_4_fu_112[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_4_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(compareValue_4_fu_112[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_217),
        .Q(\compareValue_fu_96_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_207),
        .Q(compareLen_fu_303_p3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[16] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_206),
        .Q(\compareValue_fu_96_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[17] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_205),
        .Q(\compareValue_fu_96_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[18] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_204),
        .Q(\compareValue_fu_96_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[19] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_203),
        .Q(\compareValue_fu_96_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_216),
        .Q(\compareValue_fu_96_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[20] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_202),
        .Q(\compareValue_fu_96_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[21] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_201),
        .Q(\compareValue_fu_96_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[22] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_200),
        .Q(\compareValue_fu_96_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[23] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_199),
        .Q(\compareValue_fu_96_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[24] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_198),
        .Q(\compareValue_fu_96_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[25] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_197),
        .Q(\compareValue_fu_96_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[26] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_196),
        .Q(\compareValue_fu_96_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[27] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_195),
        .Q(\compareValue_fu_96_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[28] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_194),
        .Q(\compareValue_fu_96_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[29] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_193),
        .Q(\compareValue_fu_96_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_215),
        .Q(\compareValue_fu_96_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[30] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_192),
        .Q(\compareValue_fu_96_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[31] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_191),
        .Q(\compareValue_fu_96_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_214),
        .Q(\compareValue_fu_96_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_213),
        .Q(\compareValue_fu_96_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_212),
        .Q(\compareValue_fu_96_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_211),
        .Q(\compareValue_fu_96_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_210),
        .Q(\compareValue_fu_96_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_209),
        .Q(compareLen_fu_303_p3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \compareValue_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_208),
        .Q(compareLen_fu_303_p3[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln327_fu_251_p2),
        .D({flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .E(compareValue_1_fu_100_0),
        .O({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .Q({compareValue_4_fu_112[31:16],compareValue_4_fu_112[10:0]}),
        .S({flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54}),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_12),
        .ap_loop_init_int_reg_rep_0(flow_control_loop_pipe_sequential_init_U_n_14),
        .ap_rst(ap_rst),
        .bestMatchStream_full_n(bestMatchStream_full_n),
        .\compareValue_1_fu_100_reg[31] (\compareValue_1_fu_100_reg[31]_0 ),
        .\compareValue_1_fu_100_reg[31]_0 ({compareValue_2_fu_104[31:16],compareValue_2_fu_104[10:0]}),
        .\compareValue_2_fu_104_reg[31] (\compareValue_2_fu_104_reg[31]_0 ),
        .\compareValue_2_fu_104_reg[31]_0 ({compareValue_3_fu_108[31:16],compareValue_3_fu_108[10:0]}),
        .\compareValue_3_fu_108_reg[31] (\compareValue_3_fu_108_reg[31]_0 ),
        .\compareValue_4_fu_112_reg[31] (\compareValue_4_fu_112_reg[31]_0 ),
        .\compareValue_4_fu_112_reg[31]_0 (D),
        .\compareValue_fu_96_reg[31] (\compareValue_fu_96_reg[31]_0 ),
        .\compareValue_fu_96_reg[31]_0 ({compareValue_1_fu_100[31:16],compareValue_1_fu_100[10:0]}),
        .compressdStream_empty_n(compressdStream_empty_n),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_50),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_10({flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_11({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_12({flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_13({flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149,flow_control_loop_pipe_sequential_init_U_n_150,flow_control_loop_pipe_sequential_init_U_n_151,flow_control_loop_pipe_sequential_init_U_n_152,flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159,flow_control_loop_pipe_sequential_init_U_n_160,flow_control_loop_pipe_sequential_init_U_n_161,flow_control_loop_pipe_sequential_init_U_n_162,flow_control_loop_pipe_sequential_init_U_n_163}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_14({flow_control_loop_pipe_sequential_init_U_n_164,flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176,flow_control_loop_pipe_sequential_init_U_n_177,flow_control_loop_pipe_sequential_init_U_n_178,flow_control_loop_pipe_sequential_init_U_n_179,flow_control_loop_pipe_sequential_init_U_n_180,flow_control_loop_pipe_sequential_init_U_n_181,flow_control_loop_pipe_sequential_init_U_n_182,flow_control_loop_pipe_sequential_init_U_n_183,flow_control_loop_pipe_sequential_init_U_n_184,flow_control_loop_pipe_sequential_init_U_n_185,flow_control_loop_pipe_sequential_init_U_n_186,flow_control_loop_pipe_sequential_init_U_n_187,flow_control_loop_pipe_sequential_init_U_n_188,flow_control_loop_pipe_sequential_init_U_n_189,flow_control_loop_pipe_sequential_init_U_n_190}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_15({flow_control_loop_pipe_sequential_init_U_n_191,flow_control_loop_pipe_sequential_init_U_n_192,flow_control_loop_pipe_sequential_init_U_n_193,flow_control_loop_pipe_sequential_init_U_n_194,flow_control_loop_pipe_sequential_init_U_n_195,flow_control_loop_pipe_sequential_init_U_n_196,flow_control_loop_pipe_sequential_init_U_n_197,flow_control_loop_pipe_sequential_init_U_n_198,flow_control_loop_pipe_sequential_init_U_n_199,flow_control_loop_pipe_sequential_init_U_n_200,flow_control_loop_pipe_sequential_init_U_n_201,flow_control_loop_pipe_sequential_init_U_n_202,flow_control_loop_pipe_sequential_init_U_n_203,flow_control_loop_pipe_sequential_init_U_n_204,flow_control_loop_pipe_sequential_init_U_n_205,flow_control_loop_pipe_sequential_init_U_n_206,flow_control_loop_pipe_sequential_init_U_n_207,flow_control_loop_pipe_sequential_init_U_n_208,flow_control_loop_pipe_sequential_init_U_n_209,flow_control_loop_pipe_sequential_init_U_n_210,flow_control_loop_pipe_sequential_init_U_n_211,flow_control_loop_pipe_sequential_init_U_n_212,flow_control_loop_pipe_sequential_init_U_n_213,flow_control_loop_pipe_sequential_init_U_n_214,flow_control_loop_pipe_sequential_init_U_n_215,flow_control_loop_pipe_sequential_init_U_n_216,flow_control_loop_pipe_sequential_init_U_n_217}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_16({flow_control_loop_pipe_sequential_init_U_n_218,flow_control_loop_pipe_sequential_init_U_n_219,flow_control_loop_pipe_sequential_init_U_n_220,flow_control_loop_pipe_sequential_init_U_n_221,flow_control_loop_pipe_sequential_init_U_n_222,flow_control_loop_pipe_sequential_init_U_n_223,flow_control_loop_pipe_sequential_init_U_n_224,flow_control_loop_pipe_sequential_init_U_n_225,flow_control_loop_pipe_sequential_init_U_n_226,flow_control_loop_pipe_sequential_init_U_n_227,flow_control_loop_pipe_sequential_init_U_n_228,flow_control_loop_pipe_sequential_init_U_n_229,flow_control_loop_pipe_sequential_init_U_n_230,flow_control_loop_pipe_sequential_init_U_n_231,flow_control_loop_pipe_sequential_init_U_n_232,flow_control_loop_pipe_sequential_init_U_n_233,flow_control_loop_pipe_sequential_init_U_n_234,flow_control_loop_pipe_sequential_init_U_n_235,flow_control_loop_pipe_sequential_init_U_n_236,flow_control_loop_pipe_sequential_init_U_n_237,flow_control_loop_pipe_sequential_init_U_n_238,flow_control_loop_pipe_sequential_init_U_n_239,flow_control_loop_pipe_sequential_init_U_n_240,flow_control_loop_pipe_sequential_init_U_n_241,flow_control_loop_pipe_sequential_init_U_n_242,flow_control_loop_pipe_sequential_init_U_n_243,flow_control_loop_pipe_sequential_init_U_n_244}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_2({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_3({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_4({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_5({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_6({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_7({flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_8({flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70}),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg_9({flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}),
        .i_fu_88(i_fu_88),
        .i_fu_88_reg(i_fu_88_reg),
        .icmp_ln327_fu_251_p2_carry__2(icmp_ln327_fu_251_p2_carry__2_0),
        .icmp_ln327_reg_608(icmp_ln327_reg_608),
        .\outValue_fu_92_reg[31] (\outValue_fu_92_reg[31]_0 ),
        .\outValue_fu_92_reg[31]_0 ({\compareValue_fu_96_reg_n_12_[31] ,\compareValue_fu_96_reg_n_12_[30] ,\compareValue_fu_96_reg_n_12_[29] ,\compareValue_fu_96_reg_n_12_[28] ,\compareValue_fu_96_reg_n_12_[27] ,\compareValue_fu_96_reg_n_12_[26] ,\compareValue_fu_96_reg_n_12_[25] ,\compareValue_fu_96_reg_n_12_[24] ,\compareValue_fu_96_reg_n_12_[23] ,\compareValue_fu_96_reg_n_12_[22] ,\compareValue_fu_96_reg_n_12_[21] ,\compareValue_fu_96_reg_n_12_[20] ,\compareValue_fu_96_reg_n_12_[19] ,\compareValue_fu_96_reg_n_12_[18] ,\compareValue_fu_96_reg_n_12_[17] ,\compareValue_fu_96_reg_n_12_[16] ,compareLen_fu_303_p3,\compareValue_fu_96_reg_n_12_[7] ,\compareValue_fu_96_reg_n_12_[6] ,\compareValue_fu_96_reg_n_12_[5] ,\compareValue_fu_96_reg_n_12_[4] ,\compareValue_fu_96_reg_n_12_[3] ,\compareValue_fu_96_reg_n_12_[2] ,\compareValue_fu_96_reg_n_12_[1] ,\compareValue_fu_96_reg_n_12_[0] }));
  LUT2 #(
    .INIT(4'h2)) 
    i___0_carry_i_1
       (.I0(Q[1]),
        .I1(compareValue_2_fu_104[10]),
        .O(i___0_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h2)) 
    i___0_carry_i_2
       (.I0(Q[0]),
        .I1(compareValue_2_fu_104[9]),
        .O(i___0_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    i___0_carry_i_3
       (.I0(zext_ln342_fu_299_p1),
        .I1(compareValue_2_fu_104[8]),
        .O(i___0_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_4
       (.I0(compareValue_2_fu_104[8]),
        .I1(zext_ln342_fu_299_p1),
        .O(i___0_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    i___0_carry_i_5
       (.I0(compareValue_2_fu_104[10]),
        .I1(Q[1]),
        .O(i___0_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'hB44B)) 
    i___0_carry_i_6
       (.I0(compareValue_2_fu_104[9]),
        .I1(Q[0]),
        .I2(compareValue_2_fu_104[10]),
        .I3(Q[1]),
        .O(i___0_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i___0_carry_i_7
       (.I0(compareValue_2_fu_104[8]),
        .I1(zext_ln342_fu_299_p1),
        .I2(Q[0]),
        .I3(compareValue_2_fu_104[9]),
        .O(i___0_carry_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry_i_8
       (.I0(zext_ln342_fu_299_p1),
        .I1(compareValue_2_fu_104[8]),
        .O(i___0_carry_i_8_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1
       (.I0(Q[1]),
        .I1(D[10]),
        .O(i__carry_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(compareValue_4_fu_112[10]),
        .O(i__carry_i_1__0_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__1
       (.I0(compareValue_3_fu_108[10]),
        .O(i__carry_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(Q[1]),
        .I1(D[10]),
        .O(i__carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__0
       (.I0(compareValue_4_fu_112[10]),
        .I1(Q[1]),
        .O(i__carry_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__1
       (.I0(compareValue_3_fu_108[10]),
        .I1(Q[1]),
        .O(i__carry_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__0
       (.I0(Q[0]),
        .I1(compareValue_4_fu_112[9]),
        .O(i__carry_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__1
       (.I0(Q[0]),
        .I1(compareValue_3_fu_108[9]),
        .O(i__carry_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__0
       (.I0(zext_ln342_fu_299_p1),
        .I1(compareValue_4_fu_112[8]),
        .O(i__carry_i_4__0_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__1
       (.I0(zext_ln342_fu_299_p1),
        .I1(compareValue_3_fu_108[8]),
        .O(i__carry_i_4__1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6
       (.I0(zext_ln342_fu_299_p1),
        .I1(D[8]),
        .O(i__carry_i_6_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(i_fu_88_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(i_fu_88_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(i_fu_88_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(i_fu_88_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(i_fu_88_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(i_fu_88_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(i_fu_88_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(i_fu_88_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(i_fu_88_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(i_fu_88_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(i_fu_88_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(i_fu_88_reg[1]),
        .S(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(i_fu_88_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(i_fu_88_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(i_fu_88_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(i_fu_88_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(i_fu_88_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(i_fu_88_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(i_fu_88_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(i_fu_88_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(i_fu_88_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(i_fu_88_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(i_fu_88_reg[2]),
        .S(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(i_fu_88_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(i_fu_88_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(i_fu_88_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(i_fu_88_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(i_fu_88_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(i_fu_88_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(i_fu_88_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(i_fu_88_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(i_fu_88_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln327_fu_251_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln327_fu_251_p2_carry_n_12,icmp_ln327_fu_251_p2_carry_n_13,icmp_ln327_fu_251_p2_carry_n_14,icmp_ln327_fu_251_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .O(NLW_icmp_ln327_fu_251_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln327_fu_251_p2_carry__0
       (.CI(icmp_ln327_fu_251_p2_carry_n_12),
        .CO({icmp_ln327_fu_251_p2_carry__0_n_12,icmp_ln327_fu_251_p2_carry__0_n_13,icmp_ln327_fu_251_p2_carry__0_n_14,icmp_ln327_fu_251_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66}),
        .O(NLW_icmp_ln327_fu_251_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln327_fu_251_p2_carry__1
       (.CI(icmp_ln327_fu_251_p2_carry__0_n_12),
        .CO({icmp_ln327_fu_251_p2_carry__1_n_12,icmp_ln327_fu_251_p2_carry__1_n_13,icmp_ln327_fu_251_p2_carry__1_n_14,icmp_ln327_fu_251_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}),
        .O(NLW_icmp_ln327_fu_251_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln327_fu_251_p2_carry__2
       (.CI(icmp_ln327_fu_251_p2_carry__1_n_12),
        .CO({icmp_ln327_fu_251_p2,icmp_ln327_fu_251_p2_carry__2_n_13,icmp_ln327_fu_251_p2_carry__2_n_14,icmp_ln327_fu_251_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .O(NLW_icmp_ln327_fu_251_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}));
  FDRE \icmp_ln327_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(icmp_ln327_reg_608),
        .R(1'b0));
  CARRY4 icmp_ln344_fu_311_p2_carry
       (.CI(1'b0),
        .CO({NLW_icmp_ln344_fu_311_p2_carry_CO_UNCONNECTED[3:2],icmp_ln344_fu_311_p2,icmp_ln344_fu_311_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln344_fu_311_p2_carry_i_1_n_12,icmp_ln344_fu_311_p2_carry_i_2_n_12}),
        .O(NLW_icmp_ln344_fu_311_p2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln344_fu_311_p2_carry_i_3_n_12,icmp_ln344_fu_311_p2_carry_i_4_n_12}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln344_fu_311_p2_carry_i_1
       (.I0(compareLen_fu_303_p3[2]),
        .I1(Q[1]),
        .O(icmp_ln344_fu_311_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln344_fu_311_p2_carry_i_2
       (.I0(compareLen_fu_303_p3[1]),
        .I1(Q[0]),
        .I2(compareLen_fu_303_p3[0]),
        .I3(zext_ln342_fu_299_p1),
        .O(icmp_ln344_fu_311_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln344_fu_311_p2_carry_i_3
       (.I0(Q[1]),
        .I1(compareLen_fu_303_p3[2]),
        .O(icmp_ln344_fu_311_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln344_fu_311_p2_carry_i_4
       (.I0(Q[0]),
        .I1(compareLen_fu_303_p3[1]),
        .I2(zext_ln342_fu_299_p1),
        .I3(compareLen_fu_303_p3[0]),
        .O(icmp_ln344_fu_311_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[3]_i_1__0 
       (.I0(p_9_in),
        .I1(p_6_in),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \mOutPtr[3]_i_3 
       (.I0(ap_NS_fsm112_out),
        .I1(\mOutPtr_reg[3] ),
        .I2(full_n_reg),
        .I3(compressdStream_empty_n),
        .I4(push_0),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_244),
        .Q(\outValue_fu_92_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_234),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_233),
        .Q(\outValue_fu_92_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_232),
        .Q(\outValue_fu_92_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_231),
        .Q(\outValue_fu_92_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_230),
        .Q(\outValue_fu_92_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_243),
        .Q(\outValue_fu_92_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_229),
        .Q(\outValue_fu_92_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_228),
        .Q(\outValue_fu_92_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_227),
        .Q(\outValue_fu_92_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_226),
        .Q(\outValue_fu_92_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[24] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_225),
        .Q(\outValue_fu_92_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[25] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_224),
        .Q(\outValue_fu_92_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[26] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_223),
        .Q(\outValue_fu_92_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[27] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_222),
        .Q(\outValue_fu_92_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[28] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_221),
        .Q(\outValue_fu_92_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[29] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_220),
        .Q(\outValue_fu_92_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_242),
        .Q(\outValue_fu_92_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[30] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_219),
        .Q(\outValue_fu_92_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[31] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_218),
        .Q(\outValue_fu_92_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_241),
        .Q(\outValue_fu_92_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_240),
        .Q(\outValue_fu_92_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_239),
        .Q(\outValue_fu_92_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_238),
        .Q(\outValue_fu_92_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_237),
        .Q(\outValue_fu_92_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_236),
        .Q(zext_ln342_fu_299_p1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(compareValue_1_fu_100_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_235),
        .Q(Q[0]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBestMatchFilter_6_65536_s
   (Q,
    start_once_reg,
    full_n_reg,
    lzBestMatchFilter_6_65536_U0_ap_ready,
    \ap_CS_fsm_reg[1]_0 ,
    in,
    \ap_CS_fsm_reg[5]_0 ,
    ap_CS_fsm_state6,
    ap_CS_fsm_state3,
    ap_CS_fsm_state5,
    ap_CS_fsm_state4,
    empty_n_reg,
    p_9_in,
    p_6_in,
    push,
    pop,
    lzBestMatchFilter_6_65536_U0_input_size_read,
    icmp_ln315_fu_156_p2,
    ap_clk,
    D,
    S,
    ap_rst,
    bestMatchStream_full_n,
    compressdStream_empty_n,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[9]_0 ,
    lzBestMatchFilter_6_65536_U0_ap_start,
    start_for_lzBooster_255_16384_64_U0_full_n,
    push_0,
    ap_NS_fsm112_out,
    \input_size_2_reg_296_reg[31]_0 ,
    E,
    \compare_window_18_reg_327_reg[31]_0 ,
    \compare_window_17_reg_322_reg[31]_0 );
  output [1:0]Q;
  output start_once_reg;
  output full_n_reg;
  output lzBestMatchFilter_6_65536_U0_ap_ready;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [26:0]in;
  output \ap_CS_fsm_reg[5]_0 ;
  output ap_CS_fsm_state6;
  output ap_CS_fsm_state3;
  output ap_CS_fsm_state5;
  output ap_CS_fsm_state4;
  output [0:0]empty_n_reg;
  output p_9_in;
  output p_6_in;
  output push;
  output pop;
  input lzBestMatchFilter_6_65536_U0_input_size_read;
  input icmp_ln315_fu_156_p2;
  input ap_clk;
  input [26:0]D;
  input [2:0]S;
  input ap_rst;
  input bestMatchStream_full_n;
  input compressdStream_empty_n;
  input [1:0]\ap_CS_fsm_reg[6]_0 ;
  input \ap_CS_fsm_reg[9]_0 ;
  input lzBestMatchFilter_6_65536_U0_ap_start;
  input start_for_lzBooster_255_16384_64_U0_full_n;
  input push_0;
  input ap_NS_fsm112_out;
  input [31:0]\input_size_2_reg_296_reg[31]_0 ;
  input [0:0]E;
  input [0:0]\compare_window_18_reg_327_reg[31]_0 ;
  input [0:0]\compare_window_17_reg_322_reg[31]_0 ;

  wire [26:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]S;
  wire \ap_CS_fsm[9]_i_2_n_12 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [1:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_12_[8] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst;
  wire bestMatchStream_din1;
  wire bestMatchStream_full_n;
  wire [31:0]compare_window_16_reg_317;
  wire [31:0]compare_window_17_reg_322;
  wire [0:0]\compare_window_17_reg_322_reg[31]_0 ;
  wire [31:0]compare_window_18_reg_327;
  wire [0:0]\compare_window_18_reg_327_reg[31]_0 ;
  wire [31:0]compare_window_19_reg_332;
  wire [31:0]compare_window_20_reg_337;
  wire [31:0]compare_window_reg_312;
  wire compressdStream_empty_n;
  wire [0:0]empty_n_reg;
  wire full_n_reg;
  wire grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg;
  wire grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_n_44;
  wire [2:0]i_8_fu_104;
  wire \i_8_fu_104[0]_i_1_n_12 ;
  wire \i_8_fu_104[1]_i_1_n_12 ;
  wire \i_8_fu_104[2]_i_1_n_12 ;
  wire icmp_ln315_fu_156_p2;
  wire icmp_ln315_reg_301;
  wire [26:0]in;
  wire [31:0]input_size_2_reg_296;
  wire [31:0]\input_size_2_reg_296_reg[31]_0 ;
  wire lzBestMatchFilter_6_65536_U0_ap_ready;
  wire lzBestMatchFilter_6_65536_U0_ap_start;
  wire lzBestMatchFilter_6_65536_U0_input_size_read;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire push_0;
  wire start_for_lzBooster_255_16384_64_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_12;

  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \addr[2]_i_4 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state5),
        .I4(compressdStream_empty_n),
        .I5(ap_CS_fsm_state4),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(lzBestMatchFilter_6_65536_U0_ap_ready),
        .I1(lzBestMatchFilter_6_65536_U0_input_size_read),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h88A88888)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state10),
        .I1(icmp_ln315_reg_301),
        .I2(i_8_fu_104[1]),
        .I3(i_8_fu_104[0]),
        .I4(i_8_fu_104[2]),
        .O(lzBestMatchFilter_6_65536_U0_ap_ready));
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[9]_0 ),
        .I1(\ap_CS_fsm[9]_i_2_n_12 ),
        .I2(\ap_CS_fsm_reg_n_12_[8] ),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hDDFDDDDD)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_CS_fsm_state10),
        .I1(icmp_ln315_reg_301),
        .I2(i_8_fu_104[1]),
        .I3(i_8_fu_104[0]),
        .I4(i_8_fu_104[2]),
        .O(\ap_CS_fsm[9]_i_2_n_12 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[6]_0 [0]),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(compressdStream_empty_n),
        .D(\ap_CS_fsm_reg[1]_0 [1]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(compressdStream_empty_n),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(compressdStream_empty_n),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(compressdStream_empty_n),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[6]_0 [1]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg_n_12_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \compare_window_16_reg_317[31]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(compressdStream_empty_n),
        .O(ap_NS_fsm18_out));
  FDRE \compare_window_16_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[0]),
        .Q(compare_window_16_reg_317[0]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[10]),
        .Q(compare_window_16_reg_317[10]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[11]),
        .Q(compare_window_16_reg_317[16]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[12]),
        .Q(compare_window_16_reg_317[17]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[13]),
        .Q(compare_window_16_reg_317[18]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[14]),
        .Q(compare_window_16_reg_317[19]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[1]),
        .Q(compare_window_16_reg_317[1]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[15]),
        .Q(compare_window_16_reg_317[20]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[16]),
        .Q(compare_window_16_reg_317[21]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[17]),
        .Q(compare_window_16_reg_317[22]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[18]),
        .Q(compare_window_16_reg_317[23]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[19]),
        .Q(compare_window_16_reg_317[24]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[20]),
        .Q(compare_window_16_reg_317[25]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[21]),
        .Q(compare_window_16_reg_317[26]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[22]),
        .Q(compare_window_16_reg_317[27]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[23]),
        .Q(compare_window_16_reg_317[28]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[24]),
        .Q(compare_window_16_reg_317[29]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[2]),
        .Q(compare_window_16_reg_317[2]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[25]),
        .Q(compare_window_16_reg_317[30]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[26]),
        .Q(compare_window_16_reg_317[31]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[3]),
        .Q(compare_window_16_reg_317[3]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[4]),
        .Q(compare_window_16_reg_317[4]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[5]),
        .Q(compare_window_16_reg_317[5]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[6]),
        .Q(compare_window_16_reg_317[6]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[7]),
        .Q(compare_window_16_reg_317[7]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[8]),
        .Q(compare_window_16_reg_317[8]),
        .R(1'b0));
  FDRE \compare_window_16_reg_317_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(D[9]),
        .Q(compare_window_16_reg_317[9]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[0]),
        .Q(compare_window_17_reg_322[0]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[10] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[10]),
        .Q(compare_window_17_reg_322[10]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[16] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[11]),
        .Q(compare_window_17_reg_322[16]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[17] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[12]),
        .Q(compare_window_17_reg_322[17]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[18] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[13]),
        .Q(compare_window_17_reg_322[18]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[19] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[14]),
        .Q(compare_window_17_reg_322[19]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[1]),
        .Q(compare_window_17_reg_322[1]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[20] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[15]),
        .Q(compare_window_17_reg_322[20]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[21] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[16]),
        .Q(compare_window_17_reg_322[21]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[22] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[17]),
        .Q(compare_window_17_reg_322[22]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[23] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[18]),
        .Q(compare_window_17_reg_322[23]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[24] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[19]),
        .Q(compare_window_17_reg_322[24]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[25] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[20]),
        .Q(compare_window_17_reg_322[25]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[26] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[21]),
        .Q(compare_window_17_reg_322[26]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[27] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[22]),
        .Q(compare_window_17_reg_322[27]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[28] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[23]),
        .Q(compare_window_17_reg_322[28]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[29] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[24]),
        .Q(compare_window_17_reg_322[29]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[2]),
        .Q(compare_window_17_reg_322[2]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[30] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[25]),
        .Q(compare_window_17_reg_322[30]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[31] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[26]),
        .Q(compare_window_17_reg_322[31]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[3]),
        .Q(compare_window_17_reg_322[3]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[4]),
        .Q(compare_window_17_reg_322[4]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[5]),
        .Q(compare_window_17_reg_322[5]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[6]),
        .Q(compare_window_17_reg_322[6]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[7]),
        .Q(compare_window_17_reg_322[7]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[8] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[8]),
        .Q(compare_window_17_reg_322[8]),
        .R(1'b0));
  FDRE \compare_window_17_reg_322_reg[9] 
       (.C(ap_clk),
        .CE(\compare_window_17_reg_322_reg[31]_0 ),
        .D(D[9]),
        .Q(compare_window_17_reg_322[9]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[0] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[0]),
        .Q(compare_window_18_reg_327[0]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[10] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[10]),
        .Q(compare_window_18_reg_327[10]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[16] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[11]),
        .Q(compare_window_18_reg_327[16]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[17] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[12]),
        .Q(compare_window_18_reg_327[17]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[18] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[13]),
        .Q(compare_window_18_reg_327[18]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[19] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[14]),
        .Q(compare_window_18_reg_327[19]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[1] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[1]),
        .Q(compare_window_18_reg_327[1]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[20] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[15]),
        .Q(compare_window_18_reg_327[20]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[21] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[16]),
        .Q(compare_window_18_reg_327[21]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[22] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[17]),
        .Q(compare_window_18_reg_327[22]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[23] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[18]),
        .Q(compare_window_18_reg_327[23]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[24] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[19]),
        .Q(compare_window_18_reg_327[24]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[25] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[20]),
        .Q(compare_window_18_reg_327[25]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[26] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[21]),
        .Q(compare_window_18_reg_327[26]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[27] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[22]),
        .Q(compare_window_18_reg_327[27]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[28] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[23]),
        .Q(compare_window_18_reg_327[28]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[29] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[24]),
        .Q(compare_window_18_reg_327[29]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[2] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[2]),
        .Q(compare_window_18_reg_327[2]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[30] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[25]),
        .Q(compare_window_18_reg_327[30]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[31] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[26]),
        .Q(compare_window_18_reg_327[31]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[3] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[3]),
        .Q(compare_window_18_reg_327[3]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[4] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[4]),
        .Q(compare_window_18_reg_327[4]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[5] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[5]),
        .Q(compare_window_18_reg_327[5]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[6] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[6]),
        .Q(compare_window_18_reg_327[6]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[7] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[7]),
        .Q(compare_window_18_reg_327[7]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[8] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[8]),
        .Q(compare_window_18_reg_327[8]),
        .R(1'b0));
  FDRE \compare_window_18_reg_327_reg[9] 
       (.C(ap_clk),
        .CE(\compare_window_18_reg_327_reg[31]_0 ),
        .D(D[9]),
        .Q(compare_window_18_reg_327[9]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(compare_window_19_reg_332[0]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(compare_window_19_reg_332[10]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(compare_window_19_reg_332[16]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(compare_window_19_reg_332[17]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(compare_window_19_reg_332[18]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(compare_window_19_reg_332[19]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(compare_window_19_reg_332[1]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(compare_window_19_reg_332[20]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(compare_window_19_reg_332[21]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(compare_window_19_reg_332[22]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(compare_window_19_reg_332[23]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(compare_window_19_reg_332[24]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(compare_window_19_reg_332[25]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(compare_window_19_reg_332[26]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(compare_window_19_reg_332[27]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(compare_window_19_reg_332[28]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(compare_window_19_reg_332[29]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(compare_window_19_reg_332[2]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(compare_window_19_reg_332[30]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(compare_window_19_reg_332[31]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(compare_window_19_reg_332[3]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(compare_window_19_reg_332[4]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(compare_window_19_reg_332[5]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(compare_window_19_reg_332[6]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(compare_window_19_reg_332[7]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(compare_window_19_reg_332[8]),
        .R(1'b0));
  FDRE \compare_window_19_reg_332_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(compare_window_19_reg_332[9]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[0]),
        .Q(compare_window_20_reg_337[0]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[10]),
        .Q(compare_window_20_reg_337[10]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[11]),
        .Q(compare_window_20_reg_337[16]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[12]),
        .Q(compare_window_20_reg_337[17]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[13]),
        .Q(compare_window_20_reg_337[18]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[14]),
        .Q(compare_window_20_reg_337[19]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[1]),
        .Q(compare_window_20_reg_337[1]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[15]),
        .Q(compare_window_20_reg_337[20]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[16]),
        .Q(compare_window_20_reg_337[21]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[17]),
        .Q(compare_window_20_reg_337[22]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[18]),
        .Q(compare_window_20_reg_337[23]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[19]),
        .Q(compare_window_20_reg_337[24]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[20]),
        .Q(compare_window_20_reg_337[25]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[21]),
        .Q(compare_window_20_reg_337[26]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[22]),
        .Q(compare_window_20_reg_337[27]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[23]),
        .Q(compare_window_20_reg_337[28]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[24]),
        .Q(compare_window_20_reg_337[29]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[2]),
        .Q(compare_window_20_reg_337[2]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[25]),
        .Q(compare_window_20_reg_337[30]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[26]),
        .Q(compare_window_20_reg_337[31]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[3]),
        .Q(compare_window_20_reg_337[3]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[4]),
        .Q(compare_window_20_reg_337[4]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[5]),
        .Q(compare_window_20_reg_337[5]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[6]),
        .Q(compare_window_20_reg_337[6]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[7]),
        .Q(compare_window_20_reg_337[7]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[8]),
        .Q(compare_window_20_reg_337[8]),
        .R(1'b0));
  FDRE \compare_window_20_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[6]_0 [1]),
        .D(D[9]),
        .Q(compare_window_20_reg_337[9]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[0]),
        .Q(compare_window_reg_312[0]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[10] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[10]),
        .Q(compare_window_reg_312[10]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[16] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[11]),
        .Q(compare_window_reg_312[16]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[17] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[12]),
        .Q(compare_window_reg_312[17]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[18] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[13]),
        .Q(compare_window_reg_312[18]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[19] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[14]),
        .Q(compare_window_reg_312[19]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[1] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[1]),
        .Q(compare_window_reg_312[1]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[20] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[15]),
        .Q(compare_window_reg_312[20]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[21] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[16]),
        .Q(compare_window_reg_312[21]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[22] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[17]),
        .Q(compare_window_reg_312[22]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[23] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[18]),
        .Q(compare_window_reg_312[23]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[24] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[19]),
        .Q(compare_window_reg_312[24]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[25] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[20]),
        .Q(compare_window_reg_312[25]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[26] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[21]),
        .Q(compare_window_reg_312[26]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[27] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[22]),
        .Q(compare_window_reg_312[27]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[28] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[23]),
        .Q(compare_window_reg_312[28]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[29] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[24]),
        .Q(compare_window_reg_312[29]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[2]),
        .Q(compare_window_reg_312[2]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[30] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[25]),
        .Q(compare_window_reg_312[30]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[31] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[26]),
        .Q(compare_window_reg_312[31]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[3]),
        .Q(compare_window_reg_312[3]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[4]),
        .Q(compare_window_reg_312[4]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[5] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[5]),
        .Q(compare_window_reg_312[5]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[6] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[6]),
        .Q(compare_window_reg_312[6]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[7] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[7]),
        .Q(compare_window_reg_312[7]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[8] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[8]),
        .Q(compare_window_reg_312[8]),
        .R(1'b0));
  FDRE \compare_window_reg_312_reg[9] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(D[9]),
        .Q(compare_window_reg_312[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135
       (.D(D),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[6] (grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_n_44),
        .\ap_CS_fsm_reg[7] (ap_NS_fsm[8:7]),
        .\ap_CS_fsm_reg[8] ({ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .bestMatchStream_din1(bestMatchStream_din1),
        .bestMatchStream_full_n(bestMatchStream_full_n),
        .\compareValue_1_fu_100_reg[31]_0 ({compare_window_17_reg_322[31:16],compare_window_17_reg_322[10:0]}),
        .\compareValue_2_fu_104_reg[31]_0 ({compare_window_18_reg_327[31:16],compare_window_18_reg_327[10:0]}),
        .\compareValue_3_fu_108_reg[31]_0 ({compare_window_19_reg_332[31:16],compare_window_19_reg_332[10:0]}),
        .\compareValue_4_fu_112_reg[31]_0 ({compare_window_20_reg_337[31:16],compare_window_20_reg_337[10:0]}),
        .\compareValue_fu_96_reg[31]_0 ({compare_window_16_reg_317[31:16],compare_window_16_reg_317[10:0]}),
        .compressdStream_empty_n(compressdStream_empty_n),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg),
        .grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .i_8_fu_104(i_8_fu_104),
        .icmp_ln327_fu_251_p2_carry__2_0(input_size_2_reg_296),
        .in(in),
        .\mOutPtr_reg[3] (\ap_CS_fsm_reg[5]_0 ),
        .\outValue_fu_92_reg[31]_0 ({compare_window_reg_312[31:16],compare_window_reg_312[10:0]}),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_0(push_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_n_44),
        .Q(grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135_ap_start_reg),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h06)) 
    \i_8_fu_104[0]_i_1 
       (.I0(i_8_fu_104[0]),
        .I1(bestMatchStream_din1),
        .I2(ap_NS_fsm112_out),
        .O(\i_8_fu_104[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \i_8_fu_104[1]_i_1 
       (.I0(i_8_fu_104[1]),
        .I1(bestMatchStream_din1),
        .I2(i_8_fu_104[0]),
        .I3(ap_NS_fsm112_out),
        .O(\i_8_fu_104[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \i_8_fu_104[2]_i_1 
       (.I0(i_8_fu_104[2]),
        .I1(bestMatchStream_din1),
        .I2(i_8_fu_104[0]),
        .I3(i_8_fu_104[1]),
        .I4(ap_NS_fsm112_out),
        .O(\i_8_fu_104[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000A2AA00000000)) 
    \i_8_fu_104[2]_i_2 
       (.I0(bestMatchStream_full_n),
        .I1(i_8_fu_104[2]),
        .I2(i_8_fu_104[0]),
        .I3(i_8_fu_104[1]),
        .I4(icmp_ln315_reg_301),
        .I5(ap_CS_fsm_state10),
        .O(bestMatchStream_din1));
  FDRE #(
    .INIT(1'b0)) 
    \i_8_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_8_fu_104[0]_i_1_n_12 ),
        .Q(i_8_fu_104[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_8_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_8_fu_104[1]_i_1_n_12 ),
        .Q(i_8_fu_104[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_8_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_8_fu_104[2]_i_1_n_12 ),
        .Q(i_8_fu_104[2]),
        .R(1'b0));
  FDRE \icmp_ln315_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(icmp_ln315_fu_156_p2),
        .Q(icmp_ln315_reg_301),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [0]),
        .Q(input_size_2_reg_296[0]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [10]),
        .Q(input_size_2_reg_296[10]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [11]),
        .Q(input_size_2_reg_296[11]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [12]),
        .Q(input_size_2_reg_296[12]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [13]),
        .Q(input_size_2_reg_296[13]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[14] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [14]),
        .Q(input_size_2_reg_296[14]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[15] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [15]),
        .Q(input_size_2_reg_296[15]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[16] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [16]),
        .Q(input_size_2_reg_296[16]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[17] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [17]),
        .Q(input_size_2_reg_296[17]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[18] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [18]),
        .Q(input_size_2_reg_296[18]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[19] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [19]),
        .Q(input_size_2_reg_296[19]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [1]),
        .Q(input_size_2_reg_296[1]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[20] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [20]),
        .Q(input_size_2_reg_296[20]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[21] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [21]),
        .Q(input_size_2_reg_296[21]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[22] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [22]),
        .Q(input_size_2_reg_296[22]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[23] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [23]),
        .Q(input_size_2_reg_296[23]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[24] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [24]),
        .Q(input_size_2_reg_296[24]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[25] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [25]),
        .Q(input_size_2_reg_296[25]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[26] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [26]),
        .Q(input_size_2_reg_296[26]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[27] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [27]),
        .Q(input_size_2_reg_296[27]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[28] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [28]),
        .Q(input_size_2_reg_296[28]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[29] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [29]),
        .Q(input_size_2_reg_296[29]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [2]),
        .Q(input_size_2_reg_296[2]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[30] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [30]),
        .Q(input_size_2_reg_296[30]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[31] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [31]),
        .Q(input_size_2_reg_296[31]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [3]),
        .Q(input_size_2_reg_296[3]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [4]),
        .Q(input_size_2_reg_296[4]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [5]),
        .Q(input_size_2_reg_296[5]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [6]),
        .Q(input_size_2_reg_296[6]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [7]),
        .Q(input_size_2_reg_296[7]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [8]),
        .Q(input_size_2_reg_296[8]),
        .R(1'b0));
  FDRE \input_size_2_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(lzBestMatchFilter_6_65536_U0_input_size_read),
        .D(\input_size_2_reg_296_reg[31]_0 [9]),
        .Q(input_size_2_reg_296[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA080000000000)) 
    \mOutPtr[1]_i_2__0 
       (.I0(lzBestMatchFilter_6_65536_U0_ap_start),
        .I1(i_8_fu_104[2]),
        .I2(i_8_fu_104[0]),
        .I3(i_8_fu_104[1]),
        .I4(icmp_ln315_reg_301),
        .I5(ap_CS_fsm_state10),
        .O(pop));
  LUT4 #(
    .INIT(16'h5450)) 
    start_once_reg_i_1__0
       (.I0(lzBestMatchFilter_6_65536_U0_ap_ready),
        .I1(lzBestMatchFilter_6_65536_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_lzBooster_255_16384_64_U0_full_n),
        .O(start_once_reg_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_12),
        .Q(start_once_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster
   (\boostFlag_reg_656_reg[0]_0 ,
    ap_enable_reg_pp0_iter3_reg_0,
    D,
    in,
    \ap_CS_fsm_reg[1] ,
    E,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    ap_clk,
    out,
    ap_rst,
    \boostFlag_reg_656_reg[0]_1 ,
    grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg,
    Q,
    boosterStream_full_n,
    bestMatchStream_empty_n,
    \icmp_ln573_reg_629_reg[0]_0 ,
    bestMatchStream_read1,
    push_1,
    \boosterStream_read_reg_236_reg[0] );
  output \boostFlag_reg_656_reg[0]_0 ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output [1:0]D;
  output [31:0]in;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  input ap_clk;
  input [26:0]out;
  input ap_rst;
  input \boostFlag_reg_656_reg[0]_1 ;
  input grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg;
  input [2:0]Q;
  input boosterStream_full_n;
  input bestMatchStream_empty_n;
  input [31:0]\icmp_ln573_reg_629_reg[0]_0 ;
  input bestMatchStream_read1;
  input push_1;
  input \boosterStream_read_reg_236_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire addr110_out;
  wire \and_ln591_1_reg_672_reg_n_12_[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_12;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_12;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_12;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst;
  wire [31:0]ap_sig_allocacmp_i_4;
  wire bestMatchStream_empty_n;
  wire bestMatchStream_read1;
  wire \boostFlag_reg_656_reg[0]_0 ;
  wire \boostFlag_reg_656_reg[0]_1 ;
  wire boosterStream_full_n;
  wire \boosterStream_read_reg_236_reg[0] ;
  wire ce12;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_ready;
  wire grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg;
  wire grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read;
  wire [13:0]i_4_reg_622;
  wire [31:0]i_4_reg_622_pp0_iter1_reg;
  wire \i_4_reg_622_reg_n_12_[14] ;
  wire \i_4_reg_622_reg_n_12_[15] ;
  wire \i_4_reg_622_reg_n_12_[16] ;
  wire \i_4_reg_622_reg_n_12_[17] ;
  wire \i_4_reg_622_reg_n_12_[18] ;
  wire \i_4_reg_622_reg_n_12_[19] ;
  wire \i_4_reg_622_reg_n_12_[20] ;
  wire \i_4_reg_622_reg_n_12_[21] ;
  wire \i_4_reg_622_reg_n_12_[22] ;
  wire \i_4_reg_622_reg_n_12_[23] ;
  wire \i_4_reg_622_reg_n_12_[24] ;
  wire \i_4_reg_622_reg_n_12_[25] ;
  wire \i_4_reg_622_reg_n_12_[26] ;
  wire \i_4_reg_622_reg_n_12_[27] ;
  wire \i_4_reg_622_reg_n_12_[28] ;
  wire \i_4_reg_622_reg_n_12_[29] ;
  wire \i_4_reg_622_reg_n_12_[30] ;
  wire \i_4_reg_622_reg_n_12_[31] ;
  wire [31:0]i_5_fu_250_p2;
  wire i_5_fu_250_p2_carry__0_n_12;
  wire i_5_fu_250_p2_carry__0_n_13;
  wire i_5_fu_250_p2_carry__0_n_14;
  wire i_5_fu_250_p2_carry__0_n_15;
  wire i_5_fu_250_p2_carry__1_n_12;
  wire i_5_fu_250_p2_carry__1_n_13;
  wire i_5_fu_250_p2_carry__1_n_14;
  wire i_5_fu_250_p2_carry__1_n_15;
  wire i_5_fu_250_p2_carry__2_n_12;
  wire i_5_fu_250_p2_carry__2_n_13;
  wire i_5_fu_250_p2_carry__2_n_14;
  wire i_5_fu_250_p2_carry__2_n_15;
  wire i_5_fu_250_p2_carry__3_n_12;
  wire i_5_fu_250_p2_carry__3_n_13;
  wire i_5_fu_250_p2_carry__3_n_14;
  wire i_5_fu_250_p2_carry__3_n_15;
  wire i_5_fu_250_p2_carry__4_n_12;
  wire i_5_fu_250_p2_carry__4_n_13;
  wire i_5_fu_250_p2_carry__4_n_14;
  wire i_5_fu_250_p2_carry__4_n_15;
  wire i_5_fu_250_p2_carry__5_n_12;
  wire i_5_fu_250_p2_carry__5_n_13;
  wire i_5_fu_250_p2_carry__5_n_14;
  wire i_5_fu_250_p2_carry__5_n_15;
  wire i_5_fu_250_p2_carry__6_n_14;
  wire i_5_fu_250_p2_carry__6_n_15;
  wire i_5_fu_250_p2_carry_n_12;
  wire i_5_fu_250_p2_carry_n_13;
  wire i_5_fu_250_p2_carry_n_14;
  wire i_5_fu_250_p2_carry_n_15;
  wire i_fu_86;
  wire \i_fu_86_reg_n_12_[0] ;
  wire \i_fu_86_reg_n_12_[10] ;
  wire \i_fu_86_reg_n_12_[11] ;
  wire \i_fu_86_reg_n_12_[12] ;
  wire \i_fu_86_reg_n_12_[13] ;
  wire \i_fu_86_reg_n_12_[14] ;
  wire \i_fu_86_reg_n_12_[15] ;
  wire \i_fu_86_reg_n_12_[16] ;
  wire \i_fu_86_reg_n_12_[17] ;
  wire \i_fu_86_reg_n_12_[18] ;
  wire \i_fu_86_reg_n_12_[19] ;
  wire \i_fu_86_reg_n_12_[1] ;
  wire \i_fu_86_reg_n_12_[20] ;
  wire \i_fu_86_reg_n_12_[21] ;
  wire \i_fu_86_reg_n_12_[22] ;
  wire \i_fu_86_reg_n_12_[23] ;
  wire \i_fu_86_reg_n_12_[24] ;
  wire \i_fu_86_reg_n_12_[25] ;
  wire \i_fu_86_reg_n_12_[26] ;
  wire \i_fu_86_reg_n_12_[27] ;
  wire \i_fu_86_reg_n_12_[28] ;
  wire \i_fu_86_reg_n_12_[29] ;
  wire \i_fu_86_reg_n_12_[2] ;
  wire \i_fu_86_reg_n_12_[30] ;
  wire \i_fu_86_reg_n_12_[31] ;
  wire \i_fu_86_reg_n_12_[3] ;
  wire \i_fu_86_reg_n_12_[4] ;
  wire \i_fu_86_reg_n_12_[5] ;
  wire \i_fu_86_reg_n_12_[6] ;
  wire \i_fu_86_reg_n_12_[7] ;
  wire \i_fu_86_reg_n_12_[8] ;
  wire \i_fu_86_reg_n_12_[9] ;
  wire icmp_ln573_fu_244_p2;
  wire icmp_ln573_fu_244_p2_carry__0_n_12;
  wire icmp_ln573_fu_244_p2_carry__0_n_13;
  wire icmp_ln573_fu_244_p2_carry__0_n_14;
  wire icmp_ln573_fu_244_p2_carry__0_n_15;
  wire icmp_ln573_fu_244_p2_carry__1_n_14;
  wire icmp_ln573_fu_244_p2_carry__1_n_15;
  wire icmp_ln573_fu_244_p2_carry_n_12;
  wire icmp_ln573_fu_244_p2_carry_n_13;
  wire icmp_ln573_fu_244_p2_carry_n_14;
  wire icmp_ln573_fu_244_p2_carry_n_15;
  wire icmp_ln573_reg_629;
  wire \icmp_ln573_reg_629_pp0_iter1_reg_reg_n_12_[0] ;
  wire \icmp_ln573_reg_629_pp0_iter2_reg_reg_n_12_[0] ;
  wire [31:0]\icmp_ln573_reg_629_reg[0]_0 ;
  wire icmp_ln589_fu_319_p2;
  wire icmp_ln589_reg_663;
  wire [31:0]in;
  wire local_mem_U_n_18;
  wire local_mem_U_n_35;
  wire local_mem_U_n_37;
  wire local_mem_U_n_38;
  wire local_mem_U_n_39;
  wire local_mem_U_n_40;
  wire local_mem_U_n_41;
  wire local_mem_U_n_42;
  wire local_mem_U_n_43;
  wire local_mem_U_n_44;
  wire local_mem_U_n_45;
  wire local_mem_U_n_46;
  wire local_mem_U_n_47;
  wire local_mem_U_n_48;
  wire local_mem_U_n_49;
  wire local_mem_U_n_50;
  wire local_mem_U_n_62;
  wire local_mem_U_n_63;
  wire local_mem_U_n_64;
  wire local_mem_U_n_65;
  wire local_mem_U_n_66;
  wire local_mem_U_n_67;
  wire local_mem_U_n_69;
  wire [7:0]local_mem_q1;
  wire matchFlag_fu_94;
  wire matchFlag_fu_9414_out;
  wire matchFlag_fu_941__1;
  wire \matchFlag_fu_94[0]_i_1_n_12 ;
  wire [7:0]match_ch_fu_82;
  wire match_ch_fu_820;
  wire match_len_3_fu_489_p2_carry__0_n_12;
  wire match_len_3_fu_489_p2_carry__0_n_13;
  wire match_len_3_fu_489_p2_carry__0_n_14;
  wire match_len_3_fu_489_p2_carry__0_n_15;
  wire match_len_3_fu_489_p2_carry__0_n_16;
  wire match_len_3_fu_489_p2_carry__0_n_17;
  wire match_len_3_fu_489_p2_carry__0_n_18;
  wire match_len_3_fu_489_p2_carry__0_n_19;
  wire match_len_3_fu_489_p2_carry__1_n_12;
  wire match_len_3_fu_489_p2_carry__1_n_13;
  wire match_len_3_fu_489_p2_carry__1_n_14;
  wire match_len_3_fu_489_p2_carry__1_n_15;
  wire match_len_3_fu_489_p2_carry__1_n_16;
  wire match_len_3_fu_489_p2_carry__1_n_17;
  wire match_len_3_fu_489_p2_carry__1_n_18;
  wire match_len_3_fu_489_p2_carry__1_n_19;
  wire match_len_3_fu_489_p2_carry__2_n_12;
  wire match_len_3_fu_489_p2_carry__2_n_13;
  wire match_len_3_fu_489_p2_carry__2_n_14;
  wire match_len_3_fu_489_p2_carry__2_n_15;
  wire match_len_3_fu_489_p2_carry__2_n_16;
  wire match_len_3_fu_489_p2_carry__2_n_17;
  wire match_len_3_fu_489_p2_carry__2_n_18;
  wire match_len_3_fu_489_p2_carry__2_n_19;
  wire match_len_3_fu_489_p2_carry__3_n_12;
  wire match_len_3_fu_489_p2_carry__3_n_13;
  wire match_len_3_fu_489_p2_carry__3_n_14;
  wire match_len_3_fu_489_p2_carry__3_n_15;
  wire match_len_3_fu_489_p2_carry__3_n_16;
  wire match_len_3_fu_489_p2_carry__3_n_17;
  wire match_len_3_fu_489_p2_carry__3_n_18;
  wire match_len_3_fu_489_p2_carry__3_n_19;
  wire match_len_3_fu_489_p2_carry__4_n_12;
  wire match_len_3_fu_489_p2_carry__4_n_13;
  wire match_len_3_fu_489_p2_carry__4_n_14;
  wire match_len_3_fu_489_p2_carry__4_n_15;
  wire match_len_3_fu_489_p2_carry__4_n_16;
  wire match_len_3_fu_489_p2_carry__4_n_17;
  wire match_len_3_fu_489_p2_carry__4_n_18;
  wire match_len_3_fu_489_p2_carry__4_n_19;
  wire match_len_3_fu_489_p2_carry__5_n_12;
  wire match_len_3_fu_489_p2_carry__5_n_13;
  wire match_len_3_fu_489_p2_carry__5_n_14;
  wire match_len_3_fu_489_p2_carry__5_n_15;
  wire match_len_3_fu_489_p2_carry__5_n_16;
  wire match_len_3_fu_489_p2_carry__5_n_17;
  wire match_len_3_fu_489_p2_carry__5_n_18;
  wire match_len_3_fu_489_p2_carry__5_n_19;
  wire match_len_3_fu_489_p2_carry__6_n_14;
  wire match_len_3_fu_489_p2_carry__6_n_15;
  wire match_len_3_fu_489_p2_carry__6_n_17;
  wire match_len_3_fu_489_p2_carry__6_n_18;
  wire match_len_3_fu_489_p2_carry__6_n_19;
  wire match_len_3_fu_489_p2_carry_n_12;
  wire match_len_3_fu_489_p2_carry_n_13;
  wire match_len_3_fu_489_p2_carry_n_14;
  wire match_len_3_fu_489_p2_carry_n_15;
  wire match_len_3_fu_489_p2_carry_n_16;
  wire match_len_3_fu_489_p2_carry_n_17;
  wire match_len_3_fu_489_p2_carry_n_18;
  wire match_len_3_fu_489_p2_carry_n_19;
  wire [31:31]match_len_fu_98;
  wire \match_len_fu_98_reg_n_12_[0] ;
  wire \match_len_fu_98_reg_n_12_[10] ;
  wire \match_len_fu_98_reg_n_12_[11] ;
  wire \match_len_fu_98_reg_n_12_[12] ;
  wire \match_len_fu_98_reg_n_12_[13] ;
  wire \match_len_fu_98_reg_n_12_[14] ;
  wire \match_len_fu_98_reg_n_12_[15] ;
  wire \match_len_fu_98_reg_n_12_[16] ;
  wire \match_len_fu_98_reg_n_12_[17] ;
  wire \match_len_fu_98_reg_n_12_[18] ;
  wire \match_len_fu_98_reg_n_12_[19] ;
  wire \match_len_fu_98_reg_n_12_[1] ;
  wire \match_len_fu_98_reg_n_12_[20] ;
  wire \match_len_fu_98_reg_n_12_[21] ;
  wire \match_len_fu_98_reg_n_12_[22] ;
  wire \match_len_fu_98_reg_n_12_[23] ;
  wire \match_len_fu_98_reg_n_12_[24] ;
  wire \match_len_fu_98_reg_n_12_[25] ;
  wire \match_len_fu_98_reg_n_12_[26] ;
  wire \match_len_fu_98_reg_n_12_[27] ;
  wire \match_len_fu_98_reg_n_12_[28] ;
  wire \match_len_fu_98_reg_n_12_[29] ;
  wire \match_len_fu_98_reg_n_12_[2] ;
  wire \match_len_fu_98_reg_n_12_[30] ;
  wire \match_len_fu_98_reg_n_12_[31] ;
  wire \match_len_fu_98_reg_n_12_[3] ;
  wire \match_len_fu_98_reg_n_12_[4] ;
  wire \match_len_fu_98_reg_n_12_[5] ;
  wire \match_len_fu_98_reg_n_12_[6] ;
  wire \match_len_fu_98_reg_n_12_[7] ;
  wire \match_len_fu_98_reg_n_12_[8] ;
  wire \match_len_fu_98_reg_n_12_[9] ;
  wire match_loc_4_fu_495_p2_carry__0_n_12;
  wire match_loc_4_fu_495_p2_carry__0_n_13;
  wire match_loc_4_fu_495_p2_carry__0_n_14;
  wire match_loc_4_fu_495_p2_carry__0_n_15;
  wire match_loc_4_fu_495_p2_carry__0_n_16;
  wire match_loc_4_fu_495_p2_carry__0_n_17;
  wire match_loc_4_fu_495_p2_carry__0_n_18;
  wire match_loc_4_fu_495_p2_carry__0_n_19;
  wire match_loc_4_fu_495_p2_carry__1_n_12;
  wire match_loc_4_fu_495_p2_carry__1_n_13;
  wire match_loc_4_fu_495_p2_carry__1_n_14;
  wire match_loc_4_fu_495_p2_carry__1_n_15;
  wire match_loc_4_fu_495_p2_carry__1_n_16;
  wire match_loc_4_fu_495_p2_carry__1_n_17;
  wire match_loc_4_fu_495_p2_carry__1_n_18;
  wire match_loc_4_fu_495_p2_carry__1_n_19;
  wire match_loc_4_fu_495_p2_carry__2_n_19;
  wire match_loc_4_fu_495_p2_carry_n_12;
  wire match_loc_4_fu_495_p2_carry_n_13;
  wire match_loc_4_fu_495_p2_carry_n_14;
  wire match_loc_4_fu_495_p2_carry_n_15;
  wire match_loc_4_fu_495_p2_carry_n_16;
  wire match_loc_4_fu_495_p2_carry_n_17;
  wire match_loc_4_fu_495_p2_carry_n_18;
  wire match_loc_4_fu_495_p2_carry_n_19;
  wire match_loc_5_fu_373_p2_carry__0_i_1_n_12;
  wire match_loc_5_fu_373_p2_carry__0_i_2_n_12;
  wire match_loc_5_fu_373_p2_carry__0_i_3_n_12;
  wire match_loc_5_fu_373_p2_carry__0_i_4_n_12;
  wire match_loc_5_fu_373_p2_carry__0_n_12;
  wire match_loc_5_fu_373_p2_carry__0_n_13;
  wire match_loc_5_fu_373_p2_carry__0_n_14;
  wire match_loc_5_fu_373_p2_carry__0_n_15;
  wire match_loc_5_fu_373_p2_carry__0_n_16;
  wire match_loc_5_fu_373_p2_carry__0_n_17;
  wire match_loc_5_fu_373_p2_carry__0_n_18;
  wire match_loc_5_fu_373_p2_carry__0_n_19;
  wire match_loc_5_fu_373_p2_carry__1_i_1_n_12;
  wire match_loc_5_fu_373_p2_carry__1_i_2_n_12;
  wire match_loc_5_fu_373_p2_carry__1_i_3_n_12;
  wire match_loc_5_fu_373_p2_carry__1_i_4_n_12;
  wire match_loc_5_fu_373_p2_carry__1_n_12;
  wire match_loc_5_fu_373_p2_carry__1_n_13;
  wire match_loc_5_fu_373_p2_carry__1_n_14;
  wire match_loc_5_fu_373_p2_carry__1_n_15;
  wire match_loc_5_fu_373_p2_carry__1_n_16;
  wire match_loc_5_fu_373_p2_carry__1_n_17;
  wire match_loc_5_fu_373_p2_carry__1_n_18;
  wire match_loc_5_fu_373_p2_carry__1_n_19;
  wire match_loc_5_fu_373_p2_carry__2_n_15;
  wire match_loc_5_fu_373_p2_carry__2_n_18;
  wire match_loc_5_fu_373_p2_carry__2_n_19;
  wire match_loc_5_fu_373_p2_carry_i_1_n_12;
  wire match_loc_5_fu_373_p2_carry_i_2_n_12;
  wire match_loc_5_fu_373_p2_carry_i_3_n_12;
  wire match_loc_5_fu_373_p2_carry_i_4_n_12;
  wire match_loc_5_fu_373_p2_carry_n_12;
  wire match_loc_5_fu_373_p2_carry_n_13;
  wire match_loc_5_fu_373_p2_carry_n_14;
  wire match_loc_5_fu_373_p2_carry_n_15;
  wire match_loc_5_fu_373_p2_carry_n_16;
  wire match_loc_5_fu_373_p2_carry_n_17;
  wire match_loc_5_fu_373_p2_carry_n_18;
  wire match_loc_5_fu_373_p2_carry_n_19;
  wire \match_loc_fu_102_reg_n_12_[0] ;
  wire \match_loc_fu_102_reg_n_12_[10] ;
  wire \match_loc_fu_102_reg_n_12_[11] ;
  wire \match_loc_fu_102_reg_n_12_[12] ;
  wire \match_loc_fu_102_reg_n_12_[13] ;
  wire \match_loc_fu_102_reg_n_12_[1] ;
  wire \match_loc_fu_102_reg_n_12_[2] ;
  wire \match_loc_fu_102_reg_n_12_[3] ;
  wire \match_loc_fu_102_reg_n_12_[4] ;
  wire \match_loc_fu_102_reg_n_12_[5] ;
  wire \match_loc_fu_102_reg_n_12_[6] ;
  wire \match_loc_fu_102_reg_n_12_[7] ;
  wire \match_loc_fu_102_reg_n_12_[8] ;
  wire \match_loc_fu_102_reg_n_12_[9] ;
  wire [26:0]out;
  wire outFlag_fu_382_p25_in;
  wire outFlag_reg_676;
  wire \outFlag_reg_676[0]_i_2_n_12 ;
  wire \outFlag_reg_676[0]_i_3_n_12 ;
  wire \outFlag_reg_676[0]_i_4_n_12 ;
  wire \outFlag_reg_676[0]_i_5_n_12 ;
  wire \outFlag_reg_676[0]_i_6_n_12 ;
  wire \outFlag_reg_676[0]_i_7_n_12 ;
  wire \outFlag_reg_676[0]_i_8_n_12 ;
  wire [31:30]outValue_2_reg_633;
  wire [31:0]outValue_fu_90;
  wire \outValue_fu_90[10]_i_1_n_12 ;
  wire \outValue_fu_90[8]_i_1_n_12 ;
  wire \outValue_fu_90[9]_i_1_n_12 ;
  wire [31:0]outValue_load_reg_689;
  wire p_16_in;
  wire p_22_in;
  wire p_24_in;
  wire [15:0]p_2_in;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_1;
  wire [15:1]skip_len_5_fu_325_p2;
  wire skip_len_5_fu_325_p2_carry__0_i_1_n_12;
  wire skip_len_5_fu_325_p2_carry__0_i_2_n_12;
  wire skip_len_5_fu_325_p2_carry__0_i_3_n_12;
  wire skip_len_5_fu_325_p2_carry__0_i_4_n_12;
  wire skip_len_5_fu_325_p2_carry__0_n_12;
  wire skip_len_5_fu_325_p2_carry__0_n_13;
  wire skip_len_5_fu_325_p2_carry__0_n_14;
  wire skip_len_5_fu_325_p2_carry__0_n_15;
  wire skip_len_5_fu_325_p2_carry__1_i_1_n_12;
  wire skip_len_5_fu_325_p2_carry__1_i_2_n_12;
  wire skip_len_5_fu_325_p2_carry__1_i_3_n_12;
  wire skip_len_5_fu_325_p2_carry__1_i_4_n_12;
  wire skip_len_5_fu_325_p2_carry__1_n_12;
  wire skip_len_5_fu_325_p2_carry__1_n_13;
  wire skip_len_5_fu_325_p2_carry__1_n_14;
  wire skip_len_5_fu_325_p2_carry__1_n_15;
  wire skip_len_5_fu_325_p2_carry__2_i_1_n_12;
  wire skip_len_5_fu_325_p2_carry__2_i_2_n_12;
  wire skip_len_5_fu_325_p2_carry__2_i_3_n_12;
  wire skip_len_5_fu_325_p2_carry__2_n_14;
  wire skip_len_5_fu_325_p2_carry__2_n_15;
  wire skip_len_5_fu_325_p2_carry_i_1_n_12;
  wire skip_len_5_fu_325_p2_carry_i_2_n_12;
  wire skip_len_5_fu_325_p2_carry_i_3_n_12;
  wire skip_len_5_fu_325_p2_carry_i_4_n_12;
  wire skip_len_5_fu_325_p2_carry_n_12;
  wire skip_len_5_fu_325_p2_carry_n_13;
  wire skip_len_5_fu_325_p2_carry_n_14;
  wire skip_len_5_fu_325_p2_carry_n_15;
  wire [15:0]skip_len_fu_78;
  wire \skip_len_fu_78[15]_i_5_n_12 ;
  wire \skip_len_fu_78[7]_i_3_n_12 ;
  wire [15:7]skip_len_fu_78_0;
  wire [7:0]tCh_reg_640;
  wire [2:0]tLen_reg_645;
  wire [13:0]tOffset_reg_651;
  wire [3:2]NLW_i_5_fu_250_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_5_fu_250_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln573_fu_244_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln573_fu_244_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln573_fu_244_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln573_fu_244_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_match_len_3_fu_489_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_match_len_3_fu_489_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_match_loc_4_fu_495_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_match_loc_4_fu_495_p2_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_match_loc_5_fu_373_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_match_loc_5_fu_373_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_skip_len_5_fu_325_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_skip_len_5_fu_325_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88888888A8888888)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__1 
       (.I0(boosterStream_full_n),
        .I1(\boosterStream_read_reg_236_reg[0] ),
        .I2(p_22_in),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][0]_srl8_i_2__1 
       (.I0(outValue_load_reg_689[0]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[0]),
        .I4(bestMatchStream_read1),
        .I5(out[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][10]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[10]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[10]),
        .I4(bestMatchStream_read1),
        .I5(out[10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \SRL_SIG_reg[7][11]_srl8_i_1 
       (.I0(outValue_fu_90[11]),
        .I1(Q[2]),
        .I2(boosterStream_full_n),
        .I3(bestMatchStream_read1),
        .I4(outValue_load_reg_689[11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \SRL_SIG_reg[7][12]_srl8_i_1 
       (.I0(outValue_fu_90[12]),
        .I1(Q[2]),
        .I2(boosterStream_full_n),
        .I3(bestMatchStream_read1),
        .I4(outValue_load_reg_689[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \SRL_SIG_reg[7][13]_srl8_i_1 
       (.I0(outValue_fu_90[13]),
        .I1(Q[2]),
        .I2(boosterStream_full_n),
        .I3(bestMatchStream_read1),
        .I4(outValue_load_reg_689[13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \SRL_SIG_reg[7][14]_srl8_i_1 
       (.I0(outValue_fu_90[14]),
        .I1(Q[2]),
        .I2(boosterStream_full_n),
        .I3(bestMatchStream_read1),
        .I4(outValue_load_reg_689[14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \SRL_SIG_reg[7][15]_srl8_i_1 
       (.I0(outValue_fu_90[15]),
        .I1(Q[2]),
        .I2(boosterStream_full_n),
        .I3(bestMatchStream_read1),
        .I4(outValue_load_reg_689[15]),
        .O(in[15]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][16]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[16]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[16]),
        .I4(bestMatchStream_read1),
        .I5(out[11]),
        .O(in[16]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][17]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[17]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[17]),
        .I4(bestMatchStream_read1),
        .I5(out[12]),
        .O(in[17]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][18]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[18]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[18]),
        .I4(bestMatchStream_read1),
        .I5(out[13]),
        .O(in[18]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][19]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[19]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[19]),
        .I4(bestMatchStream_read1),
        .I5(out[14]),
        .O(in[19]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][1]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[1]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[1]),
        .I4(bestMatchStream_read1),
        .I5(out[1]),
        .O(in[1]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][20]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[20]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[20]),
        .I4(bestMatchStream_read1),
        .I5(out[15]),
        .O(in[20]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][21]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[21]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[21]),
        .I4(bestMatchStream_read1),
        .I5(out[16]),
        .O(in[21]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][22]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[22]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[22]),
        .I4(bestMatchStream_read1),
        .I5(out[17]),
        .O(in[22]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][23]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[23]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[23]),
        .I4(bestMatchStream_read1),
        .I5(out[18]),
        .O(in[23]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][24]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[24]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[24]),
        .I4(bestMatchStream_read1),
        .I5(out[19]),
        .O(in[24]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][25]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[25]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[25]),
        .I4(bestMatchStream_read1),
        .I5(out[20]),
        .O(in[25]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][26]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[26]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[26]),
        .I4(bestMatchStream_read1),
        .I5(out[21]),
        .O(in[26]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][27]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[27]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[27]),
        .I4(bestMatchStream_read1),
        .I5(out[22]),
        .O(in[27]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][28]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[28]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[28]),
        .I4(bestMatchStream_read1),
        .I5(out[23]),
        .O(in[28]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][29]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[29]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[29]),
        .I4(bestMatchStream_read1),
        .I5(out[24]),
        .O(in[29]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][2]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[2]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[2]),
        .I4(bestMatchStream_read1),
        .I5(out[2]),
        .O(in[2]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][30]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[30]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[30]),
        .I4(bestMatchStream_read1),
        .I5(out[25]),
        .O(in[30]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][31]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[31]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[31]),
        .I4(bestMatchStream_read1),
        .I5(out[26]),
        .O(in[31]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][3]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[3]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[3]),
        .I4(bestMatchStream_read1),
        .I5(out[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][4]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[4]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[4]),
        .I4(bestMatchStream_read1),
        .I5(out[4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][5]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[5]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[5]),
        .I4(bestMatchStream_read1),
        .I5(out[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][6]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[6]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[6]),
        .I4(bestMatchStream_read1),
        .I5(out[6]),
        .O(in[6]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][7]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[7]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[7]),
        .I4(bestMatchStream_read1),
        .I5(out[7]),
        .O(in[7]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][8]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[8]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[8]),
        .I4(bestMatchStream_read1),
        .I5(out[8]),
        .O(in[8]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \SRL_SIG_reg[7][9]_srl8_i_1__1 
       (.I0(outValue_load_reg_689[9]),
        .I1(boosterStream_full_n),
        .I2(Q[2]),
        .I3(outValue_fu_90[9]),
        .I4(bestMatchStream_read1),
        .I5(out[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h002AAAAA)) 
    \addr[2]_i_2__0 
       (.I0(push_1),
        .I1(Q[1]),
        .I2(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read),
        .I3(bestMatchStream_read1),
        .I4(bestMatchStream_empty_n),
        .O(p_9_in));
  LUT2 #(
    .INIT(4'h8)) 
    \addr[2]_i_4__0 
       (.I0(p_9_in),
        .I1(bestMatchStream_empty_n),
        .O(addr110_out));
  FDRE \and_ln591_1_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_24_in),
        .Q(\and_ln591_1_reg_672_reg_n_12_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_12),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h22032200)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_rst),
        .I2(\icmp_ln573_reg_629_pp0_iter1_reg_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_12),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \boostFlag_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\boostFlag_reg_656_reg[0]_1 ),
        .Q(\boostFlag_reg_656_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F800)) 
    empty_n_i_3__0
       (.I0(Q[1]),
        .I1(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read),
        .I2(bestMatchStream_read1),
        .I3(bestMatchStream_empty_n),
        .I4(push_1),
        .O(p_6_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln573_fu_244_p2),
        .D(D),
        .E(i_fu_86),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_12),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter3_reg_0),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59}),
        .ap_loop_init_int_reg_1(i_5_fu_250_p2[0]),
        .ap_rst(ap_rst),
        .boosterStream_full_n(boosterStream_full_n),
        .grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_ready(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_ready),
        .grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .\i_4_reg_622_reg[31] ({\i_fu_86_reg_n_12_[31] ,\i_fu_86_reg_n_12_[30] ,\i_fu_86_reg_n_12_[29] ,\i_fu_86_reg_n_12_[28] ,\i_fu_86_reg_n_12_[27] ,\i_fu_86_reg_n_12_[26] ,\i_fu_86_reg_n_12_[25] ,\i_fu_86_reg_n_12_[24] ,\i_fu_86_reg_n_12_[23] ,\i_fu_86_reg_n_12_[22] ,\i_fu_86_reg_n_12_[21] ,\i_fu_86_reg_n_12_[20] ,\i_fu_86_reg_n_12_[19] ,\i_fu_86_reg_n_12_[18] ,\i_fu_86_reg_n_12_[17] ,\i_fu_86_reg_n_12_[16] ,\i_fu_86_reg_n_12_[15] ,\i_fu_86_reg_n_12_[14] ,\i_fu_86_reg_n_12_[13] ,\i_fu_86_reg_n_12_[12] ,\i_fu_86_reg_n_12_[11] ,\i_fu_86_reg_n_12_[10] ,\i_fu_86_reg_n_12_[9] ,\i_fu_86_reg_n_12_[8] ,\i_fu_86_reg_n_12_[7] ,\i_fu_86_reg_n_12_[6] ,\i_fu_86_reg_n_12_[5] ,\i_fu_86_reg_n_12_[4] ,\i_fu_86_reg_n_12_[3] ,\i_fu_86_reg_n_12_[2] ,\i_fu_86_reg_n_12_[1] ,\i_fu_86_reg_n_12_[0] }),
        .\i_fu_86_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}),
        .\i_fu_86_reg[16] ({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77}),
        .\i_fu_86_reg[20] ({flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .\i_fu_86_reg[24] ({flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .\i_fu_86_reg[28] ({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89}),
        .\i_fu_86_reg[31] (ap_sig_allocacmp_i_4),
        .\i_fu_86_reg[31]_0 ({flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92}),
        .\i_fu_86_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}),
        .\i_fu_86_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}),
        .\icmp_ln573_reg_629_reg[0] (\icmp_ln573_reg_629_reg[0]_0 ),
        .matchFlag_fu_9414_out(matchFlag_fu_9414_out),
        .\sub_reg_193_reg[22] ({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[0]),
        .Q(i_4_reg_622_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[10]),
        .Q(i_4_reg_622_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[11]),
        .Q(i_4_reg_622_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[12]),
        .Q(i_4_reg_622_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[13]),
        .Q(i_4_reg_622_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[14] ),
        .Q(i_4_reg_622_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[15] ),
        .Q(i_4_reg_622_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[16] ),
        .Q(i_4_reg_622_pp0_iter1_reg[16]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[17] ),
        .Q(i_4_reg_622_pp0_iter1_reg[17]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[18] ),
        .Q(i_4_reg_622_pp0_iter1_reg[18]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[19] ),
        .Q(i_4_reg_622_pp0_iter1_reg[19]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[1]),
        .Q(i_4_reg_622_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[20] ),
        .Q(i_4_reg_622_pp0_iter1_reg[20]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[21] ),
        .Q(i_4_reg_622_pp0_iter1_reg[21]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[22] ),
        .Q(i_4_reg_622_pp0_iter1_reg[22]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[23] ),
        .Q(i_4_reg_622_pp0_iter1_reg[23]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[24] ),
        .Q(i_4_reg_622_pp0_iter1_reg[24]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[25] ),
        .Q(i_4_reg_622_pp0_iter1_reg[25]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[26] ),
        .Q(i_4_reg_622_pp0_iter1_reg[26]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[27] ),
        .Q(i_4_reg_622_pp0_iter1_reg[27]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[28] ),
        .Q(i_4_reg_622_pp0_iter1_reg[28]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[29] ),
        .Q(i_4_reg_622_pp0_iter1_reg[29]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[2]),
        .Q(i_4_reg_622_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[30] ),
        .Q(i_4_reg_622_pp0_iter1_reg[30]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_4_reg_622_reg_n_12_[31] ),
        .Q(i_4_reg_622_pp0_iter1_reg[31]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[3]),
        .Q(i_4_reg_622_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[4]),
        .Q(i_4_reg_622_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[5]),
        .Q(i_4_reg_622_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[6]),
        .Q(i_4_reg_622_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[7]),
        .Q(i_4_reg_622_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[8]),
        .Q(i_4_reg_622_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \i_4_reg_622_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_4_reg_622[9]),
        .Q(i_4_reg_622_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[0]),
        .Q(i_4_reg_622[0]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[10]),
        .Q(i_4_reg_622[10]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[11]),
        .Q(i_4_reg_622[11]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[12]),
        .Q(i_4_reg_622[12]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[13]),
        .Q(i_4_reg_622[13]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[14]),
        .Q(\i_4_reg_622_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[15]),
        .Q(\i_4_reg_622_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[16]),
        .Q(\i_4_reg_622_reg_n_12_[16] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[17]),
        .Q(\i_4_reg_622_reg_n_12_[17] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[18]),
        .Q(\i_4_reg_622_reg_n_12_[18] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[19]),
        .Q(\i_4_reg_622_reg_n_12_[19] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[1]),
        .Q(i_4_reg_622[1]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[20]),
        .Q(\i_4_reg_622_reg_n_12_[20] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[21]),
        .Q(\i_4_reg_622_reg_n_12_[21] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[22]),
        .Q(\i_4_reg_622_reg_n_12_[22] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[23]),
        .Q(\i_4_reg_622_reg_n_12_[23] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[24]),
        .Q(\i_4_reg_622_reg_n_12_[24] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[25]),
        .Q(\i_4_reg_622_reg_n_12_[25] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[26]),
        .Q(\i_4_reg_622_reg_n_12_[26] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[27]),
        .Q(\i_4_reg_622_reg_n_12_[27] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[28]),
        .Q(\i_4_reg_622_reg_n_12_[28] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[29]),
        .Q(\i_4_reg_622_reg_n_12_[29] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[2]),
        .Q(i_4_reg_622[2]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[30]),
        .Q(\i_4_reg_622_reg_n_12_[30] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[31]),
        .Q(\i_4_reg_622_reg_n_12_[31] ),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[3]),
        .Q(i_4_reg_622[3]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[4]),
        .Q(i_4_reg_622[4]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[5]),
        .Q(i_4_reg_622[5]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[6]),
        .Q(i_4_reg_622[6]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[7]),
        .Q(i_4_reg_622[7]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[8]),
        .Q(i_4_reg_622[8]),
        .R(1'b0));
  FDRE \i_4_reg_622_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_4[9]),
        .Q(i_4_reg_622[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_5_fu_250_p2_carry
       (.CI(1'b0),
        .CO({i_5_fu_250_p2_carry_n_12,i_5_fu_250_p2_carry_n_13,i_5_fu_250_p2_carry_n_14,i_5_fu_250_p2_carry_n_15}),
        .CYINIT(ap_sig_allocacmp_i_4[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_5_fu_250_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_5_fu_250_p2_carry__0
       (.CI(i_5_fu_250_p2_carry_n_12),
        .CO({i_5_fu_250_p2_carry__0_n_12,i_5_fu_250_p2_carry__0_n_13,i_5_fu_250_p2_carry__0_n_14,i_5_fu_250_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_5_fu_250_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_5_fu_250_p2_carry__1
       (.CI(i_5_fu_250_p2_carry__0_n_12),
        .CO({i_5_fu_250_p2_carry__1_n_12,i_5_fu_250_p2_carry__1_n_13,i_5_fu_250_p2_carry__1_n_14,i_5_fu_250_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_5_fu_250_p2[12:9]),
        .S({flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_5_fu_250_p2_carry__2
       (.CI(i_5_fu_250_p2_carry__1_n_12),
        .CO({i_5_fu_250_p2_carry__2_n_12,i_5_fu_250_p2_carry__2_n_13,i_5_fu_250_p2_carry__2_n_14,i_5_fu_250_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_5_fu_250_p2[16:13]),
        .S({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_5_fu_250_p2_carry__3
       (.CI(i_5_fu_250_p2_carry__2_n_12),
        .CO({i_5_fu_250_p2_carry__3_n_12,i_5_fu_250_p2_carry__3_n_13,i_5_fu_250_p2_carry__3_n_14,i_5_fu_250_p2_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_5_fu_250_p2[20:17]),
        .S({flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_5_fu_250_p2_carry__4
       (.CI(i_5_fu_250_p2_carry__3_n_12),
        .CO({i_5_fu_250_p2_carry__4_n_12,i_5_fu_250_p2_carry__4_n_13,i_5_fu_250_p2_carry__4_n_14,i_5_fu_250_p2_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_5_fu_250_p2[24:21]),
        .S({flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_5_fu_250_p2_carry__5
       (.CI(i_5_fu_250_p2_carry__4_n_12),
        .CO({i_5_fu_250_p2_carry__5_n_12,i_5_fu_250_p2_carry__5_n_13,i_5_fu_250_p2_carry__5_n_14,i_5_fu_250_p2_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_5_fu_250_p2[28:25]),
        .S({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_5_fu_250_p2_carry__6
       (.CI(i_5_fu_250_p2_carry__5_n_12),
        .CO({NLW_i_5_fu_250_p2_carry__6_CO_UNCONNECTED[3:2],i_5_fu_250_p2_carry__6_n_14,i_5_fu_250_p2_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_5_fu_250_p2_carry__6_O_UNCONNECTED[3],i_5_fu_250_p2[31:29]}),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[0]),
        .Q(\i_fu_86_reg_n_12_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[10]),
        .Q(\i_fu_86_reg_n_12_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[11]),
        .Q(\i_fu_86_reg_n_12_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[12]),
        .Q(\i_fu_86_reg_n_12_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[13]),
        .Q(\i_fu_86_reg_n_12_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[14]),
        .Q(\i_fu_86_reg_n_12_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[15]),
        .Q(\i_fu_86_reg_n_12_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[16]),
        .Q(\i_fu_86_reg_n_12_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[17]),
        .Q(\i_fu_86_reg_n_12_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[18]),
        .Q(\i_fu_86_reg_n_12_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[19]),
        .Q(\i_fu_86_reg_n_12_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[1]),
        .Q(\i_fu_86_reg_n_12_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[20]),
        .Q(\i_fu_86_reg_n_12_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[21]),
        .Q(\i_fu_86_reg_n_12_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[22]),
        .Q(\i_fu_86_reg_n_12_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[23]),
        .Q(\i_fu_86_reg_n_12_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[24]),
        .Q(\i_fu_86_reg_n_12_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[25]),
        .Q(\i_fu_86_reg_n_12_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[26]),
        .Q(\i_fu_86_reg_n_12_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[27]),
        .Q(\i_fu_86_reg_n_12_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[28]),
        .Q(\i_fu_86_reg_n_12_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[29]),
        .Q(\i_fu_86_reg_n_12_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[2]),
        .Q(\i_fu_86_reg_n_12_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[30]),
        .Q(\i_fu_86_reg_n_12_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[31]),
        .Q(\i_fu_86_reg_n_12_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[3]),
        .Q(\i_fu_86_reg_n_12_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[4]),
        .Q(\i_fu_86_reg_n_12_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[5]),
        .Q(\i_fu_86_reg_n_12_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[6]),
        .Q(\i_fu_86_reg_n_12_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[7]),
        .Q(\i_fu_86_reg_n_12_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[8]),
        .Q(\i_fu_86_reg_n_12_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(i_5_fu_250_p2[9]),
        .Q(\i_fu_86_reg_n_12_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  CARRY4 icmp_ln573_fu_244_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln573_fu_244_p2_carry_n_12,icmp_ln573_fu_244_p2_carry_n_13,icmp_ln573_fu_244_p2_carry_n_14,icmp_ln573_fu_244_p2_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln573_fu_244_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}));
  CARRY4 icmp_ln573_fu_244_p2_carry__0
       (.CI(icmp_ln573_fu_244_p2_carry_n_12),
        .CO({icmp_ln573_fu_244_p2_carry__0_n_12,icmp_ln573_fu_244_p2_carry__0_n_13,icmp_ln573_fu_244_p2_carry__0_n_14,icmp_ln573_fu_244_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln573_fu_244_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}));
  CARRY4 icmp_ln573_fu_244_p2_carry__1
       (.CI(icmp_ln573_fu_244_p2_carry__0_n_12),
        .CO({NLW_icmp_ln573_fu_244_p2_carry__1_CO_UNCONNECTED[3],icmp_ln573_fu_244_p2,icmp_ln573_fu_244_p2_carry__1_n_14,icmp_ln573_fu_244_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln573_fu_244_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln573_reg_629[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln573_reg_629_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln573_reg_629),
        .Q(\icmp_ln573_reg_629_pp0_iter1_reg_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \icmp_ln573_reg_629_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln573_reg_629_pp0_iter1_reg_reg_n_12_[0] ),
        .Q(\icmp_ln573_reg_629_pp0_iter2_reg_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \icmp_ln573_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln573_fu_244_p2),
        .Q(icmp_ln573_reg_629),
        .R(1'b0));
  FDRE \icmp_ln589_reg_663_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln589_fu_319_p2),
        .Q(icmp_ln589_reg_663),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster_local_mem_RAM_AUTO_1R1W local_mem_U
       (.D(p_2_in),
        .E(local_mem_U_n_64),
        .O(match_loc_4_fu_495_p2_carry__2_n_19),
        .Q(skip_len_fu_78),
        .S({local_mem_U_n_62,local_mem_U_n_63}),
        .SR({skip_len_fu_78_0[15],skip_len_fu_78_0[7]}),
        .\SRL_SIG_reg[7][0]_srl8_i_1__1 (\icmp_ln573_reg_629_pp0_iter2_reg_reg_n_12_[0] ),
        .\SRL_SIG_reg[7][0]_srl8_i_1__1_0 (\and_ln591_1_reg_672_reg_n_12_[0] ),
        .\and_ln591_1_reg_672[0]_i_12_0 ({\match_len_fu_98_reg_n_12_[31] ,\match_len_fu_98_reg_n_12_[30] ,\match_len_fu_98_reg_n_12_[29] ,\match_len_fu_98_reg_n_12_[28] ,\match_len_fu_98_reg_n_12_[27] ,\match_len_fu_98_reg_n_12_[26] ,\match_len_fu_98_reg_n_12_[25] ,\match_len_fu_98_reg_n_12_[24] ,\match_len_fu_98_reg_n_12_[23] ,\match_len_fu_98_reg_n_12_[22] ,\match_len_fu_98_reg_n_12_[21] ,\match_len_fu_98_reg_n_12_[20] ,\match_len_fu_98_reg_n_12_[19] ,\match_len_fu_98_reg_n_12_[18] ,\match_len_fu_98_reg_n_12_[17] ,\match_len_fu_98_reg_n_12_[16] ,\match_len_fu_98_reg_n_12_[15] ,\match_len_fu_98_reg_n_12_[14] ,\match_len_fu_98_reg_n_12_[13] ,\match_len_fu_98_reg_n_12_[12] ,\match_len_fu_98_reg_n_12_[11] ,\match_len_fu_98_reg_n_12_[10] ,\match_len_fu_98_reg_n_12_[9] ,\match_len_fu_98_reg_n_12_[8] ,\match_len_fu_98_reg_n_12_[7] ,\match_len_fu_98_reg_n_12_[6] ,\match_len_fu_98_reg_n_12_[5] ,\match_len_fu_98_reg_n_12_[4] ,\match_len_fu_98_reg_n_12_[3] ,\match_len_fu_98_reg_n_12_[2] ,\match_len_fu_98_reg_n_12_[1] }),
        .\and_ln591_1_reg_672_reg[0] (match_ch_fu_82),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(local_mem_U_n_65),
        .ap_enable_reg_pp0_iter2_reg_0(local_mem_U_n_66),
        .ap_enable_reg_pp0_iter2_reg_1(match_len_fu_98),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_0),
        .bestMatchStream_empty_n(bestMatchStream_empty_n),
        .boosterStream_full_n(boosterStream_full_n),
        .ce12(ce12),
        .grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read),
        .icmp_ln573_reg_629(icmp_ln573_reg_629),
        .\icmp_ln573_reg_629_pp0_iter1_reg_reg[0] (local_mem_U_n_18),
        .\icmp_ln573_reg_629_pp0_iter1_reg_reg[0]_0 (local_mem_U_n_69),
        .icmp_ln589_fu_319_p2(icmp_ln589_fu_319_p2),
        .icmp_ln589_reg_663(icmp_ln589_reg_663),
        .matchFlag_fu_94(matchFlag_fu_94),
        .matchFlag_fu_9414_out(matchFlag_fu_9414_out),
        .matchFlag_fu_941__1(matchFlag_fu_941__1),
        .\match_len_fu_98_reg[0] (local_mem_U_n_67),
        .\match_len_fu_98_reg[0]_0 (\match_len_fu_98_reg_n_12_[0] ),
        .match_loc_5_fu_373_p2_carry__2({tOffset_reg_651[13:12],tCh_reg_640}),
        .match_loc_5_fu_373_p2_carry__2_0(i_4_reg_622_pp0_iter1_reg[13:12]),
        .\match_loc_fu_102_reg[11] ({match_loc_5_fu_373_p2_carry__1_n_16,match_loc_5_fu_373_p2_carry__1_n_17,match_loc_5_fu_373_p2_carry__1_n_18,match_loc_5_fu_373_p2_carry__1_n_19}),
        .\match_loc_fu_102_reg[12] ({match_loc_4_fu_495_p2_carry__1_n_16,match_loc_4_fu_495_p2_carry__1_n_17,match_loc_4_fu_495_p2_carry__1_n_18,match_loc_4_fu_495_p2_carry__1_n_19}),
        .\match_loc_fu_102_reg[13] ({local_mem_U_n_37,local_mem_U_n_38,local_mem_U_n_39,local_mem_U_n_40,local_mem_U_n_41,local_mem_U_n_42,local_mem_U_n_43,local_mem_U_n_44,local_mem_U_n_45,local_mem_U_n_46,local_mem_U_n_47,local_mem_U_n_48,local_mem_U_n_49,local_mem_U_n_50}),
        .\match_loc_fu_102_reg[13]_0 ({match_loc_5_fu_373_p2_carry__2_n_18,match_loc_5_fu_373_p2_carry__2_n_19}),
        .\match_loc_fu_102_reg[3] ({match_loc_5_fu_373_p2_carry_n_16,match_loc_5_fu_373_p2_carry_n_17,match_loc_5_fu_373_p2_carry_n_18,match_loc_5_fu_373_p2_carry_n_19}),
        .\match_loc_fu_102_reg[4] ({match_loc_4_fu_495_p2_carry_n_16,match_loc_4_fu_495_p2_carry_n_17,match_loc_4_fu_495_p2_carry_n_18,match_loc_4_fu_495_p2_carry_n_19}),
        .\match_loc_fu_102_reg[7] ({match_loc_5_fu_373_p2_carry__0_n_16,match_loc_5_fu_373_p2_carry__0_n_17,match_loc_5_fu_373_p2_carry__0_n_18,match_loc_5_fu_373_p2_carry__0_n_19}),
        .\match_loc_fu_102_reg[8] ({match_loc_4_fu_495_p2_carry__0_n_16,match_loc_4_fu_495_p2_carry__0_n_17,match_loc_4_fu_495_p2_carry__0_n_18,match_loc_4_fu_495_p2_carry__0_n_19}),
        .out(out[7:0]),
        .outFlag_fu_382_p25_in(outFlag_fu_382_p25_in),
        .outFlag_reg_676(outFlag_reg_676),
        .p_16_in(p_16_in),
        .p_22_in(p_22_in),
        .p_24_in(p_24_in),
        .q1(local_mem_q1),
        .ram_reg_0_0({\match_loc_fu_102_reg_n_12_[13] ,\match_loc_fu_102_reg_n_12_[12] ,\match_loc_fu_102_reg_n_12_[11] ,\match_loc_fu_102_reg_n_12_[10] ,\match_loc_fu_102_reg_n_12_[9] ,\match_loc_fu_102_reg_n_12_[8] ,\match_loc_fu_102_reg_n_12_[7] ,\match_loc_fu_102_reg_n_12_[6] ,\match_loc_fu_102_reg_n_12_[5] ,\match_loc_fu_102_reg_n_12_[4] ,\match_loc_fu_102_reg_n_12_[3] ,\match_loc_fu_102_reg_n_12_[2] ,\match_loc_fu_102_reg_n_12_[1] ,\match_loc_fu_102_reg_n_12_[0] }),
        .ram_reg_0_1(\icmp_ln573_reg_629_pp0_iter1_reg_reg_n_12_[0] ),
        .ram_reg_3_0(i_4_reg_622),
        .skip_len_5_fu_325_p2(skip_len_5_fu_325_p2),
        .\skip_len_fu_78_reg[0] (\skip_len_fu_78[7]_i_3_n_12 ),
        .\skip_len_fu_78_reg[15] (\skip_len_fu_78[15]_i_5_n_12 ),
        .\skip_len_fu_78_reg[3] (\boostFlag_reg_656_reg[0]_0 ),
        .tLen_reg_645(tLen_reg_645),
        .\tLen_reg_645_reg[2] (local_mem_U_n_35));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h666A6A6A)) 
    \mOutPtr[3]_i_1__1 
       (.I0(push_1),
        .I1(bestMatchStream_empty_n),
        .I2(bestMatchStream_read1),
        .I3(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read),
        .I4(Q[1]),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFF3202)) 
    \matchFlag_fu_94[0]_i_1 
       (.I0(matchFlag_fu_94),
        .I1(local_mem_U_n_18),
        .I2(local_mem_U_n_35),
        .I3(\boostFlag_reg_656_reg[0]_0 ),
        .I4(ce12),
        .O(\matchFlag_fu_94[0]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \matchFlag_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\matchFlag_fu_94[0]_i_1_n_12 ),
        .Q(matchFlag_fu_94),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \match_ch_fu_82[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .O(match_ch_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \match_ch_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(match_ch_fu_820),
        .D(local_mem_q1[0]),
        .Q(match_ch_fu_82[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \match_ch_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(match_ch_fu_820),
        .D(local_mem_q1[1]),
        .Q(match_ch_fu_82[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \match_ch_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(match_ch_fu_820),
        .D(local_mem_q1[2]),
        .Q(match_ch_fu_82[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \match_ch_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(match_ch_fu_820),
        .D(local_mem_q1[3]),
        .Q(match_ch_fu_82[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \match_ch_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(match_ch_fu_820),
        .D(local_mem_q1[4]),
        .Q(match_ch_fu_82[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \match_ch_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(match_ch_fu_820),
        .D(local_mem_q1[5]),
        .Q(match_ch_fu_82[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \match_ch_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(match_ch_fu_820),
        .D(local_mem_q1[6]),
        .Q(match_ch_fu_82[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \match_ch_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(match_ch_fu_820),
        .D(local_mem_q1[7]),
        .Q(match_ch_fu_82[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_len_3_fu_489_p2_carry
       (.CI(1'b0),
        .CO({match_len_3_fu_489_p2_carry_n_12,match_len_3_fu_489_p2_carry_n_13,match_len_3_fu_489_p2_carry_n_14,match_len_3_fu_489_p2_carry_n_15}),
        .CYINIT(\match_len_fu_98_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_len_3_fu_489_p2_carry_n_16,match_len_3_fu_489_p2_carry_n_17,match_len_3_fu_489_p2_carry_n_18,match_len_3_fu_489_p2_carry_n_19}),
        .S({\match_len_fu_98_reg_n_12_[4] ,\match_len_fu_98_reg_n_12_[3] ,\match_len_fu_98_reg_n_12_[2] ,\match_len_fu_98_reg_n_12_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_len_3_fu_489_p2_carry__0
       (.CI(match_len_3_fu_489_p2_carry_n_12),
        .CO({match_len_3_fu_489_p2_carry__0_n_12,match_len_3_fu_489_p2_carry__0_n_13,match_len_3_fu_489_p2_carry__0_n_14,match_len_3_fu_489_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_len_3_fu_489_p2_carry__0_n_16,match_len_3_fu_489_p2_carry__0_n_17,match_len_3_fu_489_p2_carry__0_n_18,match_len_3_fu_489_p2_carry__0_n_19}),
        .S({\match_len_fu_98_reg_n_12_[8] ,\match_len_fu_98_reg_n_12_[7] ,\match_len_fu_98_reg_n_12_[6] ,\match_len_fu_98_reg_n_12_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_len_3_fu_489_p2_carry__1
       (.CI(match_len_3_fu_489_p2_carry__0_n_12),
        .CO({match_len_3_fu_489_p2_carry__1_n_12,match_len_3_fu_489_p2_carry__1_n_13,match_len_3_fu_489_p2_carry__1_n_14,match_len_3_fu_489_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_len_3_fu_489_p2_carry__1_n_16,match_len_3_fu_489_p2_carry__1_n_17,match_len_3_fu_489_p2_carry__1_n_18,match_len_3_fu_489_p2_carry__1_n_19}),
        .S({\match_len_fu_98_reg_n_12_[12] ,\match_len_fu_98_reg_n_12_[11] ,\match_len_fu_98_reg_n_12_[10] ,\match_len_fu_98_reg_n_12_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_len_3_fu_489_p2_carry__2
       (.CI(match_len_3_fu_489_p2_carry__1_n_12),
        .CO({match_len_3_fu_489_p2_carry__2_n_12,match_len_3_fu_489_p2_carry__2_n_13,match_len_3_fu_489_p2_carry__2_n_14,match_len_3_fu_489_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_len_3_fu_489_p2_carry__2_n_16,match_len_3_fu_489_p2_carry__2_n_17,match_len_3_fu_489_p2_carry__2_n_18,match_len_3_fu_489_p2_carry__2_n_19}),
        .S({\match_len_fu_98_reg_n_12_[16] ,\match_len_fu_98_reg_n_12_[15] ,\match_len_fu_98_reg_n_12_[14] ,\match_len_fu_98_reg_n_12_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_len_3_fu_489_p2_carry__3
       (.CI(match_len_3_fu_489_p2_carry__2_n_12),
        .CO({match_len_3_fu_489_p2_carry__3_n_12,match_len_3_fu_489_p2_carry__3_n_13,match_len_3_fu_489_p2_carry__3_n_14,match_len_3_fu_489_p2_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_len_3_fu_489_p2_carry__3_n_16,match_len_3_fu_489_p2_carry__3_n_17,match_len_3_fu_489_p2_carry__3_n_18,match_len_3_fu_489_p2_carry__3_n_19}),
        .S({\match_len_fu_98_reg_n_12_[20] ,\match_len_fu_98_reg_n_12_[19] ,\match_len_fu_98_reg_n_12_[18] ,\match_len_fu_98_reg_n_12_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_len_3_fu_489_p2_carry__4
       (.CI(match_len_3_fu_489_p2_carry__3_n_12),
        .CO({match_len_3_fu_489_p2_carry__4_n_12,match_len_3_fu_489_p2_carry__4_n_13,match_len_3_fu_489_p2_carry__4_n_14,match_len_3_fu_489_p2_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_len_3_fu_489_p2_carry__4_n_16,match_len_3_fu_489_p2_carry__4_n_17,match_len_3_fu_489_p2_carry__4_n_18,match_len_3_fu_489_p2_carry__4_n_19}),
        .S({\match_len_fu_98_reg_n_12_[24] ,\match_len_fu_98_reg_n_12_[23] ,\match_len_fu_98_reg_n_12_[22] ,\match_len_fu_98_reg_n_12_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_len_3_fu_489_p2_carry__5
       (.CI(match_len_3_fu_489_p2_carry__4_n_12),
        .CO({match_len_3_fu_489_p2_carry__5_n_12,match_len_3_fu_489_p2_carry__5_n_13,match_len_3_fu_489_p2_carry__5_n_14,match_len_3_fu_489_p2_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_len_3_fu_489_p2_carry__5_n_16,match_len_3_fu_489_p2_carry__5_n_17,match_len_3_fu_489_p2_carry__5_n_18,match_len_3_fu_489_p2_carry__5_n_19}),
        .S({\match_len_fu_98_reg_n_12_[28] ,\match_len_fu_98_reg_n_12_[27] ,\match_len_fu_98_reg_n_12_[26] ,\match_len_fu_98_reg_n_12_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_len_3_fu_489_p2_carry__6
       (.CI(match_len_3_fu_489_p2_carry__5_n_12),
        .CO({NLW_match_len_3_fu_489_p2_carry__6_CO_UNCONNECTED[3:2],match_len_3_fu_489_p2_carry__6_n_14,match_len_3_fu_489_p2_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_match_len_3_fu_489_p2_carry__6_O_UNCONNECTED[3],match_len_3_fu_489_p2_carry__6_n_17,match_len_3_fu_489_p2_carry__6_n_18,match_len_3_fu_489_p2_carry__6_n_19}),
        .S({1'b0,\match_len_fu_98_reg_n_12_[31] ,\match_len_fu_98_reg_n_12_[30] ,\match_len_fu_98_reg_n_12_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(local_mem_U_n_67),
        .Q(\match_len_fu_98_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__1_n_18),
        .Q(\match_len_fu_98_reg_n_12_[10] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__1_n_17),
        .Q(\match_len_fu_98_reg_n_12_[11] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__1_n_16),
        .Q(\match_len_fu_98_reg_n_12_[12] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__2_n_19),
        .Q(\match_len_fu_98_reg_n_12_[13] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__2_n_18),
        .Q(\match_len_fu_98_reg_n_12_[14] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__2_n_17),
        .Q(\match_len_fu_98_reg_n_12_[15] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__2_n_16),
        .Q(\match_len_fu_98_reg_n_12_[16] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__3_n_19),
        .Q(\match_len_fu_98_reg_n_12_[17] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__3_n_18),
        .Q(\match_len_fu_98_reg_n_12_[18] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__3_n_17),
        .Q(\match_len_fu_98_reg_n_12_[19] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry_n_19),
        .Q(\match_len_fu_98_reg_n_12_[1] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__3_n_16),
        .Q(\match_len_fu_98_reg_n_12_[20] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__4_n_19),
        .Q(\match_len_fu_98_reg_n_12_[21] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__4_n_18),
        .Q(\match_len_fu_98_reg_n_12_[22] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__4_n_17),
        .Q(\match_len_fu_98_reg_n_12_[23] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__4_n_16),
        .Q(\match_len_fu_98_reg_n_12_[24] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__5_n_19),
        .Q(\match_len_fu_98_reg_n_12_[25] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__5_n_18),
        .Q(\match_len_fu_98_reg_n_12_[26] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__5_n_17),
        .Q(\match_len_fu_98_reg_n_12_[27] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__5_n_16),
        .Q(\match_len_fu_98_reg_n_12_[28] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__6_n_19),
        .Q(\match_len_fu_98_reg_n_12_[29] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry_n_18),
        .Q(\match_len_fu_98_reg_n_12_[2] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__6_n_18),
        .Q(\match_len_fu_98_reg_n_12_[30] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__6_n_17),
        .Q(\match_len_fu_98_reg_n_12_[31] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry_n_17),
        .Q(\match_len_fu_98_reg_n_12_[3] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry_n_16),
        .Q(\match_len_fu_98_reg_n_12_[4] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__0_n_19),
        .Q(\match_len_fu_98_reg_n_12_[5] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__0_n_18),
        .Q(\match_len_fu_98_reg_n_12_[6] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__0_n_17),
        .Q(\match_len_fu_98_reg_n_12_[7] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__0_n_16),
        .Q(\match_len_fu_98_reg_n_12_[8] ),
        .R(match_len_fu_98));
  FDRE #(
    .INIT(1'b0)) 
    \match_len_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(ce12),
        .D(match_len_3_fu_489_p2_carry__1_n_19),
        .Q(\match_len_fu_98_reg_n_12_[9] ),
        .R(match_len_fu_98));
  CARRY4 match_loc_4_fu_495_p2_carry
       (.CI(1'b0),
        .CO({match_loc_4_fu_495_p2_carry_n_12,match_loc_4_fu_495_p2_carry_n_13,match_loc_4_fu_495_p2_carry_n_14,match_loc_4_fu_495_p2_carry_n_15}),
        .CYINIT(\match_loc_fu_102_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_loc_4_fu_495_p2_carry_n_16,match_loc_4_fu_495_p2_carry_n_17,match_loc_4_fu_495_p2_carry_n_18,match_loc_4_fu_495_p2_carry_n_19}),
        .S({\match_loc_fu_102_reg_n_12_[4] ,\match_loc_fu_102_reg_n_12_[3] ,\match_loc_fu_102_reg_n_12_[2] ,\match_loc_fu_102_reg_n_12_[1] }));
  CARRY4 match_loc_4_fu_495_p2_carry__0
       (.CI(match_loc_4_fu_495_p2_carry_n_12),
        .CO({match_loc_4_fu_495_p2_carry__0_n_12,match_loc_4_fu_495_p2_carry__0_n_13,match_loc_4_fu_495_p2_carry__0_n_14,match_loc_4_fu_495_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_loc_4_fu_495_p2_carry__0_n_16,match_loc_4_fu_495_p2_carry__0_n_17,match_loc_4_fu_495_p2_carry__0_n_18,match_loc_4_fu_495_p2_carry__0_n_19}),
        .S({\match_loc_fu_102_reg_n_12_[8] ,\match_loc_fu_102_reg_n_12_[7] ,\match_loc_fu_102_reg_n_12_[6] ,\match_loc_fu_102_reg_n_12_[5] }));
  CARRY4 match_loc_4_fu_495_p2_carry__1
       (.CI(match_loc_4_fu_495_p2_carry__0_n_12),
        .CO({match_loc_4_fu_495_p2_carry__1_n_12,match_loc_4_fu_495_p2_carry__1_n_13,match_loc_4_fu_495_p2_carry__1_n_14,match_loc_4_fu_495_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({match_loc_4_fu_495_p2_carry__1_n_16,match_loc_4_fu_495_p2_carry__1_n_17,match_loc_4_fu_495_p2_carry__1_n_18,match_loc_4_fu_495_p2_carry__1_n_19}),
        .S({\match_loc_fu_102_reg_n_12_[12] ,\match_loc_fu_102_reg_n_12_[11] ,\match_loc_fu_102_reg_n_12_[10] ,\match_loc_fu_102_reg_n_12_[9] }));
  CARRY4 match_loc_4_fu_495_p2_carry__2
       (.CI(match_loc_4_fu_495_p2_carry__1_n_12),
        .CO(NLW_match_loc_4_fu_495_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_match_loc_4_fu_495_p2_carry__2_O_UNCONNECTED[3:1],match_loc_4_fu_495_p2_carry__2_n_19}),
        .S({1'b0,1'b0,1'b0,\match_loc_fu_102_reg_n_12_[13] }));
  CARRY4 match_loc_5_fu_373_p2_carry
       (.CI(1'b0),
        .CO({match_loc_5_fu_373_p2_carry_n_12,match_loc_5_fu_373_p2_carry_n_13,match_loc_5_fu_373_p2_carry_n_14,match_loc_5_fu_373_p2_carry_n_15}),
        .CYINIT(1'b1),
        .DI(i_4_reg_622_pp0_iter1_reg[3:0]),
        .O({match_loc_5_fu_373_p2_carry_n_16,match_loc_5_fu_373_p2_carry_n_17,match_loc_5_fu_373_p2_carry_n_18,match_loc_5_fu_373_p2_carry_n_19}),
        .S({match_loc_5_fu_373_p2_carry_i_1_n_12,match_loc_5_fu_373_p2_carry_i_2_n_12,match_loc_5_fu_373_p2_carry_i_3_n_12,match_loc_5_fu_373_p2_carry_i_4_n_12}));
  CARRY4 match_loc_5_fu_373_p2_carry__0
       (.CI(match_loc_5_fu_373_p2_carry_n_12),
        .CO({match_loc_5_fu_373_p2_carry__0_n_12,match_loc_5_fu_373_p2_carry__0_n_13,match_loc_5_fu_373_p2_carry__0_n_14,match_loc_5_fu_373_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(i_4_reg_622_pp0_iter1_reg[7:4]),
        .O({match_loc_5_fu_373_p2_carry__0_n_16,match_loc_5_fu_373_p2_carry__0_n_17,match_loc_5_fu_373_p2_carry__0_n_18,match_loc_5_fu_373_p2_carry__0_n_19}),
        .S({match_loc_5_fu_373_p2_carry__0_i_1_n_12,match_loc_5_fu_373_p2_carry__0_i_2_n_12,match_loc_5_fu_373_p2_carry__0_i_3_n_12,match_loc_5_fu_373_p2_carry__0_i_4_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__0_i_1
       (.I0(i_4_reg_622_pp0_iter1_reg[7]),
        .I1(tOffset_reg_651[7]),
        .O(match_loc_5_fu_373_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__0_i_2
       (.I0(i_4_reg_622_pp0_iter1_reg[6]),
        .I1(tOffset_reg_651[6]),
        .O(match_loc_5_fu_373_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__0_i_3
       (.I0(i_4_reg_622_pp0_iter1_reg[5]),
        .I1(tOffset_reg_651[5]),
        .O(match_loc_5_fu_373_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__0_i_4
       (.I0(i_4_reg_622_pp0_iter1_reg[4]),
        .I1(tOffset_reg_651[4]),
        .O(match_loc_5_fu_373_p2_carry__0_i_4_n_12));
  CARRY4 match_loc_5_fu_373_p2_carry__1
       (.CI(match_loc_5_fu_373_p2_carry__0_n_12),
        .CO({match_loc_5_fu_373_p2_carry__1_n_12,match_loc_5_fu_373_p2_carry__1_n_13,match_loc_5_fu_373_p2_carry__1_n_14,match_loc_5_fu_373_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(i_4_reg_622_pp0_iter1_reg[11:8]),
        .O({match_loc_5_fu_373_p2_carry__1_n_16,match_loc_5_fu_373_p2_carry__1_n_17,match_loc_5_fu_373_p2_carry__1_n_18,match_loc_5_fu_373_p2_carry__1_n_19}),
        .S({match_loc_5_fu_373_p2_carry__1_i_1_n_12,match_loc_5_fu_373_p2_carry__1_i_2_n_12,match_loc_5_fu_373_p2_carry__1_i_3_n_12,match_loc_5_fu_373_p2_carry__1_i_4_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__1_i_1
       (.I0(i_4_reg_622_pp0_iter1_reg[11]),
        .I1(tOffset_reg_651[11]),
        .O(match_loc_5_fu_373_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__1_i_2
       (.I0(i_4_reg_622_pp0_iter1_reg[10]),
        .I1(tOffset_reg_651[10]),
        .O(match_loc_5_fu_373_p2_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__1_i_3
       (.I0(i_4_reg_622_pp0_iter1_reg[9]),
        .I1(tOffset_reg_651[9]),
        .O(match_loc_5_fu_373_p2_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__1_i_4
       (.I0(i_4_reg_622_pp0_iter1_reg[8]),
        .I1(tOffset_reg_651[8]),
        .O(match_loc_5_fu_373_p2_carry__1_i_4_n_12));
  CARRY4 match_loc_5_fu_373_p2_carry__2
       (.CI(match_loc_5_fu_373_p2_carry__1_n_12),
        .CO({NLW_match_loc_5_fu_373_p2_carry__2_CO_UNCONNECTED[3:1],match_loc_5_fu_373_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_4_reg_622_pp0_iter1_reg[12]}),
        .O({NLW_match_loc_5_fu_373_p2_carry__2_O_UNCONNECTED[3:2],match_loc_5_fu_373_p2_carry__2_n_18,match_loc_5_fu_373_p2_carry__2_n_19}),
        .S({1'b0,1'b0,local_mem_U_n_62,local_mem_U_n_63}));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry_i_1
       (.I0(i_4_reg_622_pp0_iter1_reg[3]),
        .I1(tOffset_reg_651[3]),
        .O(match_loc_5_fu_373_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry_i_2
       (.I0(i_4_reg_622_pp0_iter1_reg[2]),
        .I1(tOffset_reg_651[2]),
        .O(match_loc_5_fu_373_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry_i_3
       (.I0(i_4_reg_622_pp0_iter1_reg[1]),
        .I1(tOffset_reg_651[1]),
        .O(match_loc_5_fu_373_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry_i_4
       (.I0(i_4_reg_622_pp0_iter1_reg[0]),
        .I1(tOffset_reg_651[0]),
        .O(match_loc_5_fu_373_p2_carry_i_4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_50),
        .Q(\match_loc_fu_102_reg_n_12_[0] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_40),
        .Q(\match_loc_fu_102_reg_n_12_[10] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_39),
        .Q(\match_loc_fu_102_reg_n_12_[11] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_38),
        .Q(\match_loc_fu_102_reg_n_12_[12] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_37),
        .Q(\match_loc_fu_102_reg_n_12_[13] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_49),
        .Q(\match_loc_fu_102_reg_n_12_[1] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_48),
        .Q(\match_loc_fu_102_reg_n_12_[2] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_47),
        .Q(\match_loc_fu_102_reg_n_12_[3] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_46),
        .Q(\match_loc_fu_102_reg_n_12_[4] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_45),
        .Q(\match_loc_fu_102_reg_n_12_[5] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_44),
        .Q(\match_loc_fu_102_reg_n_12_[6] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_43),
        .Q(\match_loc_fu_102_reg_n_12_[7] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_42),
        .Q(\match_loc_fu_102_reg_n_12_[8] ),
        .R(matchFlag_fu_9414_out));
  FDRE #(
    .INIT(1'b0)) 
    \match_loc_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(local_mem_U_n_41),
        .Q(\match_loc_fu_102_reg_n_12_[9] ),
        .R(matchFlag_fu_9414_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outFlag_reg_676[0]_i_1 
       (.I0(\outFlag_reg_676[0]_i_2_n_12 ),
        .I1(\outFlag_reg_676[0]_i_3_n_12 ),
        .I2(i_4_reg_622_pp0_iter1_reg[19]),
        .I3(i_4_reg_622_pp0_iter1_reg[18]),
        .I4(i_4_reg_622_pp0_iter1_reg[27]),
        .I5(i_4_reg_622_pp0_iter1_reg[26]),
        .O(outFlag_fu_382_p25_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outFlag_reg_676[0]_i_2 
       (.I0(\outFlag_reg_676[0]_i_4_n_12 ),
        .I1(i_4_reg_622_pp0_iter1_reg[16]),
        .I2(i_4_reg_622_pp0_iter1_reg[17]),
        .I3(i_4_reg_622_pp0_iter1_reg[22]),
        .I4(i_4_reg_622_pp0_iter1_reg[23]),
        .O(\outFlag_reg_676[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \outFlag_reg_676[0]_i_3 
       (.I0(i_4_reg_622_pp0_iter1_reg[30]),
        .I1(i_4_reg_622_pp0_iter1_reg[31]),
        .I2(\outFlag_reg_676[0]_i_5_n_12 ),
        .I3(\outFlag_reg_676[0]_i_6_n_12 ),
        .I4(\outFlag_reg_676[0]_i_7_n_12 ),
        .I5(\outFlag_reg_676[0]_i_8_n_12 ),
        .O(\outFlag_reg_676[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outFlag_reg_676[0]_i_4 
       (.I0(i_4_reg_622_pp0_iter1_reg[28]),
        .I1(i_4_reg_622_pp0_iter1_reg[29]),
        .I2(i_4_reg_622_pp0_iter1_reg[24]),
        .I3(i_4_reg_622_pp0_iter1_reg[25]),
        .I4(i_4_reg_622_pp0_iter1_reg[21]),
        .I5(i_4_reg_622_pp0_iter1_reg[20]),
        .O(\outFlag_reg_676[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \outFlag_reg_676[0]_i_5 
       (.I0(i_4_reg_622_pp0_iter1_reg[15]),
        .I1(i_4_reg_622_pp0_iter1_reg[14]),
        .I2(i_4_reg_622_pp0_iter1_reg[13]),
        .I3(i_4_reg_622_pp0_iter1_reg[12]),
        .O(\outFlag_reg_676[0]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \outFlag_reg_676[0]_i_6 
       (.I0(i_4_reg_622_pp0_iter1_reg[11]),
        .I1(i_4_reg_622_pp0_iter1_reg[10]),
        .I2(i_4_reg_622_pp0_iter1_reg[9]),
        .I3(i_4_reg_622_pp0_iter1_reg[8]),
        .O(\outFlag_reg_676[0]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \outFlag_reg_676[0]_i_7 
       (.I0(i_4_reg_622_pp0_iter1_reg[1]),
        .I1(i_4_reg_622_pp0_iter1_reg[0]),
        .I2(i_4_reg_622_pp0_iter1_reg[3]),
        .I3(i_4_reg_622_pp0_iter1_reg[2]),
        .O(\outFlag_reg_676[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \outFlag_reg_676[0]_i_8 
       (.I0(i_4_reg_622_pp0_iter1_reg[7]),
        .I1(i_4_reg_622_pp0_iter1_reg[6]),
        .I2(i_4_reg_622_pp0_iter1_reg[5]),
        .I3(i_4_reg_622_pp0_iter1_reg[4]),
        .O(\outFlag_reg_676[0]_i_8_n_12 ));
  FDRE \outFlag_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outFlag_fu_382_p25_in),
        .Q(outFlag_reg_676),
        .R(1'b0));
  FDRE \outValue_2_reg_633_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[25]),
        .Q(outValue_2_reg_633[30]),
        .R(1'b0));
  FDRE \outValue_2_reg_633_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[26]),
        .Q(outValue_2_reg_633[31]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \outValue_fu_90[10]_i_1 
       (.I0(match_len_3_fu_489_p2_carry_n_18),
        .I1(tLen_reg_645[2]),
        .I2(ce12),
        .I3(matchFlag_fu_941__1),
        .I4(local_mem_U_n_35),
        .I5(outValue_fu_90[10]),
        .O(\outValue_fu_90[10]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h5C5C5C5F5C5C5C50)) 
    \outValue_fu_90[8]_i_1 
       (.I0(\match_len_fu_98_reg_n_12_[0] ),
        .I1(tLen_reg_645[0]),
        .I2(ce12),
        .I3(matchFlag_fu_941__1),
        .I4(local_mem_U_n_35),
        .I5(outValue_fu_90[8]),
        .O(\outValue_fu_90[8]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \outValue_fu_90[9]_i_1 
       (.I0(match_len_3_fu_489_p2_carry_n_19),
        .I1(tLen_reg_645[1]),
        .I2(ce12),
        .I3(matchFlag_fu_941__1),
        .I4(local_mem_U_n_35),
        .I5(outValue_fu_90[9]),
        .O(\outValue_fu_90[9]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tCh_reg_640[0]),
        .Q(outValue_fu_90[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outValue_fu_90[10]_i_1_n_12 ),
        .Q(outValue_fu_90[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(match_len_3_fu_489_p2_carry_n_17),
        .Q(outValue_fu_90[11]),
        .R(local_mem_U_n_66));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(match_len_3_fu_489_p2_carry_n_16),
        .Q(outValue_fu_90[12]),
        .R(local_mem_U_n_66));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(match_len_3_fu_489_p2_carry__0_n_19),
        .Q(outValue_fu_90[13]),
        .R(local_mem_U_n_66));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(match_len_3_fu_489_p2_carry__0_n_18),
        .Q(outValue_fu_90[14]),
        .R(local_mem_U_n_66));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(local_mem_U_n_65),
        .D(match_len_3_fu_489_p2_carry__0_n_17),
        .Q(outValue_fu_90[15]),
        .R(local_mem_U_n_66));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[16] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[0]),
        .Q(outValue_fu_90[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[17] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[1]),
        .Q(outValue_fu_90[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[18] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[2]),
        .Q(outValue_fu_90[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[19] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[3]),
        .Q(outValue_fu_90[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tCh_reg_640[1]),
        .Q(outValue_fu_90[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[20] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[4]),
        .Q(outValue_fu_90[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[21] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[5]),
        .Q(outValue_fu_90[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[22] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[6]),
        .Q(outValue_fu_90[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[23] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[7]),
        .Q(outValue_fu_90[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[24] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[8]),
        .Q(outValue_fu_90[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[25] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[9]),
        .Q(outValue_fu_90[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[26] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[10]),
        .Q(outValue_fu_90[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[27] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[11]),
        .Q(outValue_fu_90[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[28] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[12]),
        .Q(outValue_fu_90[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[29] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tOffset_reg_651[13]),
        .Q(outValue_fu_90[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tCh_reg_640[2]),
        .Q(outValue_fu_90[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[30] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(outValue_2_reg_633[30]),
        .Q(outValue_fu_90[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[31] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(outValue_2_reg_633[31]),
        .Q(outValue_fu_90[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tCh_reg_640[3]),
        .Q(outValue_fu_90[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tCh_reg_640[4]),
        .Q(outValue_fu_90[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tCh_reg_640[5]),
        .Q(outValue_fu_90[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tCh_reg_640[6]),
        .Q(outValue_fu_90[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(local_mem_U_n_64),
        .D(tCh_reg_640[7]),
        .Q(outValue_fu_90[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outValue_fu_90[8]_i_1_n_12 ),
        .Q(outValue_fu_90[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outValue_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outValue_fu_90[9]_i_1_n_12 ),
        .Q(outValue_fu_90[9]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[0]),
        .Q(outValue_load_reg_689[0]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[10]),
        .Q(outValue_load_reg_689[10]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[11]),
        .Q(outValue_load_reg_689[11]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[12]),
        .Q(outValue_load_reg_689[12]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[13]),
        .Q(outValue_load_reg_689[13]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[14]),
        .Q(outValue_load_reg_689[14]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[15]),
        .Q(outValue_load_reg_689[15]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[16]),
        .Q(outValue_load_reg_689[16]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[17]),
        .Q(outValue_load_reg_689[17]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[18]),
        .Q(outValue_load_reg_689[18]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[19]),
        .Q(outValue_load_reg_689[19]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[1]),
        .Q(outValue_load_reg_689[1]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[20]),
        .Q(outValue_load_reg_689[20]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[21]),
        .Q(outValue_load_reg_689[21]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[22]),
        .Q(outValue_load_reg_689[22]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[23]),
        .Q(outValue_load_reg_689[23]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[24]),
        .Q(outValue_load_reg_689[24]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[25]),
        .Q(outValue_load_reg_689[25]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[26]),
        .Q(outValue_load_reg_689[26]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[27]),
        .Q(outValue_load_reg_689[27]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[28]),
        .Q(outValue_load_reg_689[28]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[29]),
        .Q(outValue_load_reg_689[29]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[2]),
        .Q(outValue_load_reg_689[2]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[30]),
        .Q(outValue_load_reg_689[30]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[31]),
        .Q(outValue_load_reg_689[31]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[3]),
        .Q(outValue_load_reg_689[3]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[4]),
        .Q(outValue_load_reg_689[4]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[5]),
        .Q(outValue_load_reg_689[5]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[6]),
        .Q(outValue_load_reg_689[6]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[7]),
        .Q(outValue_load_reg_689[7]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[8]),
        .Q(outValue_load_reg_689[8]),
        .R(1'b0));
  FDRE \outValue_load_reg_689_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(outValue_fu_90[9]),
        .Q(outValue_load_reg_689[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 skip_len_5_fu_325_p2_carry
       (.CI(1'b0),
        .CO({skip_len_5_fu_325_p2_carry_n_12,skip_len_5_fu_325_p2_carry_n_13,skip_len_5_fu_325_p2_carry_n_14,skip_len_5_fu_325_p2_carry_n_15}),
        .CYINIT(skip_len_fu_78[0]),
        .DI(skip_len_fu_78[4:1]),
        .O(skip_len_5_fu_325_p2[4:1]),
        .S({skip_len_5_fu_325_p2_carry_i_1_n_12,skip_len_5_fu_325_p2_carry_i_2_n_12,skip_len_5_fu_325_p2_carry_i_3_n_12,skip_len_5_fu_325_p2_carry_i_4_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 skip_len_5_fu_325_p2_carry__0
       (.CI(skip_len_5_fu_325_p2_carry_n_12),
        .CO({skip_len_5_fu_325_p2_carry__0_n_12,skip_len_5_fu_325_p2_carry__0_n_13,skip_len_5_fu_325_p2_carry__0_n_14,skip_len_5_fu_325_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(skip_len_fu_78[8:5]),
        .O(skip_len_5_fu_325_p2[8:5]),
        .S({skip_len_5_fu_325_p2_carry__0_i_1_n_12,skip_len_5_fu_325_p2_carry__0_i_2_n_12,skip_len_5_fu_325_p2_carry__0_i_3_n_12,skip_len_5_fu_325_p2_carry__0_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__0_i_1
       (.I0(skip_len_fu_78[8]),
        .O(skip_len_5_fu_325_p2_carry__0_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__0_i_2
       (.I0(skip_len_fu_78[7]),
        .O(skip_len_5_fu_325_p2_carry__0_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__0_i_3
       (.I0(skip_len_fu_78[6]),
        .O(skip_len_5_fu_325_p2_carry__0_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__0_i_4
       (.I0(skip_len_fu_78[5]),
        .O(skip_len_5_fu_325_p2_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 skip_len_5_fu_325_p2_carry__1
       (.CI(skip_len_5_fu_325_p2_carry__0_n_12),
        .CO({skip_len_5_fu_325_p2_carry__1_n_12,skip_len_5_fu_325_p2_carry__1_n_13,skip_len_5_fu_325_p2_carry__1_n_14,skip_len_5_fu_325_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(skip_len_fu_78[12:9]),
        .O(skip_len_5_fu_325_p2[12:9]),
        .S({skip_len_5_fu_325_p2_carry__1_i_1_n_12,skip_len_5_fu_325_p2_carry__1_i_2_n_12,skip_len_5_fu_325_p2_carry__1_i_3_n_12,skip_len_5_fu_325_p2_carry__1_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__1_i_1
       (.I0(skip_len_fu_78[12]),
        .O(skip_len_5_fu_325_p2_carry__1_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__1_i_2
       (.I0(skip_len_fu_78[11]),
        .O(skip_len_5_fu_325_p2_carry__1_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__1_i_3
       (.I0(skip_len_fu_78[10]),
        .O(skip_len_5_fu_325_p2_carry__1_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__1_i_4
       (.I0(skip_len_fu_78[9]),
        .O(skip_len_5_fu_325_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 skip_len_5_fu_325_p2_carry__2
       (.CI(skip_len_5_fu_325_p2_carry__1_n_12),
        .CO({NLW_skip_len_5_fu_325_p2_carry__2_CO_UNCONNECTED[3:2],skip_len_5_fu_325_p2_carry__2_n_14,skip_len_5_fu_325_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,skip_len_fu_78[14:13]}),
        .O({NLW_skip_len_5_fu_325_p2_carry__2_O_UNCONNECTED[3],skip_len_5_fu_325_p2[15:13]}),
        .S({1'b0,skip_len_5_fu_325_p2_carry__2_i_1_n_12,skip_len_5_fu_325_p2_carry__2_i_2_n_12,skip_len_5_fu_325_p2_carry__2_i_3_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__2_i_1
       (.I0(skip_len_fu_78[15]),
        .O(skip_len_5_fu_325_p2_carry__2_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__2_i_2
       (.I0(skip_len_fu_78[14]),
        .O(skip_len_5_fu_325_p2_carry__2_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry__2_i_3
       (.I0(skip_len_fu_78[13]),
        .O(skip_len_5_fu_325_p2_carry__2_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry_i_1
       (.I0(skip_len_fu_78[4]),
        .O(skip_len_5_fu_325_p2_carry_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry_i_2
       (.I0(skip_len_fu_78[3]),
        .O(skip_len_5_fu_325_p2_carry_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry_i_3
       (.I0(skip_len_fu_78[2]),
        .O(skip_len_5_fu_325_p2_carry_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    skip_len_5_fu_325_p2_carry_i_4
       (.I0(skip_len_fu_78[1]),
        .O(skip_len_5_fu_325_p2_carry_i_4_n_12));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \skip_len_fu_78[15]_i_5 
       (.I0(tLen_reg_645[1]),
        .I1(tLen_reg_645[0]),
        .O(\skip_len_fu_78[15]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \skip_len_fu_78[7]_i_3 
       (.I0(tLen_reg_645[0]),
        .I1(tLen_reg_645[1]),
        .I2(tLen_reg_645[2]),
        .O(\skip_len_fu_78[7]_i_3_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[0]),
        .Q(skip_len_fu_78[0]),
        .R(skip_len_fu_78_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[10] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[10]),
        .Q(skip_len_fu_78[10]),
        .R(skip_len_fu_78_0[15]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[11] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[11]),
        .Q(skip_len_fu_78[11]),
        .R(skip_len_fu_78_0[15]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[12] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[12]),
        .Q(skip_len_fu_78[12]),
        .R(skip_len_fu_78_0[15]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[13] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[13]),
        .Q(skip_len_fu_78[13]),
        .R(skip_len_fu_78_0[15]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[14] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[14]),
        .Q(skip_len_fu_78[14]),
        .R(skip_len_fu_78_0[15]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[15] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[15]),
        .Q(skip_len_fu_78[15]),
        .R(skip_len_fu_78_0[15]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[1]),
        .Q(skip_len_fu_78[1]),
        .R(skip_len_fu_78_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[2]),
        .Q(skip_len_fu_78[2]),
        .R(skip_len_fu_78_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[3]),
        .Q(skip_len_fu_78[3]),
        .R(skip_len_fu_78_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[4]),
        .Q(skip_len_fu_78[4]),
        .R(skip_len_fu_78_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[5]),
        .Q(skip_len_fu_78[5]),
        .R(skip_len_fu_78_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[6]),
        .Q(skip_len_fu_78[6]),
        .R(skip_len_fu_78_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[7]),
        .Q(skip_len_fu_78[7]),
        .R(skip_len_fu_78_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[8]),
        .Q(skip_len_fu_78[8]),
        .R(skip_len_fu_78_0[15]));
  FDRE #(
    .INIT(1'b0)) 
    \skip_len_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(local_mem_U_n_69),
        .D(p_2_in[9]),
        .Q(skip_len_fu_78[9]),
        .R(skip_len_fu_78_0[15]));
  FDRE \tCh_reg_640_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[0]),
        .Q(tCh_reg_640[0]),
        .R(1'b0));
  FDRE \tCh_reg_640_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[1]),
        .Q(tCh_reg_640[1]),
        .R(1'b0));
  FDRE \tCh_reg_640_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[2]),
        .Q(tCh_reg_640[2]),
        .R(1'b0));
  FDRE \tCh_reg_640_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[3]),
        .Q(tCh_reg_640[3]),
        .R(1'b0));
  FDRE \tCh_reg_640_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[4]),
        .Q(tCh_reg_640[4]),
        .R(1'b0));
  FDRE \tCh_reg_640_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[5]),
        .Q(tCh_reg_640[5]),
        .R(1'b0));
  FDRE \tCh_reg_640_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[6]),
        .Q(tCh_reg_640[6]),
        .R(1'b0));
  FDRE \tCh_reg_640_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[7]),
        .Q(tCh_reg_640[7]),
        .R(1'b0));
  FDRE \tLen_reg_645_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[8]),
        .Q(tLen_reg_645[0]),
        .R(1'b0));
  FDRE \tLen_reg_645_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[9]),
        .Q(tLen_reg_645[1]),
        .R(1'b0));
  FDRE \tLen_reg_645_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[10]),
        .Q(tLen_reg_645[2]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[11]),
        .Q(tOffset_reg_651[0]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[21]),
        .Q(tOffset_reg_651[10]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[22]),
        .Q(tOffset_reg_651[11]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[23]),
        .Q(tOffset_reg_651[12]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[24]),
        .Q(tOffset_reg_651[13]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[12]),
        .Q(tOffset_reg_651[1]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[13]),
        .Q(tOffset_reg_651[2]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[14]),
        .Q(tOffset_reg_651[3]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[15]),
        .Q(tOffset_reg_651[4]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[16]),
        .Q(tOffset_reg_651[5]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[17]),
        .Q(tOffset_reg_651[6]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[18]),
        .Q(tOffset_reg_651[7]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[19]),
        .Q(tOffset_reg_651[8]),
        .R(1'b0));
  FDRE \tOffset_reg_651_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[20]),
        .Q(tOffset_reg_651[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster_local_mem_RAM_AUTO_1R1W
   (grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read,
    ap_enable_reg_pp0_iter3_reg,
    SR,
    p_16_in,
    p_24_in,
    \icmp_ln573_reg_629_pp0_iter1_reg_reg[0] ,
    D,
    \tLen_reg_645_reg[2] ,
    matchFlag_fu_941__1,
    \match_loc_fu_102_reg[13] ,
    ce12,
    p_22_in,
    q1,
    icmp_ln589_fu_319_p2,
    S,
    E,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    \match_len_fu_98_reg[0] ,
    ap_enable_reg_pp0_iter2_reg_1,
    \icmp_ln573_reg_629_pp0_iter1_reg_reg[0]_0 ,
    icmp_ln573_reg_629,
    ap_enable_reg_pp0_iter1,
    outFlag_fu_382_p25_in,
    \skip_len_fu_78_reg[0] ,
    matchFlag_fu_9414_out,
    skip_len_5_fu_325_p2,
    \skip_len_fu_78_reg[3] ,
    tLen_reg_645,
    Q,
    \skip_len_fu_78_reg[15] ,
    O,
    \match_loc_fu_102_reg[13]_0 ,
    \match_loc_fu_102_reg[12] ,
    \match_loc_fu_102_reg[11] ,
    \match_loc_fu_102_reg[8] ,
    \match_loc_fu_102_reg[7] ,
    \match_loc_fu_102_reg[4] ,
    \match_loc_fu_102_reg[3] ,
    ram_reg_0_0,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    boosterStream_full_n,
    bestMatchStream_empty_n,
    outFlag_reg_676,
    icmp_ln589_reg_663,
    \SRL_SIG_reg[7][0]_srl8_i_1__1 ,
    \SRL_SIG_reg[7][0]_srl8_i_1__1_0 ,
    \and_ln591_1_reg_672[0]_i_12_0 ,
    matchFlag_fu_94,
    \match_len_fu_98_reg[0]_0 ,
    match_loc_5_fu_373_p2_carry__2,
    \and_ln591_1_reg_672_reg[0] ,
    ram_reg_0_1,
    match_loc_5_fu_373_p2_carry__2_0,
    ap_clk,
    ram_reg_3_0,
    out);
  output grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read;
  output ap_enable_reg_pp0_iter3_reg;
  output [1:0]SR;
  output p_16_in;
  output p_24_in;
  output \icmp_ln573_reg_629_pp0_iter1_reg_reg[0] ;
  output [15:0]D;
  output \tLen_reg_645_reg[2] ;
  output matchFlag_fu_941__1;
  output [13:0]\match_loc_fu_102_reg[13] ;
  output ce12;
  output p_22_in;
  output [7:0]q1;
  output icmp_ln589_fu_319_p2;
  output [1:0]S;
  output [0:0]E;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \match_len_fu_98_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter2_reg_1;
  output [0:0]\icmp_ln573_reg_629_pp0_iter1_reg_reg[0]_0 ;
  input icmp_ln573_reg_629;
  input ap_enable_reg_pp0_iter1;
  input outFlag_fu_382_p25_in;
  input \skip_len_fu_78_reg[0] ;
  input matchFlag_fu_9414_out;
  input [14:0]skip_len_5_fu_325_p2;
  input \skip_len_fu_78_reg[3] ;
  input [2:0]tLen_reg_645;
  input [15:0]Q;
  input \skip_len_fu_78_reg[15] ;
  input [0:0]O;
  input [1:0]\match_loc_fu_102_reg[13]_0 ;
  input [3:0]\match_loc_fu_102_reg[12] ;
  input [3:0]\match_loc_fu_102_reg[11] ;
  input [3:0]\match_loc_fu_102_reg[8] ;
  input [3:0]\match_loc_fu_102_reg[7] ;
  input [3:0]\match_loc_fu_102_reg[4] ;
  input [3:0]\match_loc_fu_102_reg[3] ;
  input [13:0]ram_reg_0_0;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input boosterStream_full_n;
  input bestMatchStream_empty_n;
  input outFlag_reg_676;
  input icmp_ln589_reg_663;
  input \SRL_SIG_reg[7][0]_srl8_i_1__1 ;
  input \SRL_SIG_reg[7][0]_srl8_i_1__1_0 ;
  input [30:0]\and_ln591_1_reg_672[0]_i_12_0 ;
  input matchFlag_fu_94;
  input \match_len_fu_98_reg[0]_0 ;
  input [9:0]match_loc_5_fu_373_p2_carry__2;
  input [7:0]\and_ln591_1_reg_672_reg[0] ;
  input ram_reg_0_1;
  input [1:0]match_loc_5_fu_373_p2_carry__2_0;
  input ap_clk;
  input [13:0]ram_reg_3_0;
  input [7:0]out;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [15:0]Q;
  wire [1:0]S;
  wire [1:0]SR;
  wire \SRL_SIG_reg[7][0]_srl8_i_1__1 ;
  wire \SRL_SIG_reg[7][0]_srl8_i_1__1_0 ;
  wire \and_ln591_1_reg_672[0]_i_10_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_11_n_12 ;
  wire [30:0]\and_ln591_1_reg_672[0]_i_12_0 ;
  wire \and_ln591_1_reg_672[0]_i_12_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_13_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_14_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_15_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_16_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_17_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_2_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_3_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_4_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_5_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_6_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_7_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_8_n_12 ;
  wire \and_ln591_1_reg_672[0]_i_9_n_12 ;
  wire [7:0]\and_ln591_1_reg_672_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire bestMatchStream_empty_n;
  wire boosterStream_full_n;
  wire ce12;
  wire grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read;
  wire icmp_ln573_reg_629;
  wire \icmp_ln573_reg_629_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln573_reg_629_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln589_fu_319_p2;
  wire icmp_ln589_reg_663;
  wire \icmp_ln589_reg_663[0]_i_2_n_12 ;
  wire \icmp_ln589_reg_663[0]_i_3_n_12 ;
  wire \icmp_ln589_reg_663[0]_i_4_n_12 ;
  wire \icmp_ln589_reg_663[0]_i_5_n_12 ;
  wire local_mem_ce0_local;
  wire local_mem_ce1_local;
  wire matchFlag_fu_94;
  wire matchFlag_fu_9414_out;
  wire matchFlag_fu_941__1;
  wire \match_len_fu_98_reg[0] ;
  wire \match_len_fu_98_reg[0]_0 ;
  wire [9:0]match_loc_5_fu_373_p2_carry__2;
  wire [1:0]match_loc_5_fu_373_p2_carry__2_0;
  wire [3:0]\match_loc_fu_102_reg[11] ;
  wire [3:0]\match_loc_fu_102_reg[12] ;
  wire [13:0]\match_loc_fu_102_reg[13] ;
  wire [1:0]\match_loc_fu_102_reg[13]_0 ;
  wire [3:0]\match_loc_fu_102_reg[3] ;
  wire [3:0]\match_loc_fu_102_reg[4] ;
  wire [3:0]\match_loc_fu_102_reg[7] ;
  wire [3:0]\match_loc_fu_102_reg[8] ;
  wire [7:0]out;
  wire outFlag_fu_382_p25_in;
  wire outFlag_reg_676;
  wire p_16_in;
  wire p_22_in;
  wire p_24_in;
  wire [7:0]q1;
  wire [13:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_i_10__0_n_12;
  wire ram_reg_0_i_11__0_n_12;
  wire ram_reg_0_i_12__0_n_12;
  wire ram_reg_0_i_13__0_n_12;
  wire ram_reg_0_i_14__0_n_12;
  wire ram_reg_0_i_15__0_n_12;
  wire ram_reg_0_i_16__0_n_12;
  wire ram_reg_0_i_19__0_n_12;
  wire ram_reg_0_i_3__0_n_12;
  wire ram_reg_0_i_4__0_n_12;
  wire ram_reg_0_i_5__0_n_12;
  wire ram_reg_0_i_6__0_n_12;
  wire ram_reg_0_i_7__0_n_12;
  wire ram_reg_0_i_8__0_n_12;
  wire ram_reg_0_i_9__0_n_12;
  wire [13:0]ram_reg_3_0;
  wire [14:0]skip_len_5_fu_325_p2;
  wire \skip_len_fu_78_reg[0] ;
  wire \skip_len_fu_78_reg[15] ;
  wire \skip_len_fu_78_reg[3] ;
  wire [2:0]tLen_reg_645;
  wire \tLen_reg_645_reg[2] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0008)) 
    \SRL_SIG_reg[7][0]_srl8_i_4__1 
       (.I0(outFlag_reg_676),
        .I1(icmp_ln589_reg_663),
        .I2(\SRL_SIG_reg[7][0]_srl8_i_1__1 ),
        .I3(\SRL_SIG_reg[7][0]_srl8_i_1__1_0 ),
        .O(p_22_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \and_ln591_1_reg_672[0]_i_1 
       (.I0(\and_ln591_1_reg_672[0]_i_2_n_12 ),
        .I1(\and_ln591_1_reg_672[0]_i_3_n_12 ),
        .I2(\and_ln591_1_reg_672[0]_i_4_n_12 ),
        .I3(\and_ln591_1_reg_672[0]_i_5_n_12 ),
        .I4(\and_ln591_1_reg_672[0]_i_6_n_12 ),
        .O(p_24_in));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \and_ln591_1_reg_672[0]_i_10 
       (.I0(\and_ln591_1_reg_672_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q1[2]),
        .I3(match_loc_5_fu_373_p2_carry__2[2]),
        .O(\and_ln591_1_reg_672[0]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \and_ln591_1_reg_672[0]_i_11 
       (.I0(\and_ln591_1_reg_672[0]_i_12_0 [6]),
        .I1(\and_ln591_1_reg_672[0]_i_12_0 [3]),
        .I2(\match_len_fu_98_reg[0]_0 ),
        .I3(\and_ln591_1_reg_672[0]_i_12_0 [5]),
        .I4(\and_ln591_1_reg_672[0]_i_14_n_12 ),
        .O(\and_ln591_1_reg_672[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \and_ln591_1_reg_672[0]_i_12 
       (.I0(\and_ln591_1_reg_672[0]_i_15_n_12 ),
        .I1(\and_ln591_1_reg_672[0]_i_16_n_12 ),
        .I2(\and_ln591_1_reg_672[0]_i_12_0 [14]),
        .I3(\and_ln591_1_reg_672[0]_i_12_0 [13]),
        .I4(\and_ln591_1_reg_672[0]_i_12_0 [12]),
        .I5(\and_ln591_1_reg_672[0]_i_12_0 [11]),
        .O(\and_ln591_1_reg_672[0]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \and_ln591_1_reg_672[0]_i_13 
       (.I0(\and_ln591_1_reg_672[0]_i_12_0 [17]),
        .I1(\and_ln591_1_reg_672[0]_i_12_0 [18]),
        .I2(\and_ln591_1_reg_672[0]_i_12_0 [19]),
        .I3(\and_ln591_1_reg_672[0]_i_12_0 [20]),
        .I4(\and_ln591_1_reg_672[0]_i_17_n_12 ),
        .O(\and_ln591_1_reg_672[0]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \and_ln591_1_reg_672[0]_i_14 
       (.I0(\and_ln591_1_reg_672[0]_i_12_0 [0]),
        .I1(\and_ln591_1_reg_672[0]_i_12_0 [4]),
        .I2(\and_ln591_1_reg_672[0]_i_12_0 [2]),
        .I3(\and_ln591_1_reg_672[0]_i_12_0 [1]),
        .O(\and_ln591_1_reg_672[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln591_1_reg_672[0]_i_15 
       (.I0(\and_ln591_1_reg_672[0]_i_12_0 [25]),
        .I1(\and_ln591_1_reg_672[0]_i_12_0 [26]),
        .I2(\and_ln591_1_reg_672[0]_i_12_0 [27]),
        .I3(\and_ln591_1_reg_672[0]_i_12_0 [28]),
        .I4(\and_ln591_1_reg_672[0]_i_12_0 [30]),
        .I5(\and_ln591_1_reg_672[0]_i_12_0 [29]),
        .O(\and_ln591_1_reg_672[0]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln591_1_reg_672[0]_i_16 
       (.I0(\and_ln591_1_reg_672[0]_i_12_0 [10]),
        .I1(\and_ln591_1_reg_672[0]_i_12_0 [9]),
        .I2(\and_ln591_1_reg_672[0]_i_12_0 [8]),
        .I3(\and_ln591_1_reg_672[0]_i_12_0 [7]),
        .O(\and_ln591_1_reg_672[0]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln591_1_reg_672[0]_i_17 
       (.I0(\and_ln591_1_reg_672[0]_i_12_0 [24]),
        .I1(\and_ln591_1_reg_672[0]_i_12_0 [23]),
        .I2(\and_ln591_1_reg_672[0]_i_12_0 [22]),
        .I3(\and_ln591_1_reg_672[0]_i_12_0 [21]),
        .O(\and_ln591_1_reg_672[0]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF656A)) 
    \and_ln591_1_reg_672[0]_i_2 
       (.I0(match_loc_5_fu_373_p2_carry__2[7]),
        .I1(q1[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\and_ln591_1_reg_672_reg[0] [7]),
        .I4(\and_ln591_1_reg_672[0]_i_7_n_12 ),
        .O(\and_ln591_1_reg_672[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF656A)) 
    \and_ln591_1_reg_672[0]_i_3 
       (.I0(match_loc_5_fu_373_p2_carry__2[4]),
        .I1(q1[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\and_ln591_1_reg_672_reg[0] [4]),
        .I4(\and_ln591_1_reg_672[0]_i_8_n_12 ),
        .O(\and_ln591_1_reg_672[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF656A)) 
    \and_ln591_1_reg_672[0]_i_4 
       (.I0(match_loc_5_fu_373_p2_carry__2[1]),
        .I1(q1[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\and_ln591_1_reg_672_reg[0] [1]),
        .I4(\and_ln591_1_reg_672[0]_i_9_n_12 ),
        .O(\and_ln591_1_reg_672[0]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF656A)) 
    \and_ln591_1_reg_672[0]_i_5 
       (.I0(match_loc_5_fu_373_p2_carry__2[5]),
        .I1(q1[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\and_ln591_1_reg_672_reg[0] [5]),
        .I4(\and_ln591_1_reg_672[0]_i_10_n_12 ),
        .O(\and_ln591_1_reg_672[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \and_ln591_1_reg_672[0]_i_6 
       (.I0(\and_ln591_1_reg_672[0]_i_11_n_12 ),
        .I1(\and_ln591_1_reg_672[0]_i_12_n_12 ),
        .I2(\and_ln591_1_reg_672[0]_i_12_0 [16]),
        .I3(\and_ln591_1_reg_672[0]_i_12_0 [15]),
        .I4(matchFlag_fu_94),
        .I5(\and_ln591_1_reg_672[0]_i_13_n_12 ),
        .O(\and_ln591_1_reg_672[0]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \and_ln591_1_reg_672[0]_i_7 
       (.I0(\and_ln591_1_reg_672_reg[0] [6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q1[6]),
        .I3(match_loc_5_fu_373_p2_carry__2[6]),
        .O(\and_ln591_1_reg_672[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \and_ln591_1_reg_672[0]_i_8 
       (.I0(\and_ln591_1_reg_672_reg[0] [3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q1[3]),
        .I3(match_loc_5_fu_373_p2_carry__2[3]),
        .O(\and_ln591_1_reg_672[0]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \and_ln591_1_reg_672[0]_i_9 
       (.I0(\and_ln591_1_reg_672_reg[0] [0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q1[0]),
        .I3(match_loc_5_fu_373_p2_carry__2[0]),
        .O(\and_ln591_1_reg_672[0]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h0A020000)) 
    \icmp_ln589_reg_663[0]_i_1 
       (.I0(\icmp_ln589_reg_663[0]_i_2_n_12 ),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\icmp_ln589_reg_663[0]_i_3_n_12 ),
        .O(icmp_ln589_fu_319_p2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln589_reg_663[0]_i_2 
       (.I0(\icmp_ln589_reg_663[0]_i_4_n_12 ),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(\icmp_ln589_reg_663[0]_i_5_n_12 ),
        .O(\icmp_ln589_reg_663[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \icmp_ln589_reg_663[0]_i_3 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\icmp_ln589_reg_663[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln589_reg_663[0]_i_4 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[5]),
        .O(\icmp_ln589_reg_663[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln589_reg_663[0]_i_5 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\icmp_ln589_reg_663[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hF7FF0000FFFF0808)) 
    \matchFlag_fu_94[0]_i_2 
       (.I0(ram_reg_0_i_19__0_n_12),
        .I1(p_16_in),
        .I2(p_24_in),
        .I3(outFlag_fu_382_p25_in),
        .I4(matchFlag_fu_9414_out),
        .I5(\skip_len_fu_78_reg[0] ),
        .O(\icmp_ln573_reg_629_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000FFFF40)) 
    \match_len_fu_98[0]_i_1 
       (.I0(p_24_in),
        .I1(p_16_in),
        .I2(ram_reg_0_i_19__0_n_12),
        .I3(\match_len_fu_98_reg[0]_0 ),
        .I4(ce12),
        .I5(matchFlag_fu_9414_out),
        .O(\match_len_fu_98_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \match_len_fu_98[31]_i_1 
       (.I0(p_24_in),
        .I1(p_16_in),
        .I2(ram_reg_0_i_19__0_n_12),
        .I3(ce12),
        .I4(matchFlag_fu_9414_out),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \match_len_fu_98[31]_i_2 
       (.I0(p_16_in),
        .I1(ram_reg_0_i_19__0_n_12),
        .I2(p_24_in),
        .O(ce12));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__2_i_1
       (.I0(match_loc_5_fu_373_p2_carry__2_0[1]),
        .I1(match_loc_5_fu_373_p2_carry__2[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    match_loc_5_fu_373_p2_carry__2_i_2
       (.I0(match_loc_5_fu_373_p2_carry__2_0[0]),
        .I1(match_loc_5_fu_373_p2_carry__2[8]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \match_loc_fu_102[0]_i_1 
       (.I0(ram_reg_0_0[0]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[3] [0]),
        .O(\match_loc_fu_102_reg[13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[10]_i_1 
       (.I0(\match_loc_fu_102_reg[12] [1]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[11] [2]),
        .O(\match_loc_fu_102_reg[13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[11]_i_1 
       (.I0(\match_loc_fu_102_reg[12] [2]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[11] [3]),
        .O(\match_loc_fu_102_reg[13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[12]_i_1 
       (.I0(\match_loc_fu_102_reg[12] [3]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[13]_0 [0]),
        .O(\match_loc_fu_102_reg[13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \match_loc_fu_102[13]_i_2 
       (.I0(p_24_in),
        .I1(p_16_in),
        .I2(ram_reg_0_i_19__0_n_12),
        .I3(ce12),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[13]_i_3 
       (.I0(O),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[13]_0 [1]),
        .O(\match_loc_fu_102_reg[13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[1]_i_1 
       (.I0(\match_loc_fu_102_reg[4] [0]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[3] [1]),
        .O(\match_loc_fu_102_reg[13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[2]_i_1 
       (.I0(\match_loc_fu_102_reg[4] [1]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[3] [2]),
        .O(\match_loc_fu_102_reg[13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[3]_i_1 
       (.I0(\match_loc_fu_102_reg[4] [2]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[3] [3]),
        .O(\match_loc_fu_102_reg[13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[4]_i_1 
       (.I0(\match_loc_fu_102_reg[4] [3]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[7] [0]),
        .O(\match_loc_fu_102_reg[13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[5]_i_1 
       (.I0(\match_loc_fu_102_reg[8] [0]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[7] [1]),
        .O(\match_loc_fu_102_reg[13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[6]_i_1 
       (.I0(\match_loc_fu_102_reg[8] [1]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[7] [2]),
        .O(\match_loc_fu_102_reg[13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[7]_i_1 
       (.I0(\match_loc_fu_102_reg[8] [2]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[7] [3]),
        .O(\match_loc_fu_102_reg[13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[8]_i_1 
       (.I0(\match_loc_fu_102_reg[8] [3]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[11] [0]),
        .O(\match_loc_fu_102_reg[13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \match_loc_fu_102[9]_i_1 
       (.I0(\match_loc_fu_102_reg[12] [0]),
        .I1(ce12),
        .I2(\match_loc_fu_102_reg[11] [1]),
        .O(\match_loc_fu_102_reg[13] [9]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \outValue_fu_90[10]_i_2 
       (.I0(\skip_len_fu_78_reg[15] ),
        .I1(tLen_reg_645[2]),
        .I2(p_24_in),
        .I3(p_16_in),
        .I4(ram_reg_0_i_19__0_n_12),
        .I5(outFlag_fu_382_p25_in),
        .O(matchFlag_fu_941__1));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \outValue_fu_90[15]_i_1 
       (.I0(p_24_in),
        .I1(p_16_in),
        .I2(ram_reg_0_i_19__0_n_12),
        .I3(ce12),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \outValue_fu_90[31]_i_1 
       (.I0(p_24_in),
        .I1(p_16_in),
        .I2(ram_reg_0_i_19__0_n_12),
        .I3(ce12),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \outValue_load_reg_689[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .O(p_16_in));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzBooster_255_16384_64_s/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_3_0,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_i_3__0_n_12,ram_reg_0_i_4__0_n_12,ram_reg_0_i_5__0_n_12,ram_reg_0_i_6__0_n_12,ram_reg_0_i_7__0_n_12,ram_reg_0_i_8__0_n_12,ram_reg_0_i_9__0_n_12,ram_reg_0_i_10__0_n_12,ram_reg_0_i_11__0_n_12,ram_reg_0_i_12__0_n_12,ram_reg_0_i_13__0_n_12,ram_reg_0_i_14__0_n_12,ram_reg_0_i_15__0_n_12,ram_reg_0_i_16__0_n_12,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],q1[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read),
        .ENBWREN(local_mem_ce1_local),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({local_mem_ce0_local,local_mem_ce0_local,local_mem_ce0_local,local_mem_ce0_local}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_10__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[6]),
        .I3(\match_loc_fu_102_reg[7] [2]),
        .I4(\match_loc_fu_102_reg[8] [1]),
        .O(ram_reg_0_i_10__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_11__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[5]),
        .I3(\match_loc_fu_102_reg[7] [1]),
        .I4(\match_loc_fu_102_reg[8] [0]),
        .O(ram_reg_0_i_11__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_12__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[4]),
        .I3(\match_loc_fu_102_reg[7] [0]),
        .I4(\match_loc_fu_102_reg[4] [3]),
        .O(ram_reg_0_i_12__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_13__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[3]),
        .I3(\match_loc_fu_102_reg[3] [3]),
        .I4(\match_loc_fu_102_reg[4] [2]),
        .O(ram_reg_0_i_13__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_14__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[2]),
        .I3(\match_loc_fu_102_reg[3] [2]),
        .I4(\match_loc_fu_102_reg[4] [1]),
        .O(ram_reg_0_i_14__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_15__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[1]),
        .I3(\match_loc_fu_102_reg[3] [1]),
        .I4(\match_loc_fu_102_reg[4] [0]),
        .O(ram_reg_0_i_15__0_n_12));
  LUT4 #(
    .INIT(16'h75A8)) 
    ram_reg_0_i_16__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(\match_loc_fu_102_reg[3] [0]),
        .I3(ram_reg_0_0[0]),
        .O(ram_reg_0_i_16__0_n_12));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_17__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .O(local_mem_ce0_local));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    ram_reg_0_i_18__0
       (.I0(p_22_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(boosterStream_full_n),
        .I3(bestMatchStream_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln573_reg_629),
        .O(ap_enable_reg_pp0_iter3_reg));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_19__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(ram_reg_0_1),
        .O(ram_reg_0_i_19__0_n_12));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_i_1__0
       (.I0(icmp_ln573_reg_629),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .O(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read));
  LUT6 #(
    .INIT(64'hFFFFFFFF04CC0404)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_0_1),
        .I1(p_16_in),
        .I2(icmp_ln589_fu_319_p2),
        .I3(p_24_in),
        .I4(ram_reg_0_i_19__0_n_12),
        .I5(ce12),
        .O(local_mem_ce1_local));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_3__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[13]),
        .I3(\match_loc_fu_102_reg[13]_0 [1]),
        .I4(O),
        .O(ram_reg_0_i_3__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_4__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[12]),
        .I3(\match_loc_fu_102_reg[13]_0 [0]),
        .I4(\match_loc_fu_102_reg[12] [3]),
        .O(ram_reg_0_i_4__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_5__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[11]),
        .I3(\match_loc_fu_102_reg[11] [3]),
        .I4(\match_loc_fu_102_reg[12] [2]),
        .O(ram_reg_0_i_5__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_6__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[10]),
        .I3(\match_loc_fu_102_reg[11] [2]),
        .I4(\match_loc_fu_102_reg[12] [1]),
        .O(ram_reg_0_i_6__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_7__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[9]),
        .I3(\match_loc_fu_102_reg[11] [1]),
        .I4(\match_loc_fu_102_reg[12] [0]),
        .O(ram_reg_0_i_7__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_8__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[8]),
        .I3(\match_loc_fu_102_reg[11] [0]),
        .I4(\match_loc_fu_102_reg[8] [3]),
        .O(ram_reg_0_i_8__0_n_12));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    ram_reg_0_i_9__0
       (.I0(icmp_ln589_fu_319_p2),
        .I1(p_24_in),
        .I2(ram_reg_0_0[7]),
        .I3(\match_loc_fu_102_reg[7] [3]),
        .I4(\match_loc_fu_102_reg[8] [2]),
        .O(ram_reg_0_i_9__0_n_12));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzBooster_255_16384_64_s/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ram_reg_3_0,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_i_3__0_n_12,ram_reg_0_i_4__0_n_12,ram_reg_0_i_5__0_n_12,ram_reg_0_i_6__0_n_12,ram_reg_0_i_7__0_n_12,ram_reg_0_i_8__0_n_12,ram_reg_0_i_9__0_n_12,ram_reg_0_i_10__0_n_12,ram_reg_0_i_11__0_n_12,ram_reg_0_i_12__0_n_12,ram_reg_0_i_13__0_n_12,ram_reg_0_i_14__0_n_12,ram_reg_0_i_15__0_n_12,ram_reg_0_i_16__0_n_12,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],q1[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read),
        .ENBWREN(local_mem_ce1_local),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({local_mem_ce0_local,local_mem_ce0_local,local_mem_ce0_local,local_mem_ce0_local}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzBooster_255_16384_64_s/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ram_reg_3_0,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_i_3__0_n_12,ram_reg_0_i_4__0_n_12,ram_reg_0_i_5__0_n_12,ram_reg_0_i_6__0_n_12,ram_reg_0_i_7__0_n_12,ram_reg_0_i_8__0_n_12,ram_reg_0_i_9__0_n_12,ram_reg_0_i_10__0_n_12,ram_reg_0_i_11__0_n_12,ram_reg_0_i_12__0_n_12,ram_reg_0_i_13__0_n_12,ram_reg_0_i_14__0_n_12,ram_reg_0_i_15__0_n_12,ram_reg_0_i_16__0_n_12,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],q1[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read),
        .ENBWREN(local_mem_ce1_local),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({local_mem_ce0_local,local_mem_ce0_local,local_mem_ce0_local,local_mem_ce0_local}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzBooster_255_16384_64_s/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ram_reg_3_0,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_i_3__0_n_12,ram_reg_0_i_4__0_n_12,ram_reg_0_i_5__0_n_12,ram_reg_0_i_6__0_n_12,ram_reg_0_i_7__0_n_12,ram_reg_0_i_8__0_n_12,ram_reg_0_i_9__0_n_12,ram_reg_0_i_10__0_n_12,ram_reg_0_i_11__0_n_12,ram_reg_0_i_12__0_n_12,ram_reg_0_i_13__0_n_12,ram_reg_0_i_14__0_n_12,ram_reg_0_i_15__0_n_12,ram_reg_0_i_16__0_n_12,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],q1[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_bestMatchStream_read),
        .ENBWREN(local_mem_ce1_local),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({local_mem_ce0_local,local_mem_ce0_local,local_mem_ce0_local,local_mem_ce0_local}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h110F)) 
    \skip_len_fu_78[0]_i_1 
       (.I0(tLen_reg_645[0]),
        .I1(\skip_len_fu_78_reg[3] ),
        .I2(Q[0]),
        .I3(\tLen_reg_645_reg[2] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skip_len_fu_78[10]_i_1 
       (.I0(skip_len_5_fu_325_p2[9]),
        .I1(\tLen_reg_645_reg[2] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skip_len_fu_78[11]_i_1 
       (.I0(skip_len_5_fu_325_p2[10]),
        .I1(\tLen_reg_645_reg[2] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skip_len_fu_78[12]_i_1 
       (.I0(skip_len_5_fu_325_p2[11]),
        .I1(\tLen_reg_645_reg[2] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skip_len_fu_78[13]_i_1 
       (.I0(skip_len_5_fu_325_p2[12]),
        .I1(\tLen_reg_645_reg[2] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skip_len_fu_78[14]_i_1 
       (.I0(skip_len_5_fu_325_p2[13]),
        .I1(\tLen_reg_645_reg[2] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \skip_len_fu_78[15]_i_1 
       (.I0(p_24_in),
        .I1(p_16_in),
        .I2(ram_reg_0_i_19__0_n_12),
        .I3(ce12),
        .I4(matchFlag_fu_9414_out),
        .O(SR[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \skip_len_fu_78[15]_i_2 
       (.I0(ram_reg_0_1),
        .I1(p_16_in),
        .I2(icmp_ln589_fu_319_p2),
        .I3(\tLen_reg_645_reg[2] ),
        .O(\icmp_ln573_reg_629_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skip_len_fu_78[15]_i_3 
       (.I0(skip_len_5_fu_325_p2[14]),
        .I1(\tLen_reg_645_reg[2] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h00C000C000C00080)) 
    \skip_len_fu_78[15]_i_4 
       (.I0(outFlag_fu_382_p25_in),
        .I1(ram_reg_0_i_19__0_n_12),
        .I2(p_16_in),
        .I3(p_24_in),
        .I4(tLen_reg_645[2]),
        .I5(\skip_len_fu_78_reg[15] ),
        .O(\tLen_reg_645_reg[2] ));
  LUT5 #(
    .INIT(32'h41FF4100)) 
    \skip_len_fu_78[1]_i_1 
       (.I0(\skip_len_fu_78_reg[3] ),
        .I1(tLen_reg_645[1]),
        .I2(tLen_reg_645[0]),
        .I3(\tLen_reg_645_reg[2] ),
        .I4(skip_len_5_fu_325_p2[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00E1FFFF00E10000)) 
    \skip_len_fu_78[2]_i_1 
       (.I0(tLen_reg_645[1]),
        .I1(tLen_reg_645[0]),
        .I2(tLen_reg_645[2]),
        .I3(\skip_len_fu_78_reg[3] ),
        .I4(\tLen_reg_645_reg[2] ),
        .I5(skip_len_5_fu_325_p2[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \skip_len_fu_78[3]_i_1 
       (.I0(skip_len_5_fu_325_p2[2]),
        .I1(\skip_len_fu_78_reg[3] ),
        .I2(tLen_reg_645[2]),
        .I3(tLen_reg_645[0]),
        .I4(tLen_reg_645[1]),
        .I5(\tLen_reg_645_reg[2] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \skip_len_fu_78[4]_i_1 
       (.I0(skip_len_5_fu_325_p2[3]),
        .I1(\skip_len_fu_78_reg[3] ),
        .I2(tLen_reg_645[2]),
        .I3(tLen_reg_645[0]),
        .I4(tLen_reg_645[1]),
        .I5(\tLen_reg_645_reg[2] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \skip_len_fu_78[5]_i_1 
       (.I0(skip_len_5_fu_325_p2[4]),
        .I1(\skip_len_fu_78_reg[3] ),
        .I2(tLen_reg_645[2]),
        .I3(tLen_reg_645[0]),
        .I4(tLen_reg_645[1]),
        .I5(\tLen_reg_645_reg[2] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \skip_len_fu_78[6]_i_1 
       (.I0(skip_len_5_fu_325_p2[5]),
        .I1(\skip_len_fu_78_reg[3] ),
        .I2(tLen_reg_645[2]),
        .I3(tLen_reg_645[0]),
        .I4(tLen_reg_645[1]),
        .I5(\tLen_reg_645_reg[2] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80808888)) 
    \skip_len_fu_78[7]_i_1 
       (.I0(ram_reg_0_i_19__0_n_12),
        .I1(p_16_in),
        .I2(p_24_in),
        .I3(outFlag_fu_382_p25_in),
        .I4(\skip_len_fu_78_reg[0] ),
        .I5(matchFlag_fu_9414_out),
        .O(SR[0]));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \skip_len_fu_78[7]_i_2 
       (.I0(skip_len_5_fu_325_p2[6]),
        .I1(\skip_len_fu_78_reg[3] ),
        .I2(tLen_reg_645[2]),
        .I3(tLen_reg_645[0]),
        .I4(tLen_reg_645[1]),
        .I5(\tLen_reg_645_reg[2] ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \skip_len_fu_78[8]_i_1 
       (.I0(skip_len_5_fu_325_p2[7]),
        .I1(\tLen_reg_645_reg[2] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skip_len_fu_78[9]_i_1 
       (.I0(skip_len_5_fu_325_p2[8]),
        .I1(\tLen_reg_645_reg[2] ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBooster_255_16384_64_s
   (lzBooster_255_16384_64_U0_input_size_c_write,
    \boostFlag_reg_656_reg[0] ,
    start_once_reg,
    ap_block_pp0_stage0_11001__4,
    Q,
    lzBooster_255_16384_64_U0_ap_ready,
    in,
    E,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    push_0,
    ap_clk,
    icmp_ln560_fu_116_p2,
    out,
    ap_rst,
    \boostFlag_reg_656_reg[0]_0 ,
    boosterStream_full_n,
    bestMatchStream_empty_n,
    ap_NS_fsm14_out,
    input_size_c1_empty_n,
    input_size_c_full_n,
    lzBooster_255_16384_64_U0_ap_start,
    start_for_lz4Compress_4096_1_U0_full_n,
    push_1,
    D);
  output lzBooster_255_16384_64_U0_input_size_c_write;
  output \boostFlag_reg_656_reg[0] ;
  output start_once_reg;
  output ap_block_pp0_stage0_11001__4;
  output [0:0]Q;
  output lzBooster_255_16384_64_U0_ap_ready;
  output [31:0]in;
  output [0:0]E;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output push_0;
  input ap_clk;
  input icmp_ln560_fu_116_p2;
  input [26:0]out;
  input ap_rst;
  input \boostFlag_reg_656_reg[0]_0 ;
  input boosterStream_full_n;
  input bestMatchStream_empty_n;
  input ap_NS_fsm14_out;
  input input_size_c1_empty_n;
  input input_size_c_full_n;
  input lzBooster_255_16384_64_U0_ap_start;
  input start_for_lz4Compress_4096_1_U0_full_n;
  input push_1;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[7][0]_srl8_i_3__1_n_12 ;
  wire addr110_out;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm14_out;
  wire ap_NS_fsm2;
  wire ap_block_pp0_stage0_11001__4;
  wire ap_clk;
  wire ap_rst;
  wire bestMatchStream_empty_n;
  wire bestMatchStream_read1;
  wire \boostFlag_reg_656_reg[0] ;
  wire \boostFlag_reg_656_reg[0]_0 ;
  wire boosterStream_full_n;
  wire grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg;
  wire grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_n_48;
  wire \i_4_fu_74[6]_i_5_n_12 ;
  wire \i_4_fu_74[6]_i_6_n_12 ;
  wire [6:0]i_4_fu_74_reg;
  wire [6:0]i_6_fu_160_p2;
  wire icmp_ln560_fu_116_p2;
  wire icmp_ln560_reg_182;
  wire [31:0]in;
  wire [31:0]input_size_1_reg_177;
  wire input_size_c1_empty_n;
  wire input_size_c_full_n;
  wire lzBooster_255_16384_64_U0_ap_ready;
  wire lzBooster_255_16384_64_U0_ap_start;
  wire lzBooster_255_16384_64_U0_input_size_c_write;
  wire [26:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire push_1;
  wire start_for_lz4Compress_4096_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_12;
  wire [31:5]sub_fu_127_p2;
  wire [31:0]sub_reg_193;
  wire \sub_reg_193[12]_i_2_n_12 ;
  wire \sub_reg_193[12]_i_3_n_12 ;
  wire \sub_reg_193[12]_i_4_n_12 ;
  wire \sub_reg_193[12]_i_5_n_12 ;
  wire \sub_reg_193[16]_i_2_n_12 ;
  wire \sub_reg_193[16]_i_3_n_12 ;
  wire \sub_reg_193[16]_i_4_n_12 ;
  wire \sub_reg_193[16]_i_5_n_12 ;
  wire \sub_reg_193[20]_i_2_n_12 ;
  wire \sub_reg_193[20]_i_3_n_12 ;
  wire \sub_reg_193[20]_i_4_n_12 ;
  wire \sub_reg_193[20]_i_5_n_12 ;
  wire \sub_reg_193[24]_i_2_n_12 ;
  wire \sub_reg_193[24]_i_3_n_12 ;
  wire \sub_reg_193[24]_i_4_n_12 ;
  wire \sub_reg_193[24]_i_5_n_12 ;
  wire \sub_reg_193[28]_i_2_n_12 ;
  wire \sub_reg_193[28]_i_3_n_12 ;
  wire \sub_reg_193[28]_i_4_n_12 ;
  wire \sub_reg_193[28]_i_5_n_12 ;
  wire \sub_reg_193[31]_i_2_n_12 ;
  wire \sub_reg_193[31]_i_3_n_12 ;
  wire \sub_reg_193[31]_i_4_n_12 ;
  wire \sub_reg_193[8]_i_2_n_12 ;
  wire \sub_reg_193[8]_i_3_n_12 ;
  wire \sub_reg_193[8]_i_4_n_12 ;
  wire \sub_reg_193_reg[12]_i_1_n_12 ;
  wire \sub_reg_193_reg[12]_i_1_n_13 ;
  wire \sub_reg_193_reg[12]_i_1_n_14 ;
  wire \sub_reg_193_reg[12]_i_1_n_15 ;
  wire \sub_reg_193_reg[16]_i_1_n_12 ;
  wire \sub_reg_193_reg[16]_i_1_n_13 ;
  wire \sub_reg_193_reg[16]_i_1_n_14 ;
  wire \sub_reg_193_reg[16]_i_1_n_15 ;
  wire \sub_reg_193_reg[20]_i_1_n_12 ;
  wire \sub_reg_193_reg[20]_i_1_n_13 ;
  wire \sub_reg_193_reg[20]_i_1_n_14 ;
  wire \sub_reg_193_reg[20]_i_1_n_15 ;
  wire \sub_reg_193_reg[24]_i_1_n_12 ;
  wire \sub_reg_193_reg[24]_i_1_n_13 ;
  wire \sub_reg_193_reg[24]_i_1_n_14 ;
  wire \sub_reg_193_reg[24]_i_1_n_15 ;
  wire \sub_reg_193_reg[28]_i_1_n_12 ;
  wire \sub_reg_193_reg[28]_i_1_n_13 ;
  wire \sub_reg_193_reg[28]_i_1_n_14 ;
  wire \sub_reg_193_reg[28]_i_1_n_15 ;
  wire \sub_reg_193_reg[31]_i_1_n_14 ;
  wire \sub_reg_193_reg[31]_i_1_n_15 ;
  wire \sub_reg_193_reg[8]_i_1_n_12 ;
  wire \sub_reg_193_reg[8]_i_1_n_13 ;
  wire \sub_reg_193_reg[8]_i_1_n_14 ;
  wire \sub_reg_193_reg[8]_i_1_n_15 ;
  wire [3:2]\NLW_sub_reg_193_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_193_reg[31]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(start_for_lz4Compress_4096_1_U0_full_n),
        .I1(start_once_reg),
        .I2(lzBooster_255_16384_64_U0_ap_start),
        .I3(Q),
        .I4(input_size_c_full_n),
        .I5(input_size_c1_empty_n),
        .O(push_0));
  LUT3 #(
    .INIT(8'hF8)) 
    \SRL_SIG_reg[7][0]_srl8_i_3__1 
       (.I0(ap_CS_fsm_state4),
        .I1(boosterStream_full_n),
        .I2(bestMatchStream_read1),
        .O(\SRL_SIG_reg[7][0]_srl8_i_3__1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF0D000D000D00)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(lzBooster_255_16384_64_U0_input_size_c_write),
        .I1(icmp_ln560_fu_116_p2),
        .I2(ap_NS_fsm14_out),
        .I3(Q),
        .I4(lzBooster_255_16384_64_U0_ap_ready),
        .I5(ap_CS_fsm_state5),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(lzBooster_255_16384_64_U0_input_size_c_write),
        .I1(icmp_ln560_fu_116_p2),
        .I2(Q),
        .I3(ap_NS_fsm14_out),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q),
        .I1(ap_NS_fsm14_out),
        .I2(ap_CS_fsm_state4),
        .I3(boosterStream_full_n),
        .I4(lzBooster_255_16384_64_U0_ap_ready),
        .I5(ap_CS_fsm_state5),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_NS_fsm2),
        .O(lzBooster_255_16384_64_U0_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106
       (.D(ap_NS_fsm[3:2]),
        .E(E),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[1] (grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_n_48),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(ap_block_pp0_stage0_11001__4),
        .ap_rst(ap_rst),
        .bestMatchStream_empty_n(bestMatchStream_empty_n),
        .bestMatchStream_read1(bestMatchStream_read1),
        .\boostFlag_reg_656_reg[0]_0 (\boostFlag_reg_656_reg[0] ),
        .\boostFlag_reg_656_reg[0]_1 (\boostFlag_reg_656_reg[0]_0 ),
        .boosterStream_full_n(boosterStream_full_n),
        .\boosterStream_read_reg_236_reg[0] (\SRL_SIG_reg[7][0]_srl8_i_3__1_n_12 ),
        .grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .\icmp_ln573_reg_629_reg[0]_0 (sub_reg_193),
        .in(in),
        .out(out),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_1(push_1));
  FDRE #(
    .INIT(1'b0)) 
    grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_n_48),
        .Q(grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106_ap_start_reg),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_fu_74[0]_i_1 
       (.I0(i_4_fu_74_reg[0]),
        .O(i_6_fu_160_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_fu_74[1]_i_1 
       (.I0(i_4_fu_74_reg[0]),
        .I1(i_4_fu_74_reg[1]),
        .O(i_6_fu_160_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_4_fu_74[2]_i_1 
       (.I0(i_4_fu_74_reg[0]),
        .I1(i_4_fu_74_reg[1]),
        .I2(i_4_fu_74_reg[2]),
        .O(i_6_fu_160_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_4_fu_74[3]_i_1 
       (.I0(i_4_fu_74_reg[1]),
        .I1(i_4_fu_74_reg[0]),
        .I2(i_4_fu_74_reg[2]),
        .I3(i_4_fu_74_reg[3]),
        .O(i_6_fu_160_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_4_fu_74[4]_i_1 
       (.I0(i_4_fu_74_reg[2]),
        .I1(i_4_fu_74_reg[0]),
        .I2(i_4_fu_74_reg[1]),
        .I3(i_4_fu_74_reg[3]),
        .I4(i_4_fu_74_reg[4]),
        .O(i_6_fu_160_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_4_fu_74[5]_i_1 
       (.I0(i_4_fu_74_reg[3]),
        .I1(i_4_fu_74_reg[1]),
        .I2(i_4_fu_74_reg[0]),
        .I3(i_4_fu_74_reg[2]),
        .I4(i_4_fu_74_reg[4]),
        .I5(i_4_fu_74_reg[5]),
        .O(i_6_fu_160_p2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \i_4_fu_74[6]_i_1 
       (.I0(lzBooster_255_16384_64_U0_input_size_c_write),
        .I1(icmp_ln560_fu_116_p2),
        .O(ap_NS_fsm13_out));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_4_fu_74[6]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(boosterStream_full_n),
        .I2(bestMatchStream_empty_n),
        .I3(ap_NS_fsm2),
        .O(bestMatchStream_read1));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_4_fu_74[6]_i_3 
       (.I0(\i_4_fu_74[6]_i_5_n_12 ),
        .I1(i_4_fu_74_reg[5]),
        .I2(i_4_fu_74_reg[6]),
        .O(i_6_fu_160_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \i_4_fu_74[6]_i_4 
       (.I0(i_4_fu_74_reg[2]),
        .I1(i_4_fu_74_reg[1]),
        .I2(i_4_fu_74_reg[0]),
        .I3(\i_4_fu_74[6]_i_6_n_12 ),
        .I4(icmp_ln560_reg_182),
        .O(ap_NS_fsm2));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_4_fu_74[6]_i_5 
       (.I0(i_4_fu_74_reg[4]),
        .I1(i_4_fu_74_reg[2]),
        .I2(i_4_fu_74_reg[0]),
        .I3(i_4_fu_74_reg[1]),
        .I4(i_4_fu_74_reg[3]),
        .O(\i_4_fu_74[6]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \i_4_fu_74[6]_i_6 
       (.I0(i_4_fu_74_reg[5]),
        .I1(i_4_fu_74_reg[6]),
        .I2(i_4_fu_74_reg[4]),
        .I3(i_4_fu_74_reg[3]),
        .O(\i_4_fu_74[6]_i_6_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(bestMatchStream_read1),
        .D(i_6_fu_160_p2[0]),
        .Q(i_4_fu_74_reg[0]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(bestMatchStream_read1),
        .D(i_6_fu_160_p2[1]),
        .Q(i_4_fu_74_reg[1]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(bestMatchStream_read1),
        .D(i_6_fu_160_p2[2]),
        .Q(i_4_fu_74_reg[2]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(bestMatchStream_read1),
        .D(i_6_fu_160_p2[3]),
        .Q(i_4_fu_74_reg[3]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(bestMatchStream_read1),
        .D(i_6_fu_160_p2[4]),
        .Q(i_4_fu_74_reg[4]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(bestMatchStream_read1),
        .D(i_6_fu_160_p2[5]),
        .Q(i_4_fu_74_reg[5]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(bestMatchStream_read1),
        .D(i_6_fu_160_p2[6]),
        .Q(i_4_fu_74_reg[6]),
        .R(ap_NS_fsm13_out));
  FDRE \icmp_ln560_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(icmp_ln560_fu_116_p2),
        .Q(icmp_ln560_reg_182),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \input_size_1_reg_177[31]_i_1 
       (.I0(input_size_c1_empty_n),
        .I1(input_size_c_full_n),
        .I2(Q),
        .I3(lzBooster_255_16384_64_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_lz4Compress_4096_1_U0_full_n),
        .O(lzBooster_255_16384_64_U0_input_size_c_write));
  FDRE \input_size_1_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[0]),
        .Q(input_size_1_reg_177[0]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[10]),
        .Q(input_size_1_reg_177[10]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[11]),
        .Q(input_size_1_reg_177[11]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[12]),
        .Q(input_size_1_reg_177[12]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[13]),
        .Q(input_size_1_reg_177[13]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[14]),
        .Q(input_size_1_reg_177[14]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[15]),
        .Q(input_size_1_reg_177[15]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[16] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[16]),
        .Q(input_size_1_reg_177[16]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[17] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[17]),
        .Q(input_size_1_reg_177[17]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[18] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[18]),
        .Q(input_size_1_reg_177[18]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[19] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[19]),
        .Q(input_size_1_reg_177[19]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[1]),
        .Q(input_size_1_reg_177[1]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[20] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[20]),
        .Q(input_size_1_reg_177[20]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[21] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[21]),
        .Q(input_size_1_reg_177[21]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[22] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[22]),
        .Q(input_size_1_reg_177[22]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[23] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[23]),
        .Q(input_size_1_reg_177[23]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[24] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[24]),
        .Q(input_size_1_reg_177[24]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[25] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[25]),
        .Q(input_size_1_reg_177[25]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[26] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[26]),
        .Q(input_size_1_reg_177[26]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[27] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[27]),
        .Q(input_size_1_reg_177[27]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[28] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[28]),
        .Q(input_size_1_reg_177[28]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[29] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[29]),
        .Q(input_size_1_reg_177[29]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[2]),
        .Q(input_size_1_reg_177[2]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[30] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[30]),
        .Q(input_size_1_reg_177[30]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[31] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[31]),
        .Q(input_size_1_reg_177[31]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[3]),
        .Q(input_size_1_reg_177[3]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[4]),
        .Q(input_size_1_reg_177[4]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[5]),
        .Q(input_size_1_reg_177[5]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[6]),
        .Q(input_size_1_reg_177[6]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[7]),
        .Q(input_size_1_reg_177[7]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[8]),
        .Q(input_size_1_reg_177[8]),
        .R(1'b0));
  FDRE \input_size_1_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(lzBooster_255_16384_64_U0_input_size_c_write),
        .D(D[9]),
        .Q(input_size_1_reg_177[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5450)) 
    start_once_reg_i_1__1
       (.I0(lzBooster_255_16384_64_U0_ap_ready),
        .I1(lzBooster_255_16384_64_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_lz4Compress_4096_1_U0_full_n),
        .O(start_once_reg_i_1__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_12),
        .Q(start_once_reg),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[12]_i_2 
       (.I0(input_size_1_reg_177[12]),
        .O(\sub_reg_193[12]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[12]_i_3 
       (.I0(input_size_1_reg_177[11]),
        .O(\sub_reg_193[12]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[12]_i_4 
       (.I0(input_size_1_reg_177[10]),
        .O(\sub_reg_193[12]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[12]_i_5 
       (.I0(input_size_1_reg_177[9]),
        .O(\sub_reg_193[12]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[16]_i_2 
       (.I0(input_size_1_reg_177[16]),
        .O(\sub_reg_193[16]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[16]_i_3 
       (.I0(input_size_1_reg_177[15]),
        .O(\sub_reg_193[16]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[16]_i_4 
       (.I0(input_size_1_reg_177[14]),
        .O(\sub_reg_193[16]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[16]_i_5 
       (.I0(input_size_1_reg_177[13]),
        .O(\sub_reg_193[16]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[20]_i_2 
       (.I0(input_size_1_reg_177[20]),
        .O(\sub_reg_193[20]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[20]_i_3 
       (.I0(input_size_1_reg_177[19]),
        .O(\sub_reg_193[20]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[20]_i_4 
       (.I0(input_size_1_reg_177[18]),
        .O(\sub_reg_193[20]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[20]_i_5 
       (.I0(input_size_1_reg_177[17]),
        .O(\sub_reg_193[20]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[24]_i_2 
       (.I0(input_size_1_reg_177[24]),
        .O(\sub_reg_193[24]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[24]_i_3 
       (.I0(input_size_1_reg_177[23]),
        .O(\sub_reg_193[24]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[24]_i_4 
       (.I0(input_size_1_reg_177[22]),
        .O(\sub_reg_193[24]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[24]_i_5 
       (.I0(input_size_1_reg_177[21]),
        .O(\sub_reg_193[24]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[28]_i_2 
       (.I0(input_size_1_reg_177[28]),
        .O(\sub_reg_193[28]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[28]_i_3 
       (.I0(input_size_1_reg_177[27]),
        .O(\sub_reg_193[28]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[28]_i_4 
       (.I0(input_size_1_reg_177[26]),
        .O(\sub_reg_193[28]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[28]_i_5 
       (.I0(input_size_1_reg_177[25]),
        .O(\sub_reg_193[28]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[31]_i_2 
       (.I0(input_size_1_reg_177[31]),
        .O(\sub_reg_193[31]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[31]_i_3 
       (.I0(input_size_1_reg_177[30]),
        .O(\sub_reg_193[31]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[31]_i_4 
       (.I0(input_size_1_reg_177[29]),
        .O(\sub_reg_193[31]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[8]_i_2 
       (.I0(input_size_1_reg_177[8]),
        .O(\sub_reg_193[8]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[8]_i_3 
       (.I0(input_size_1_reg_177[7]),
        .O(\sub_reg_193[8]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_193[8]_i_4 
       (.I0(input_size_1_reg_177[6]),
        .O(\sub_reg_193[8]_i_4_n_12 ));
  FDRE \sub_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_size_1_reg_177[0]),
        .Q(sub_reg_193[0]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[10]),
        .Q(sub_reg_193[10]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[11]),
        .Q(sub_reg_193[11]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[12]),
        .Q(sub_reg_193[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_193_reg[12]_i_1 
       (.CI(\sub_reg_193_reg[8]_i_1_n_12 ),
        .CO({\sub_reg_193_reg[12]_i_1_n_12 ,\sub_reg_193_reg[12]_i_1_n_13 ,\sub_reg_193_reg[12]_i_1_n_14 ,\sub_reg_193_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_1_reg_177[12:9]),
        .O(sub_fu_127_p2[12:9]),
        .S({\sub_reg_193[12]_i_2_n_12 ,\sub_reg_193[12]_i_3_n_12 ,\sub_reg_193[12]_i_4_n_12 ,\sub_reg_193[12]_i_5_n_12 }));
  FDRE \sub_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[13]),
        .Q(sub_reg_193[13]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[14]),
        .Q(sub_reg_193[14]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[15]),
        .Q(sub_reg_193[15]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[16]),
        .Q(sub_reg_193[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_193_reg[16]_i_1 
       (.CI(\sub_reg_193_reg[12]_i_1_n_12 ),
        .CO({\sub_reg_193_reg[16]_i_1_n_12 ,\sub_reg_193_reg[16]_i_1_n_13 ,\sub_reg_193_reg[16]_i_1_n_14 ,\sub_reg_193_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_1_reg_177[16:13]),
        .O(sub_fu_127_p2[16:13]),
        .S({\sub_reg_193[16]_i_2_n_12 ,\sub_reg_193[16]_i_3_n_12 ,\sub_reg_193[16]_i_4_n_12 ,\sub_reg_193[16]_i_5_n_12 }));
  FDRE \sub_reg_193_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[17]),
        .Q(sub_reg_193[17]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[18]),
        .Q(sub_reg_193[18]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[19]),
        .Q(sub_reg_193[19]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_size_1_reg_177[1]),
        .Q(sub_reg_193[1]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[20]),
        .Q(sub_reg_193[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_193_reg[20]_i_1 
       (.CI(\sub_reg_193_reg[16]_i_1_n_12 ),
        .CO({\sub_reg_193_reg[20]_i_1_n_12 ,\sub_reg_193_reg[20]_i_1_n_13 ,\sub_reg_193_reg[20]_i_1_n_14 ,\sub_reg_193_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_1_reg_177[20:17]),
        .O(sub_fu_127_p2[20:17]),
        .S({\sub_reg_193[20]_i_2_n_12 ,\sub_reg_193[20]_i_3_n_12 ,\sub_reg_193[20]_i_4_n_12 ,\sub_reg_193[20]_i_5_n_12 }));
  FDRE \sub_reg_193_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[21]),
        .Q(sub_reg_193[21]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[22]),
        .Q(sub_reg_193[22]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[23]),
        .Q(sub_reg_193[23]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[24]),
        .Q(sub_reg_193[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_193_reg[24]_i_1 
       (.CI(\sub_reg_193_reg[20]_i_1_n_12 ),
        .CO({\sub_reg_193_reg[24]_i_1_n_12 ,\sub_reg_193_reg[24]_i_1_n_13 ,\sub_reg_193_reg[24]_i_1_n_14 ,\sub_reg_193_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_1_reg_177[24:21]),
        .O(sub_fu_127_p2[24:21]),
        .S({\sub_reg_193[24]_i_2_n_12 ,\sub_reg_193[24]_i_3_n_12 ,\sub_reg_193[24]_i_4_n_12 ,\sub_reg_193[24]_i_5_n_12 }));
  FDRE \sub_reg_193_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[25]),
        .Q(sub_reg_193[25]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[26]),
        .Q(sub_reg_193[26]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[27]),
        .Q(sub_reg_193[27]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[28]),
        .Q(sub_reg_193[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_193_reg[28]_i_1 
       (.CI(\sub_reg_193_reg[24]_i_1_n_12 ),
        .CO({\sub_reg_193_reg[28]_i_1_n_12 ,\sub_reg_193_reg[28]_i_1_n_13 ,\sub_reg_193_reg[28]_i_1_n_14 ,\sub_reg_193_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_1_reg_177[28:25]),
        .O(sub_fu_127_p2[28:25]),
        .S({\sub_reg_193[28]_i_2_n_12 ,\sub_reg_193[28]_i_3_n_12 ,\sub_reg_193[28]_i_4_n_12 ,\sub_reg_193[28]_i_5_n_12 }));
  FDRE \sub_reg_193_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[29]),
        .Q(sub_reg_193[29]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_size_1_reg_177[2]),
        .Q(sub_reg_193[2]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[30]),
        .Q(sub_reg_193[30]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[31]),
        .Q(sub_reg_193[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_193_reg[31]_i_1 
       (.CI(\sub_reg_193_reg[28]_i_1_n_12 ),
        .CO({\NLW_sub_reg_193_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_reg_193_reg[31]_i_1_n_14 ,\sub_reg_193_reg[31]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_size_1_reg_177[30:29]}),
        .O({\NLW_sub_reg_193_reg[31]_i_1_O_UNCONNECTED [3],sub_fu_127_p2[31:29]}),
        .S({1'b0,\sub_reg_193[31]_i_2_n_12 ,\sub_reg_193[31]_i_3_n_12 ,\sub_reg_193[31]_i_4_n_12 }));
  FDRE \sub_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_size_1_reg_177[3]),
        .Q(sub_reg_193[3]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_size_1_reg_177[4]),
        .Q(sub_reg_193[4]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[5]),
        .Q(sub_reg_193[5]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[6]),
        .Q(sub_reg_193[6]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[7]),
        .Q(sub_reg_193[7]),
        .R(1'b0));
  FDRE \sub_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[8]),
        .Q(sub_reg_193[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_193_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_193_reg[8]_i_1_n_12 ,\sub_reg_193_reg[8]_i_1_n_13 ,\sub_reg_193_reg[8]_i_1_n_14 ,\sub_reg_193_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({input_size_1_reg_177[8:6],1'b0}),
        .O(sub_fu_127_p2[8:5]),
        .S({\sub_reg_193[8]_i_2_n_12 ,\sub_reg_193[8]_i_3_n_12 ,\sub_reg_193[8]_i_4_n_12 ,input_size_1_reg_177[5]}));
  FDRE \sub_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_127_p2[9]),
        .Q(sub_reg_193[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2
   (grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read,
    grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg_reg,
    present_window_1_loc_fu_1040,
    \ap_CS_fsm_reg[1]_0 ,
    \arrayidx58_promoted149_fu_62_reg[7]_0 ,
    \arrayidx61_promoted151_fu_66_reg[7]_0 ,
    \arrayidx65_promoted153_fu_70_reg[7]_0 ,
    \arrayidx46_3_promoted155_fu_74_reg[7]_0 ,
    \arrayidx55_promoted157_fu_78_reg[7]_0 ,
    grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg,
    inStream_empty_n,
    Q,
    ap_rst,
    ap_clk,
    inStream_dout);
  output grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read;
  output grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg_reg;
  output present_window_1_loc_fu_1040;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]\arrayidx58_promoted149_fu_62_reg[7]_0 ;
  output [7:0]\arrayidx61_promoted151_fu_66_reg[7]_0 ;
  output [7:0]\arrayidx65_promoted153_fu_70_reg[7]_0 ;
  output [7:0]\arrayidx46_3_promoted155_fu_74_reg[7]_0 ;
  output [7:0]\arrayidx55_promoted157_fu_78_reg[7]_0 ;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg;
  input inStream_empty_n;
  input [1:0]Q;
  input ap_rst;
  input ap_clk;
  input [7:0]inStream_dout;

  wire [1:0]Q;
  wire \ap_CS_fsm[0]_i_1_n_12 ;
  wire \ap_CS_fsm[1]_i_1_n_12 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_rst;
  wire arrayidx46_3_promoted155_fu_740;
  wire [7:0]\arrayidx46_3_promoted155_fu_74_reg[7]_0 ;
  wire arrayidx55_promoted157_fu_780;
  wire [7:0]\arrayidx55_promoted157_fu_78_reg[7]_0 ;
  wire arrayidx58_promoted149_fu_620;
  wire [7:0]\arrayidx58_promoted149_fu_62_reg[7]_0 ;
  wire arrayidx61_promoted151_fu_660;
  wire [7:0]\arrayidx61_promoted151_fu_66_reg[7]_0 ;
  wire arrayidx65_promoted153_fu_700;
  wire [7:0]\arrayidx65_promoted153_fu_70_reg[7]_0 ;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read;
  wire [2:0]i_1_fu_58;
  wire \i_1_fu_58[0]_i_1_n_12 ;
  wire \i_1_fu_58[1]_i_1_n_12 ;
  wire \i_1_fu_58[2]_i_1_n_12 ;
  wire \i_1_fu_58[2]_i_2_n_12 ;
  wire [7:0]inStream_dout;
  wire inStream_empty_n;
  wire present_window_1_loc_fu_1040;

  LUT6 #(
    .INIT(64'h00000800FFFF0800)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_1_fu_58[1]),
        .I2(i_1_fu_58[0]),
        .I3(i_1_fu_58[2]),
        .I4(\ap_CS_fsm_reg_n_12_[0] ),
        .I5(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .O(\ap_CS_fsm[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hBB8BBBBBBBBBBBBB)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(i_1_fu_58[2]),
        .I3(i_1_fu_58[0]),
        .I4(i_1_fu_58[1]),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hBB0BBBBBBBBBBBBB)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(i_1_fu_58[2]),
        .I3(i_1_fu_58[0]),
        .I4(i_1_fu_58[1]),
        .I5(ap_CS_fsm_state2),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg_reg));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1_n_12 ),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1_n_12 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h00004000)) 
    \arrayidx46_3_promoted155_fu_74[7]_i_1 
       (.I0(i_1_fu_58[1]),
        .I1(ap_CS_fsm_state2),
        .I2(inStream_empty_n),
        .I3(i_1_fu_58[2]),
        .I4(i_1_fu_58[0]),
        .O(arrayidx46_3_promoted155_fu_740));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx46_3_promoted155_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(arrayidx46_3_promoted155_fu_740),
        .D(inStream_dout[0]),
        .Q(\arrayidx46_3_promoted155_fu_74_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx46_3_promoted155_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(arrayidx46_3_promoted155_fu_740),
        .D(inStream_dout[1]),
        .Q(\arrayidx46_3_promoted155_fu_74_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx46_3_promoted155_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(arrayidx46_3_promoted155_fu_740),
        .D(inStream_dout[2]),
        .Q(\arrayidx46_3_promoted155_fu_74_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx46_3_promoted155_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(arrayidx46_3_promoted155_fu_740),
        .D(inStream_dout[3]),
        .Q(\arrayidx46_3_promoted155_fu_74_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx46_3_promoted155_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(arrayidx46_3_promoted155_fu_740),
        .D(inStream_dout[4]),
        .Q(\arrayidx46_3_promoted155_fu_74_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx46_3_promoted155_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(arrayidx46_3_promoted155_fu_740),
        .D(inStream_dout[5]),
        .Q(\arrayidx46_3_promoted155_fu_74_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx46_3_promoted155_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(arrayidx46_3_promoted155_fu_740),
        .D(inStream_dout[6]),
        .Q(\arrayidx46_3_promoted155_fu_74_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx46_3_promoted155_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(arrayidx46_3_promoted155_fu_740),
        .D(inStream_dout[7]),
        .Q(\arrayidx46_3_promoted155_fu_74_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80008008)) 
    \arrayidx55_promoted157_fu_78[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(inStream_empty_n),
        .I2(i_1_fu_58[0]),
        .I3(i_1_fu_58[2]),
        .I4(i_1_fu_58[1]),
        .O(arrayidx55_promoted157_fu_780));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx55_promoted157_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(arrayidx55_promoted157_fu_780),
        .D(inStream_dout[0]),
        .Q(\arrayidx55_promoted157_fu_78_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx55_promoted157_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(arrayidx55_promoted157_fu_780),
        .D(inStream_dout[1]),
        .Q(\arrayidx55_promoted157_fu_78_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx55_promoted157_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(arrayidx55_promoted157_fu_780),
        .D(inStream_dout[2]),
        .Q(\arrayidx55_promoted157_fu_78_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx55_promoted157_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(arrayidx55_promoted157_fu_780),
        .D(inStream_dout[3]),
        .Q(\arrayidx55_promoted157_fu_78_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx55_promoted157_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(arrayidx55_promoted157_fu_780),
        .D(inStream_dout[4]),
        .Q(\arrayidx55_promoted157_fu_78_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx55_promoted157_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(arrayidx55_promoted157_fu_780),
        .D(inStream_dout[5]),
        .Q(\arrayidx55_promoted157_fu_78_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx55_promoted157_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(arrayidx55_promoted157_fu_780),
        .D(inStream_dout[6]),
        .Q(\arrayidx55_promoted157_fu_78_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx55_promoted157_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(arrayidx55_promoted157_fu_780),
        .D(inStream_dout[7]),
        .Q(\arrayidx55_promoted157_fu_78_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \arrayidx58_promoted149_fu_62[7]_i_1 
       (.I0(i_1_fu_58[1]),
        .I1(ap_CS_fsm_state2),
        .I2(inStream_empty_n),
        .I3(i_1_fu_58[2]),
        .I4(i_1_fu_58[0]),
        .O(arrayidx58_promoted149_fu_620));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx58_promoted149_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(arrayidx58_promoted149_fu_620),
        .D(inStream_dout[0]),
        .Q(\arrayidx58_promoted149_fu_62_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx58_promoted149_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(arrayidx58_promoted149_fu_620),
        .D(inStream_dout[1]),
        .Q(\arrayidx58_promoted149_fu_62_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx58_promoted149_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(arrayidx58_promoted149_fu_620),
        .D(inStream_dout[2]),
        .Q(\arrayidx58_promoted149_fu_62_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx58_promoted149_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(arrayidx58_promoted149_fu_620),
        .D(inStream_dout[3]),
        .Q(\arrayidx58_promoted149_fu_62_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx58_promoted149_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(arrayidx58_promoted149_fu_620),
        .D(inStream_dout[4]),
        .Q(\arrayidx58_promoted149_fu_62_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx58_promoted149_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(arrayidx58_promoted149_fu_620),
        .D(inStream_dout[5]),
        .Q(\arrayidx58_promoted149_fu_62_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx58_promoted149_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(arrayidx58_promoted149_fu_620),
        .D(inStream_dout[6]),
        .Q(\arrayidx58_promoted149_fu_62_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx58_promoted149_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(arrayidx58_promoted149_fu_620),
        .D(inStream_dout[7]),
        .Q(\arrayidx58_promoted149_fu_62_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004000)) 
    \arrayidx61_promoted151_fu_66[7]_i_1 
       (.I0(i_1_fu_58[0]),
        .I1(i_1_fu_58[1]),
        .I2(ap_CS_fsm_state2),
        .I3(inStream_empty_n),
        .I4(i_1_fu_58[2]),
        .O(arrayidx61_promoted151_fu_660));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx61_promoted151_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(arrayidx61_promoted151_fu_660),
        .D(inStream_dout[0]),
        .Q(\arrayidx61_promoted151_fu_66_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx61_promoted151_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(arrayidx61_promoted151_fu_660),
        .D(inStream_dout[1]),
        .Q(\arrayidx61_promoted151_fu_66_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx61_promoted151_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(arrayidx61_promoted151_fu_660),
        .D(inStream_dout[2]),
        .Q(\arrayidx61_promoted151_fu_66_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx61_promoted151_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(arrayidx61_promoted151_fu_660),
        .D(inStream_dout[3]),
        .Q(\arrayidx61_promoted151_fu_66_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx61_promoted151_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(arrayidx61_promoted151_fu_660),
        .D(inStream_dout[4]),
        .Q(\arrayidx61_promoted151_fu_66_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx61_promoted151_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(arrayidx61_promoted151_fu_660),
        .D(inStream_dout[5]),
        .Q(\arrayidx61_promoted151_fu_66_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx61_promoted151_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(arrayidx61_promoted151_fu_660),
        .D(inStream_dout[6]),
        .Q(\arrayidx61_promoted151_fu_66_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx61_promoted151_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(arrayidx61_promoted151_fu_660),
        .D(inStream_dout[7]),
        .Q(\arrayidx61_promoted151_fu_66_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \arrayidx65_promoted153_fu_70[7]_i_1 
       (.I0(i_1_fu_58[2]),
        .I1(i_1_fu_58[0]),
        .I2(ap_CS_fsm_state2),
        .I3(inStream_empty_n),
        .I4(i_1_fu_58[1]),
        .O(arrayidx65_promoted153_fu_700));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx65_promoted153_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(arrayidx65_promoted153_fu_700),
        .D(inStream_dout[0]),
        .Q(\arrayidx65_promoted153_fu_70_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx65_promoted153_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(arrayidx65_promoted153_fu_700),
        .D(inStream_dout[1]),
        .Q(\arrayidx65_promoted153_fu_70_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx65_promoted153_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(arrayidx65_promoted153_fu_700),
        .D(inStream_dout[2]),
        .Q(\arrayidx65_promoted153_fu_70_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx65_promoted153_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(arrayidx65_promoted153_fu_700),
        .D(inStream_dout[3]),
        .Q(\arrayidx65_promoted153_fu_70_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx65_promoted153_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(arrayidx65_promoted153_fu_700),
        .D(inStream_dout[4]),
        .Q(\arrayidx65_promoted153_fu_70_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx65_promoted153_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(arrayidx65_promoted153_fu_700),
        .D(inStream_dout[5]),
        .Q(\arrayidx65_promoted153_fu_70_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx65_promoted153_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(arrayidx65_promoted153_fu_700),
        .D(inStream_dout[6]),
        .Q(\arrayidx65_promoted153_fu_70_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arrayidx65_promoted153_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(arrayidx65_promoted153_fu_700),
        .D(inStream_dout[7]),
        .Q(\arrayidx65_promoted153_fu_70_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(i_1_fu_58[2]),
        .I2(i_1_fu_58[0]),
        .I3(i_1_fu_58[1]),
        .I4(ap_CS_fsm_state2),
        .I5(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF266626662666)) 
    \i_1_fu_58[0]_i_1 
       (.I0(i_1_fu_58[0]),
        .I1(\i_1_fu_58[2]_i_2_n_12 ),
        .I2(i_1_fu_58[1]),
        .I3(i_1_fu_58[2]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_12_[0] ),
        .O(\i_1_fu_58[0]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \i_1_fu_58[1]_i_1 
       (.I0(i_1_fu_58[0]),
        .I1(i_1_fu_58[1]),
        .I2(\i_1_fu_58[2]_i_2_n_12 ),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_12_[0] ),
        .O(\i_1_fu_58[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00006AAA6AAA6AAA)) 
    \i_1_fu_58[2]_i_1 
       (.I0(i_1_fu_58[2]),
        .I1(i_1_fu_58[0]),
        .I2(i_1_fu_58[1]),
        .I3(\i_1_fu_58[2]_i_2_n_12 ),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_12_[0] ),
        .O(\i_1_fu_58[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_fu_58[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(inStream_empty_n),
        .O(\i_1_fu_58[2]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_58[0]_i_1_n_12 ),
        .Q(i_1_fu_58[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_58[1]_i_1_n_12 ),
        .Q(i_1_fu_58[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_58[2]_i_1_n_12 ),
        .Q(i_1_fu_58[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    inStream_read_INST_0_i_2
       (.I0(inStream_empty_n),
        .I1(ap_CS_fsm_state2),
        .I2(i_1_fu_58[1]),
        .I3(i_1_fu_58[0]),
        .I4(i_1_fu_58[2]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read));
  LUT5 #(
    .INIT(32'h08000000)) 
    \present_window_2_loc_fu_108[6]_i_1 
       (.I0(Q[1]),
        .I1(i_1_fu_58[2]),
        .I2(i_1_fu_58[0]),
        .I3(i_1_fu_58[1]),
        .I4(ap_CS_fsm_state2),
        .O(present_window_1_loc_fu_1040));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush
   (\i_fu_46_reg[7]_0 ,
    ap_loop_init_int,
    ADDRBWRADDR,
    ADDRARDADDR,
    \i_fu_46_reg[2]_0 ,
    \i_fu_46_reg[3]_0 ,
    \i_fu_46_reg[8]_0 ,
    \i_fu_46_reg[9]_0 ,
    \i_fu_46_reg[10]_0 ,
    D,
    i_fu_46,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    WEA,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    Q,
    ram_reg_23,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg,
    ram_reg_23_0,
    ram_reg_7,
    \ap_CS_fsm_reg[3] );
  output [3:0]\i_fu_46_reg[7]_0 ;
  output ap_loop_init_int;
  output [9:0]ADDRBWRADDR;
  output [1:0]ADDRARDADDR;
  output \i_fu_46_reg[2]_0 ;
  output \i_fu_46_reg[3]_0 ;
  output \i_fu_46_reg[8]_0 ;
  output \i_fu_46_reg[9]_0 ;
  output \i_fu_46_reg[10]_0 ;
  output [1:0]D;
  output i_fu_46;
  output grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output [0:0]\ap_CS_fsm_reg[2]_2 ;
  output [1:0]\ap_CS_fsm_reg[2]_3 ;
  output [0:0]\ap_CS_fsm_reg[2]_4 ;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[2]_5 ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input [9:0]Q;
  input ram_reg_23;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg;
  input [1:0]ram_reg_23_0;
  input [1:0]ram_reg_7;
  input \ap_CS_fsm_reg[3] ;

  wire [1:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [9:0]Q;
  wire [1:0]WEA;
  wire [11:0]add_ln74_fu_121_p2;
  wire add_ln74_fu_121_p2_carry__0_n_12;
  wire add_ln74_fu_121_p2_carry__0_n_13;
  wire add_ln74_fu_121_p2_carry__0_n_14;
  wire add_ln74_fu_121_p2_carry__0_n_15;
  wire add_ln74_fu_121_p2_carry__1_n_13;
  wire add_ln74_fu_121_p2_carry__1_n_14;
  wire add_ln74_fu_121_p2_carry__1_n_15;
  wire add_ln74_fu_121_p2_carry_n_12;
  wire add_ln74_fu_121_p2_carry_n_13;
  wire add_ln74_fu_121_p2_carry_n_14;
  wire add_ln74_fu_121_p2_carry_n_15;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_2 ;
  wire [1:0]\ap_CS_fsm_reg[2]_3 ;
  wire [0:0]\ap_CS_fsm_reg[2]_4 ;
  wire [1:0]\ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire ap_rst;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg;
  wire [10:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1;
  wire i_fu_46;
  wire \i_fu_46_reg[10]_0 ;
  wire \i_fu_46_reg[2]_0 ;
  wire \i_fu_46_reg[3]_0 ;
  wire [3:0]\i_fu_46_reg[7]_0 ;
  wire \i_fu_46_reg[8]_0 ;
  wire \i_fu_46_reg[9]_0 ;
  wire \i_fu_46_reg_n_12_[0] ;
  wire \i_fu_46_reg_n_12_[11] ;
  wire \i_fu_46_reg_n_12_[1] ;
  wire \i_fu_46_reg_n_12_[4] ;
  wire \i_fu_46_reg_n_12_[5] ;
  wire \i_fu_46_reg_n_12_[6] ;
  wire \i_fu_46_reg_n_12_[7] ;
  wire ram_reg_23;
  wire [1:0]ram_reg_23_0;
  wire [1:0]ram_reg_7;
  wire tmp_46_fu_85_p3;
  wire [3:3]NLW_add_ln74_fu_121_p2_carry__1_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln74_fu_121_p2_carry
       (.CI(1'b0),
        .CO({add_ln74_fu_121_p2_carry_n_12,add_ln74_fu_121_p2_carry_n_13,add_ln74_fu_121_p2_carry_n_14,add_ln74_fu_121_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[1],1'b0}),
        .O(add_ln74_fu_121_p2[3:0]),
        .S({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[3:2],flow_control_loop_pipe_sequential_init_U_n_36,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln74_fu_121_p2_carry__0
       (.CI(add_ln74_fu_121_p2_carry_n_12),
        .CO({add_ln74_fu_121_p2_carry__0_n_12,add_ln74_fu_121_p2_carry__0_n_13,add_ln74_fu_121_p2_carry__0_n_14,add_ln74_fu_121_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln74_fu_121_p2[7:4]),
        .S({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln74_fu_121_p2_carry__1
       (.CI(add_ln74_fu_121_p2_carry__0_n_12),
        .CO({NLW_add_ln74_fu_121_p2_carry__1_CO_UNCONNECTED[3],add_ln74_fu_121_p2_carry__1_n_13,add_ln74_fu_121_p2_carry__1_n_14,add_ln74_fu_121_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln74_fu_121_p2[11:8]),
        .S({tmp_46_fu_85_p3,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[10:8]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .S(flow_control_loop_pipe_sequential_init_U_n_36),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_2 (\ap_CS_fsm_reg[2]_2 ),
        .\ap_CS_fsm_reg[2]_3 (\ap_CS_fsm_reg[2]_3 ),
        .\ap_CS_fsm_reg[2]_4 (\ap_CS_fsm_reg[2]_4 ),
        .\ap_CS_fsm_reg[2]_5 (\ap_CS_fsm_reg[2]_5 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\i_fu_46_reg_n_12_[11] ),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_rst(ap_rst),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg(i_fu_46),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg_0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[10:8],grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1[3:0]}),
        .\i_fu_46_reg[11] (tmp_46_fu_85_p3),
        .\i_fu_46_reg[7] (\i_fu_46_reg[7]_0 ),
        .\i_fu_46_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .ram_reg_23(ram_reg_23),
        .ram_reg_23_0(\i_fu_46_reg_n_12_[4] ),
        .ram_reg_23_1(\i_fu_46_reg_n_12_[5] ),
        .ram_reg_23_10(\i_fu_46_reg[9]_0 ),
        .ram_reg_23_11(\i_fu_46_reg[10]_0 ),
        .ram_reg_23_2(\i_fu_46_reg_n_12_[6] ),
        .ram_reg_23_3(\i_fu_46_reg_n_12_[7] ),
        .ram_reg_23_4(ram_reg_23_0),
        .ram_reg_23_5(\i_fu_46_reg_n_12_[0] ),
        .ram_reg_23_6(\i_fu_46_reg_n_12_[1] ),
        .ram_reg_23_7(\i_fu_46_reg[2]_0 ),
        .ram_reg_23_8(\i_fu_46_reg[3]_0 ),
        .ram_reg_23_9(\i_fu_46_reg[8]_0 ),
        .ram_reg_7(ram_reg_7));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[0]),
        .Q(\i_fu_46_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[10]),
        .Q(\i_fu_46_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[11]),
        .Q(\i_fu_46_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[1]),
        .Q(\i_fu_46_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[2]),
        .Q(\i_fu_46_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[3]),
        .Q(\i_fu_46_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[4]),
        .Q(\i_fu_46_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[5]),
        .Q(\i_fu_46_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[6]),
        .Q(\i_fu_46_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[7]),
        .Q(\i_fu_46_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[8]),
        .Q(\i_fu_46_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_46),
        .D(add_ln74_fu_121_p2[9]),
        .Q(\i_fu_46_reg[9]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress
   (ap_block_pp0_stage0_subdone,
    Q,
    \i_1_reg_2503_pp0_iter1_reg_reg[24]_0 ,
    \len_6_reg_2601_reg[2]_0 ,
    \len_18_reg_2633_reg[2]_0 ,
    ADDRARDADDR,
    \present_window_14_fu_288_reg[1]_0 ,
    dict_we0,
    \ap_CS_fsm_reg[2] ,
    D,
    dict_ce1,
    \currIdx_reg_2589_reg[23]_0 ,
    in,
    \present_window_11_fu_276_reg[7]_0 ,
    \present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 ,
    \present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 ,
    \present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 ,
    \present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 ,
    ADDRBWRADDR,
    \dict_addr_reg_2583_reg[10]_0 ,
    d0,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter2_reg_1,
    ap_enable_reg_pp0_iter2_reg_2,
    ap_enable_reg_pp0_iter2_reg_3,
    ap_enable_reg_pp0_iter2_reg_4,
    ap_enable_reg_pp0_iter2_reg_5,
    WEBWE,
    ap_enable_reg_pp0_iter2_reg_6,
    \ap_CS_fsm_reg[3]_3 ,
    push_0,
    \present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 ,
    ap_clk,
    done_4_fu_733_p2,
    icmp_ln135_4_fu_749_p2,
    len_6_fu_710_p3,
    done_9_fu_947_p2,
    icmp_ln135_10_fu_963_p2,
    len_18_fu_924_p3,
    done_13_fu_1118_p2,
    icmp_ln135_15_fu_1134_p2,
    done_18_fu_1276_p2,
    icmp_ln135_21_fu_1292_p2,
    icmp_ln135_22_fu_1307_p2,
    done_23_fu_1434_p2,
    icmp_ln135_27_fu_1450_p2,
    icmp_ln135_28_fu_1465_p2,
    done_28_fu_1592_p2,
    icmp_ln135_33_fu_1608_p2,
    icmp_ln135_34_fu_1623_p2,
    q1,
    \sub_ln141_reg_2623_reg[3]_0 ,
    \sub_ln141_reg_2623_reg[7]_0 ,
    \sub_ln141_reg_2623_reg[11]_0 ,
    \sub_ln141_reg_2623_reg[15]_0 ,
    \sub_ln141_reg_2623_reg[19]_0 ,
    \sub_ln141_reg_2623_reg[23]_0 ,
    DI,
    icmp_ln141_fu_754_p2_carry__1_0,
    \icmp_ln141_reg_2618_reg[0]_0 ,
    \sub_ln141_1_reg_2655_reg[3]_0 ,
    \sub_ln141_1_reg_2655_reg[7]_0 ,
    \sub_ln141_1_reg_2655_reg[11]_0 ,
    \sub_ln141_1_reg_2655_reg[15]_0 ,
    \sub_ln141_1_reg_2655_reg[19]_0 ,
    \sub_ln141_1_reg_2655_reg[23]_0 ,
    S,
    icmp_ln141_2_fu_968_p2_carry__1_0,
    \icmp_ln141_2_reg_2650_reg[0]_0 ,
    icmp_ln141_10_fu_2254_p2_carry__0_0,
    icmp_ln141_10_fu_2254_p2_carry__1_0,
    icmp_ln141_10_fu_2254_p2_carry__2_0,
    ap_rst,
    \len_6_reg_2601_reg[2]_1 ,
    \len_18_reg_2633_reg[2]_1 ,
    ram_reg_23,
    ram_reg_23_0,
    ram_reg_23_1,
    ap_loop_init_int,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg,
    ram_reg_23_2,
    ram_reg_23_3,
    ram_reg_23_4,
    ram_reg_23_5,
    ram_reg_23_6,
    \compare_window_16_reg_317_reg[0] ,
    i_fu_46,
    grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg,
    compressdStream_full_n,
    \SRL_SIG_reg[7][0]_srl8_i_1_0 ,
    inStream_empty_n,
    present_window_loc_fu_100,
    present_window_1_loc_fu_104,
    present_window_2_loc_fu_108,
    present_window_3_loc_fu_112,
    present_window_4_loc_fu_116,
    inStream_dout,
    \icmp_ln87_reg_2508_reg[0]_0 ,
    \icmp_ln135_16_reg_2686_reg[0]_0 ,
    \compare_window_16_reg_317_reg[30] ,
    icmp_ln87_reg_515,
    \compare_window_16_reg_317_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    \len_28_reg_2670_reg[1]_0 ,
    \len_40_reg_2696_reg[1]_0 ,
    \len_52_reg_2722_reg[1]_0 ,
    \len_64_reg_2748_reg[1]_0 );
  output ap_block_pp0_stage0_subdone;
  output [22:0]Q;
  output [70:0]\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 ;
  output \len_6_reg_2601_reg[2]_0 ;
  output \len_18_reg_2633_reg[2]_0 ;
  output [8:0]ADDRARDADDR;
  output [1:0]\present_window_14_fu_288_reg[1]_0 ;
  output dict_we0;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output dict_ce1;
  output [17:0]\currIdx_reg_2589_reg[23]_0 ;
  output [18:0]in;
  output [7:0]\present_window_11_fu_276_reg[7]_0 ;
  output [7:0]\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 ;
  output [7:0]\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 ;
  output [7:0]\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 ;
  output [7:0]\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 ;
  output [0:0]ADDRBWRADDR;
  output [9:0]\dict_addr_reg_2583_reg[10]_0 ;
  output [71:0]d0;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]ap_enable_reg_pp0_iter2_reg_1;
  output [0:0]ap_enable_reg_pp0_iter2_reg_2;
  output [0:0]ap_enable_reg_pp0_iter2_reg_3;
  output [1:0]ap_enable_reg_pp0_iter2_reg_4;
  output [0:0]ap_enable_reg_pp0_iter2_reg_5;
  output [1:0]WEBWE;
  output [1:0]ap_enable_reg_pp0_iter2_reg_6;
  output \ap_CS_fsm_reg[3]_3 ;
  output push_0;
  output [7:0]\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 ;
  input ap_clk;
  input done_4_fu_733_p2;
  input icmp_ln135_4_fu_749_p2;
  input [1:0]len_6_fu_710_p3;
  input done_9_fu_947_p2;
  input icmp_ln135_10_fu_963_p2;
  input [1:0]len_18_fu_924_p3;
  input done_13_fu_1118_p2;
  input icmp_ln135_15_fu_1134_p2;
  input done_18_fu_1276_p2;
  input icmp_ln135_21_fu_1292_p2;
  input icmp_ln135_22_fu_1307_p2;
  input done_23_fu_1434_p2;
  input icmp_ln135_27_fu_1450_p2;
  input icmp_ln135_28_fu_1465_p2;
  input done_28_fu_1592_p2;
  input icmp_ln135_33_fu_1608_p2;
  input icmp_ln135_34_fu_1623_p2;
  input [148:0]q1;
  input [1:0]\sub_ln141_reg_2623_reg[3]_0 ;
  input [3:0]\sub_ln141_reg_2623_reg[7]_0 ;
  input [3:0]\sub_ln141_reg_2623_reg[11]_0 ;
  input [3:0]\sub_ln141_reg_2623_reg[15]_0 ;
  input [3:0]\sub_ln141_reg_2623_reg[19]_0 ;
  input [3:0]\sub_ln141_reg_2623_reg[23]_0 ;
  input [3:0]DI;
  input [3:0]icmp_ln141_fu_754_p2_carry__1_0;
  input [3:0]\icmp_ln141_reg_2618_reg[0]_0 ;
  input [1:0]\sub_ln141_1_reg_2655_reg[3]_0 ;
  input [3:0]\sub_ln141_1_reg_2655_reg[7]_0 ;
  input [3:0]\sub_ln141_1_reg_2655_reg[11]_0 ;
  input [3:0]\sub_ln141_1_reg_2655_reg[15]_0 ;
  input [3:0]\sub_ln141_1_reg_2655_reg[19]_0 ;
  input [3:0]\sub_ln141_1_reg_2655_reg[23]_0 ;
  input [2:0]S;
  input [3:0]icmp_ln141_2_fu_968_p2_carry__1_0;
  input [3:0]\icmp_ln141_2_reg_2650_reg[0]_0 ;
  input [0:0]icmp_ln141_10_fu_2254_p2_carry__0_0;
  input [3:0]icmp_ln141_10_fu_2254_p2_carry__1_0;
  input [3:0]icmp_ln141_10_fu_2254_p2_carry__2_0;
  input ap_rst;
  input \len_6_reg_2601_reg[2]_1 ;
  input \len_18_reg_2633_reg[2]_1 ;
  input ram_reg_23;
  input [3:0]ram_reg_23_0;
  input ram_reg_23_1;
  input ap_loop_init_int;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg;
  input ram_reg_23_2;
  input ram_reg_23_3;
  input ram_reg_23_4;
  input ram_reg_23_5;
  input ram_reg_23_6;
  input [4:0]\compare_window_16_reg_317_reg[0] ;
  input i_fu_46;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg;
  input compressdStream_full_n;
  input \SRL_SIG_reg[7][0]_srl8_i_1_0 ;
  input inStream_empty_n;
  input [7:0]present_window_loc_fu_100;
  input [7:0]present_window_1_loc_fu_104;
  input [7:0]present_window_2_loc_fu_108;
  input [7:0]present_window_3_loc_fu_112;
  input [7:0]present_window_4_loc_fu_116;
  input [7:0]inStream_dout;
  input [31:0]\icmp_ln87_reg_2508_reg[0]_0 ;
  input \icmp_ln135_16_reg_2686_reg[0]_0 ;
  input \compare_window_16_reg_317_reg[30] ;
  input icmp_ln87_reg_515;
  input \compare_window_16_reg_317_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input [1:0]\len_28_reg_2670_reg[1]_0 ;
  input [1:0]\len_40_reg_2696_reg[1]_0 ;
  input [1:0]\len_52_reg_2722_reg[1]_0 ;
  input [1:0]\len_64_reg_2748_reg[1]_0 ;

  wire [8:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [3:0]DI;
  wire [22:0]Q;
  wire [2:0]S;
  wire \SRL_SIG_reg[7][0]_srl8_i_1_0 ;
  wire \SRL_SIG_reg[7][0]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][16]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ;
  wire \SRL_SIG_reg[7][17]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][18]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][18]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][19]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][20]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][20]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][21]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][21]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][22]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][22]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][23]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][24]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][24]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][25]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][26]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][27]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][28]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][29]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][29]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][30]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][31]_srl8_i_2__0_n_12 ;
  wire \SRL_SIG_reg[7][31]_srl8_i_3_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_10_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_2_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_4_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_5_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_6_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_7_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_8_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_9_n_12 ;
  wire \SRL_SIG_reg[7][9]_srl8_i_2_n_12 ;
  wire [1:0]WEBWE;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_12;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_12;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_3;
  wire [1:0]ap_enable_reg_pp0_iter2_reg_4;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_5;
  wire [1:0]ap_enable_reg_pp0_iter2_reg_6;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_12;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_12;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_rst;
  wire [28:0]ap_sig_allocacmp_i_1;
  wire [23:0]compareIdx_2_reg_2665;
  wire [23:0]compareIdx_3_reg_2691;
  wire [23:0]compareIdx_4_reg_2717;
  wire [5:0]compareIdx_5_reg_2743;
  wire [4:0]\compare_window_16_reg_317_reg[0] ;
  wire \compare_window_16_reg_317_reg[0]_0 ;
  wire \compare_window_16_reg_317_reg[30] ;
  wire compressdStream_full_n;
  wire currIdx_fu_546_p2_carry__0_i_1_n_12;
  wire currIdx_fu_546_p2_carry__0_i_2_n_12;
  wire currIdx_fu_546_p2_carry__0_i_3_n_12;
  wire currIdx_fu_546_p2_carry__0_i_4_n_12;
  wire currIdx_fu_546_p2_carry__0_n_12;
  wire currIdx_fu_546_p2_carry__0_n_13;
  wire currIdx_fu_546_p2_carry__0_n_14;
  wire currIdx_fu_546_p2_carry__0_n_15;
  wire currIdx_fu_546_p2_carry__1_i_1_n_12;
  wire currIdx_fu_546_p2_carry__1_i_2_n_12;
  wire currIdx_fu_546_p2_carry__1_i_3_n_12;
  wire currIdx_fu_546_p2_carry__1_i_4_n_12;
  wire currIdx_fu_546_p2_carry__1_n_12;
  wire currIdx_fu_546_p2_carry__1_n_13;
  wire currIdx_fu_546_p2_carry__1_n_14;
  wire currIdx_fu_546_p2_carry__1_n_15;
  wire currIdx_fu_546_p2_carry__2_i_1_n_12;
  wire currIdx_fu_546_p2_carry__2_i_2_n_12;
  wire currIdx_fu_546_p2_carry__2_i_3_n_12;
  wire currIdx_fu_546_p2_carry__2_i_4_n_12;
  wire currIdx_fu_546_p2_carry__2_n_12;
  wire currIdx_fu_546_p2_carry__2_n_13;
  wire currIdx_fu_546_p2_carry__2_n_14;
  wire currIdx_fu_546_p2_carry__2_n_15;
  wire currIdx_fu_546_p2_carry__3_i_1_n_12;
  wire currIdx_fu_546_p2_carry__3_i_2_n_12;
  wire currIdx_fu_546_p2_carry__3_i_3_n_12;
  wire currIdx_fu_546_p2_carry__3_i_4_n_12;
  wire currIdx_fu_546_p2_carry__3_n_12;
  wire currIdx_fu_546_p2_carry__3_n_13;
  wire currIdx_fu_546_p2_carry__3_n_14;
  wire currIdx_fu_546_p2_carry__3_n_15;
  wire currIdx_fu_546_p2_carry__4_i_1_n_12;
  wire currIdx_fu_546_p2_carry__4_i_2_n_12;
  wire currIdx_fu_546_p2_carry__4_i_3_n_12;
  wire currIdx_fu_546_p2_carry__4_i_4_n_12;
  wire currIdx_fu_546_p2_carry__4_n_12;
  wire currIdx_fu_546_p2_carry__4_n_13;
  wire currIdx_fu_546_p2_carry__4_n_14;
  wire currIdx_fu_546_p2_carry__4_n_15;
  wire currIdx_fu_546_p2_carry__5_i_1_n_12;
  wire currIdx_fu_546_p2_carry__5_i_2_n_12;
  wire currIdx_fu_546_p2_carry__5_i_3_n_12;
  wire currIdx_fu_546_p2_carry__5_i_4_n_12;
  wire currIdx_fu_546_p2_carry__5_n_12;
  wire currIdx_fu_546_p2_carry__5_n_13;
  wire currIdx_fu_546_p2_carry__5_n_14;
  wire currIdx_fu_546_p2_carry__5_n_15;
  wire currIdx_fu_546_p2_carry__6_i_1_n_12;
  wire currIdx_fu_546_p2_carry__6_i_2_n_12;
  wire currIdx_fu_546_p2_carry__6_i_3_n_12;
  wire currIdx_fu_546_p2_carry__6_n_14;
  wire currIdx_fu_546_p2_carry__6_n_15;
  wire currIdx_fu_546_p2_carry_i_1_n_12;
  wire currIdx_fu_546_p2_carry_i_2_n_12;
  wire currIdx_fu_546_p2_carry_i_3_n_12;
  wire currIdx_fu_546_p2_carry_n_12;
  wire currIdx_fu_546_p2_carry_n_13;
  wire currIdx_fu_546_p2_carry_n_14;
  wire currIdx_fu_546_p2_carry_n_15;
  wire [31:0]currIdx_reg_2589;
  wire [17:0]\currIdx_reg_2589_reg[23]_0 ;
  wire [71:0]d0;
  wire [9:0]\dict_addr_reg_2583_reg[10]_0 ;
  wire dict_ce1;
  wire dict_we0;
  wire done_13_fu_1118_p2;
  wire done_13_reg_2675;
  wire done_18_fu_1276_p2;
  wire done_18_reg_2701;
  wire done_23_fu_1434_p2;
  wire done_23_reg_2727;
  wire done_28_fu_1592_p2;
  wire done_28_reg_2753;
  wire done_4_fu_733_p2;
  wire done_4_reg_2607;
  wire done_9_fu_947_p2;
  wire done_9_reg_2639;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_ready;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg;
  wire [0:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address0;
  wire [10:2]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1;
  wire [48:48]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0;
  wire [7:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out;
  wire [7:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out;
  wire [7:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out;
  wire [7:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out;
  wire [7:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out;
  wire [31:0]i_1_reg_2503;
  wire [31:1]i_1_reg_2503_pp0_iter1_reg;
  wire [70:0]\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 ;
  wire i_fu_272;
  wire [31:0]i_fu_272_reg;
  wire i_fu_46;
  wire icmp_ln135_10_fu_963_p2;
  wire icmp_ln135_10_reg_2645;
  wire icmp_ln135_15_fu_1134_p2;
  wire icmp_ln135_15_reg_2681;
  wire icmp_ln135_16_fu_1149_p2;
  wire icmp_ln135_16_reg_2686;
  wire \icmp_ln135_16_reg_2686[0]_i_3_n_12 ;
  wire \icmp_ln135_16_reg_2686_reg[0]_0 ;
  wire icmp_ln135_21_fu_1292_p2;
  wire icmp_ln135_21_reg_2707;
  wire icmp_ln135_22_fu_1307_p2;
  wire icmp_ln135_22_reg_2712;
  wire icmp_ln135_27_fu_1450_p2;
  wire icmp_ln135_27_reg_2733;
  wire icmp_ln135_28_fu_1465_p2;
  wire icmp_ln135_28_reg_2738;
  wire icmp_ln135_33_fu_1608_p2;
  wire icmp_ln135_33_reg_2759;
  wire icmp_ln135_34_fu_1623_p2;
  wire icmp_ln135_34_reg_2764;
  wire icmp_ln135_4_fu_749_p2;
  wire icmp_ln135_4_reg_2613;
  wire icmp_ln141_10_fu_2254_p2;
  wire [0:0]icmp_ln141_10_fu_2254_p2_carry__0_0;
  wire icmp_ln141_10_fu_2254_p2_carry__0_i_5_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__0_i_6_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__0_i_7_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__0_i_8_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__0_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__0_n_13;
  wire icmp_ln141_10_fu_2254_p2_carry__0_n_14;
  wire icmp_ln141_10_fu_2254_p2_carry__0_n_15;
  wire [3:0]icmp_ln141_10_fu_2254_p2_carry__1_0;
  wire icmp_ln141_10_fu_2254_p2_carry__1_i_5_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__1_i_6_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__1_i_7_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__1_i_8_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__1_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__1_n_13;
  wire icmp_ln141_10_fu_2254_p2_carry__1_n_14;
  wire icmp_ln141_10_fu_2254_p2_carry__1_n_15;
  wire [3:0]icmp_ln141_10_fu_2254_p2_carry__2_0;
  wire icmp_ln141_10_fu_2254_p2_carry__2_i_1_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__2_i_2_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__2_i_3_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__2_i_4_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__2_i_5_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__2_i_6_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__2_i_7_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__2_i_8_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry__2_n_13;
  wire icmp_ln141_10_fu_2254_p2_carry__2_n_14;
  wire icmp_ln141_10_fu_2254_p2_carry__2_n_15;
  wire icmp_ln141_10_fu_2254_p2_carry_i_2_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry_i_3_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry_i_4_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry_i_5_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry_i_6_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry_i_7_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry_i_8_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry_n_12;
  wire icmp_ln141_10_fu_2254_p2_carry_n_13;
  wire icmp_ln141_10_fu_2254_p2_carry_n_14;
  wire icmp_ln141_10_fu_2254_p2_carry_n_15;
  wire \icmp_ln141_1_reg_2628[0]_i_1_n_12 ;
  wire \icmp_ln141_1_reg_2628[0]_i_2_n_12 ;
  wire \icmp_ln141_1_reg_2628[0]_i_3_n_12 ;
  wire \icmp_ln141_1_reg_2628[0]_i_4_n_12 ;
  wire \icmp_ln141_1_reg_2628[0]_i_5_n_12 ;
  wire \icmp_ln141_1_reg_2628_reg_n_12_[0] ;
  wire icmp_ln141_2_fu_968_p2;
  wire icmp_ln141_2_fu_968_p2_carry__0_i_1_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__0_i_2_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__0_i_3_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__0_i_4_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__0_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__0_n_13;
  wire icmp_ln141_2_fu_968_p2_carry__0_n_14;
  wire icmp_ln141_2_fu_968_p2_carry__0_n_15;
  wire [3:0]icmp_ln141_2_fu_968_p2_carry__1_0;
  wire icmp_ln141_2_fu_968_p2_carry__1_i_1_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__1_i_2_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__1_i_3_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__1_i_4_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__1_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__1_n_13;
  wire icmp_ln141_2_fu_968_p2_carry__1_n_14;
  wire icmp_ln141_2_fu_968_p2_carry__1_n_15;
  wire icmp_ln141_2_fu_968_p2_carry__2_i_1_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__2_i_2_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__2_i_3_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__2_i_4_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__2_i_5_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__2_i_6_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__2_i_7_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__2_i_8_n_12;
  wire icmp_ln141_2_fu_968_p2_carry__2_n_13;
  wire icmp_ln141_2_fu_968_p2_carry__2_n_14;
  wire icmp_ln141_2_fu_968_p2_carry__2_n_15;
  wire icmp_ln141_2_fu_968_p2_carry_i_1_n_12;
  wire icmp_ln141_2_fu_968_p2_carry_i_2_n_12;
  wire icmp_ln141_2_fu_968_p2_carry_i_3_n_12;
  wire icmp_ln141_2_fu_968_p2_carry_i_4_n_12;
  wire icmp_ln141_2_fu_968_p2_carry_i_8_n_12;
  wire icmp_ln141_2_fu_968_p2_carry_n_12;
  wire icmp_ln141_2_fu_968_p2_carry_n_13;
  wire icmp_ln141_2_fu_968_p2_carry_n_14;
  wire icmp_ln141_2_fu_968_p2_carry_n_15;
  wire icmp_ln141_2_reg_2650;
  wire [3:0]\icmp_ln141_2_reg_2650_reg[0]_0 ;
  wire \icmp_ln141_3_reg_2660[0]_i_1_n_12 ;
  wire \icmp_ln141_3_reg_2660[0]_i_2_n_12 ;
  wire \icmp_ln141_3_reg_2660[0]_i_3_n_12 ;
  wire \icmp_ln141_3_reg_2660[0]_i_4_n_12 ;
  wire \icmp_ln141_3_reg_2660[0]_i_5_n_12 ;
  wire \icmp_ln141_3_reg_2660_reg_n_12_[0] ;
  wire icmp_ln141_4_fu_1856_p2;
  wire icmp_ln141_4_fu_1856_p2_carry__0_i_1_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_i_2_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_i_3_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_i_4_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_i_5_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_i_6_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_i_7_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_i_8_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__0_n_13;
  wire icmp_ln141_4_fu_1856_p2_carry__0_n_14;
  wire icmp_ln141_4_fu_1856_p2_carry__0_n_15;
  wire icmp_ln141_4_fu_1856_p2_carry__1_i_1_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_i_2_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_i_3_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_i_4_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_i_5_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_i_6_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_i_7_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_i_8_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__1_n_13;
  wire icmp_ln141_4_fu_1856_p2_carry__1_n_14;
  wire icmp_ln141_4_fu_1856_p2_carry__1_n_15;
  wire icmp_ln141_4_fu_1856_p2_carry__2_i_1_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__2_i_2_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__2_i_3_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__2_i_4_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__2_i_5_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__2_i_6_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__2_i_7_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__2_i_8_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry__2_n_13;
  wire icmp_ln141_4_fu_1856_p2_carry__2_n_14;
  wire icmp_ln141_4_fu_1856_p2_carry__2_n_15;
  wire icmp_ln141_4_fu_1856_p2_carry_i_1_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_i_2_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_i_3_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_i_4_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_i_5_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_i_6_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_i_7_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_i_8_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_n_12;
  wire icmp_ln141_4_fu_1856_p2_carry_n_13;
  wire icmp_ln141_4_fu_1856_p2_carry_n_14;
  wire icmp_ln141_4_fu_1856_p2_carry_n_15;
  wire icmp_ln141_6_fu_1998_p2;
  wire icmp_ln141_6_fu_1998_p2_carry__0_i_1_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_i_2_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_i_3_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_i_4_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_i_5_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_i_6_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_i_7_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_i_8_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__0_n_13;
  wire icmp_ln141_6_fu_1998_p2_carry__0_n_14;
  wire icmp_ln141_6_fu_1998_p2_carry__0_n_15;
  wire icmp_ln141_6_fu_1998_p2_carry__1_i_1_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_i_2_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_i_3_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_i_4_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_i_5_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_i_6_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_i_7_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_i_8_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__1_n_13;
  wire icmp_ln141_6_fu_1998_p2_carry__1_n_14;
  wire icmp_ln141_6_fu_1998_p2_carry__1_n_15;
  wire icmp_ln141_6_fu_1998_p2_carry__2_i_1_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__2_i_2_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__2_i_3_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__2_i_4_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__2_i_5_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__2_i_6_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__2_i_7_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__2_i_8_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry__2_n_13;
  wire icmp_ln141_6_fu_1998_p2_carry__2_n_14;
  wire icmp_ln141_6_fu_1998_p2_carry__2_n_15;
  wire icmp_ln141_6_fu_1998_p2_carry_i_1_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_i_2_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_i_3_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_i_4_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_i_5_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_i_6_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_i_7_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_i_8_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_n_12;
  wire icmp_ln141_6_fu_1998_p2_carry_n_13;
  wire icmp_ln141_6_fu_1998_p2_carry_n_14;
  wire icmp_ln141_6_fu_1998_p2_carry_n_15;
  wire icmp_ln141_8_fu_2126_p2;
  wire icmp_ln141_8_fu_2126_p2_carry__0_i_1_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_i_2_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_i_3_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_i_4_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_i_5_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_i_6_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_i_7_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_i_8_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__0_n_13;
  wire icmp_ln141_8_fu_2126_p2_carry__0_n_14;
  wire icmp_ln141_8_fu_2126_p2_carry__0_n_15;
  wire icmp_ln141_8_fu_2126_p2_carry__1_i_1_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_i_2_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_i_3_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_i_4_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_i_5_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_i_6_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_i_7_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_i_8_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__1_n_13;
  wire icmp_ln141_8_fu_2126_p2_carry__1_n_14;
  wire icmp_ln141_8_fu_2126_p2_carry__1_n_15;
  wire icmp_ln141_8_fu_2126_p2_carry__2_i_1_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__2_i_2_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__2_i_3_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__2_i_4_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__2_i_5_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__2_i_6_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__2_i_7_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__2_i_8_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry__2_n_13;
  wire icmp_ln141_8_fu_2126_p2_carry__2_n_14;
  wire icmp_ln141_8_fu_2126_p2_carry__2_n_15;
  wire icmp_ln141_8_fu_2126_p2_carry_i_1_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_i_2_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_i_3_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_i_4_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_i_5_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_i_6_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_i_7_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_i_8_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_n_12;
  wire icmp_ln141_8_fu_2126_p2_carry_n_13;
  wire icmp_ln141_8_fu_2126_p2_carry_n_14;
  wire icmp_ln141_8_fu_2126_p2_carry_n_15;
  wire icmp_ln141_fu_754_p2;
  wire icmp_ln141_fu_754_p2_carry__0_i_5_n_12;
  wire icmp_ln141_fu_754_p2_carry__0_i_6_n_12;
  wire icmp_ln141_fu_754_p2_carry__0_i_7_n_12;
  wire icmp_ln141_fu_754_p2_carry__0_i_8_n_12;
  wire icmp_ln141_fu_754_p2_carry__0_n_12;
  wire icmp_ln141_fu_754_p2_carry__0_n_13;
  wire icmp_ln141_fu_754_p2_carry__0_n_14;
  wire icmp_ln141_fu_754_p2_carry__0_n_15;
  wire [3:0]icmp_ln141_fu_754_p2_carry__1_0;
  wire icmp_ln141_fu_754_p2_carry__1_i_5_n_12;
  wire icmp_ln141_fu_754_p2_carry__1_i_6_n_12;
  wire icmp_ln141_fu_754_p2_carry__1_i_7_n_12;
  wire icmp_ln141_fu_754_p2_carry__1_i_8_n_12;
  wire icmp_ln141_fu_754_p2_carry__1_n_12;
  wire icmp_ln141_fu_754_p2_carry__1_n_13;
  wire icmp_ln141_fu_754_p2_carry__1_n_14;
  wire icmp_ln141_fu_754_p2_carry__1_n_15;
  wire icmp_ln141_fu_754_p2_carry__2_i_1_n_12;
  wire icmp_ln141_fu_754_p2_carry__2_i_2_n_12;
  wire icmp_ln141_fu_754_p2_carry__2_i_3_n_12;
  wire icmp_ln141_fu_754_p2_carry__2_i_4_n_12;
  wire icmp_ln141_fu_754_p2_carry__2_i_5_n_12;
  wire icmp_ln141_fu_754_p2_carry__2_i_6_n_12;
  wire icmp_ln141_fu_754_p2_carry__2_i_7_n_12;
  wire icmp_ln141_fu_754_p2_carry__2_i_8_n_12;
  wire icmp_ln141_fu_754_p2_carry__2_n_13;
  wire icmp_ln141_fu_754_p2_carry__2_n_14;
  wire icmp_ln141_fu_754_p2_carry__2_n_15;
  wire icmp_ln141_fu_754_p2_carry_i_5_n_12;
  wire icmp_ln141_fu_754_p2_carry_i_6_n_12;
  wire icmp_ln141_fu_754_p2_carry_i_7_n_12;
  wire icmp_ln141_fu_754_p2_carry_i_8_n_12;
  wire icmp_ln141_fu_754_p2_carry_n_12;
  wire icmp_ln141_fu_754_p2_carry_n_13;
  wire icmp_ln141_fu_754_p2_carry_n_14;
  wire icmp_ln141_fu_754_p2_carry_n_15;
  wire icmp_ln141_reg_2618;
  wire [3:0]\icmp_ln141_reg_2618_reg[0]_0 ;
  wire icmp_ln149_2_reg_2774;
  wire \icmp_ln149_2_reg_2774[0]_i_1_n_12 ;
  wire icmp_ln87_fu_430_p2;
  wire icmp_ln87_fu_430_p2_carry__0_n_12;
  wire icmp_ln87_fu_430_p2_carry__0_n_13;
  wire icmp_ln87_fu_430_p2_carry__0_n_14;
  wire icmp_ln87_fu_430_p2_carry__0_n_15;
  wire icmp_ln87_fu_430_p2_carry__1_n_12;
  wire icmp_ln87_fu_430_p2_carry__1_n_13;
  wire icmp_ln87_fu_430_p2_carry__1_n_14;
  wire icmp_ln87_fu_430_p2_carry__1_n_15;
  wire icmp_ln87_fu_430_p2_carry__2_n_13;
  wire icmp_ln87_fu_430_p2_carry__2_n_14;
  wire icmp_ln87_fu_430_p2_carry__2_n_15;
  wire icmp_ln87_fu_430_p2_carry_n_12;
  wire icmp_ln87_fu_430_p2_carry_n_13;
  wire icmp_ln87_fu_430_p2_carry_n_14;
  wire icmp_ln87_fu_430_p2_carry_n_15;
  wire icmp_ln87_reg_2508;
  wire [31:0]\icmp_ln87_reg_2508_reg[0]_0 ;
  wire icmp_ln87_reg_515;
  wire [18:0]in;
  wire [7:0]inStream_dout;
  wire inStream_empty_n;
  wire [1:0]len_18_fu_924_p3;
  wire \len_18_reg_2633_reg[2]_0 ;
  wire \len_18_reg_2633_reg[2]_1 ;
  wire \len_18_reg_2633_reg_n_12_[0] ;
  wire \len_18_reg_2633_reg_n_12_[1] ;
  wire [1:0]len_28_reg_2670;
  wire [1:0]\len_28_reg_2670_reg[1]_0 ;
  wire [1:0]len_40_reg_2696;
  wire [1:0]\len_40_reg_2696_reg[1]_0 ;
  wire [1:0]len_52_reg_2722;
  wire [1:0]\len_52_reg_2722_reg[1]_0 ;
  wire [1:0]len_64_reg_2748;
  wire [1:0]\len_64_reg_2748_reg[1]_0 ;
  wire [1:0]len_6_fu_710_p3;
  wire \len_6_reg_2601_reg[2]_0 ;
  wire \len_6_reg_2601_reg[2]_1 ;
  wire \len_6_reg_2601_reg_n_12_[0] ;
  wire \len_6_reg_2601_reg_n_12_[1] ;
  wire [2:0]len_75_fu_2054_p3;
  wire [2:0]len_75_reg_2790;
  wire \len_75_reg_2790[2]_i_11_n_12 ;
  wire \len_75_reg_2790[2]_i_12_n_12 ;
  wire \len_75_reg_2790[2]_i_14_n_12 ;
  wire \len_75_reg_2790[2]_i_19_n_12 ;
  wire \len_75_reg_2790[2]_i_20_n_12 ;
  wire \len_75_reg_2790[2]_i_21_n_12 ;
  wire \len_75_reg_2790[2]_i_22_n_12 ;
  wire \len_75_reg_2790[2]_i_23_n_12 ;
  wire \len_75_reg_2790[2]_i_24_n_12 ;
  wire \len_75_reg_2790[2]_i_25_n_12 ;
  wire \len_75_reg_2790[2]_i_26_n_12 ;
  wire \len_75_reg_2790[2]_i_27_n_12 ;
  wire \len_75_reg_2790[2]_i_28_n_12 ;
  wire \len_75_reg_2790[2]_i_29_n_12 ;
  wire \len_75_reg_2790[2]_i_2_n_12 ;
  wire \len_75_reg_2790[2]_i_30_n_12 ;
  wire \len_75_reg_2790[2]_i_31_n_12 ;
  wire \len_75_reg_2790[2]_i_32_n_12 ;
  wire \len_75_reg_2790[2]_i_33_n_12 ;
  wire \len_75_reg_2790[2]_i_34_n_12 ;
  wire \len_75_reg_2790[2]_i_35_n_12 ;
  wire \len_75_reg_2790[2]_i_36_n_12 ;
  wire \len_75_reg_2790[2]_i_37_n_12 ;
  wire \len_75_reg_2790[2]_i_38_n_12 ;
  wire \len_75_reg_2790[2]_i_3_n_12 ;
  wire \len_75_reg_2790[2]_i_40_n_12 ;
  wire \len_75_reg_2790[2]_i_41_n_12 ;
  wire \len_75_reg_2790[2]_i_42_n_12 ;
  wire \len_75_reg_2790[2]_i_43_n_12 ;
  wire \len_75_reg_2790[2]_i_44_n_12 ;
  wire \len_75_reg_2790[2]_i_45_n_12 ;
  wire \len_75_reg_2790[2]_i_46_n_12 ;
  wire \len_75_reg_2790[2]_i_47_n_12 ;
  wire \len_75_reg_2790[2]_i_48_n_12 ;
  wire \len_75_reg_2790[2]_i_49_n_12 ;
  wire \len_75_reg_2790[2]_i_4_n_12 ;
  wire \len_75_reg_2790[2]_i_50_n_12 ;
  wire \len_75_reg_2790[2]_i_51_n_12 ;
  wire \len_75_reg_2790[2]_i_52_n_12 ;
  wire \len_75_reg_2790[2]_i_53_n_12 ;
  wire \len_75_reg_2790[2]_i_54_n_12 ;
  wire \len_75_reg_2790[2]_i_55_n_12 ;
  wire \len_75_reg_2790[2]_i_57_n_12 ;
  wire \len_75_reg_2790[2]_i_58_n_12 ;
  wire \len_75_reg_2790[2]_i_59_n_12 ;
  wire \len_75_reg_2790[2]_i_5_n_12 ;
  wire \len_75_reg_2790[2]_i_60_n_12 ;
  wire \len_75_reg_2790[2]_i_62_n_12 ;
  wire \len_75_reg_2790[2]_i_63_n_12 ;
  wire \len_75_reg_2790[2]_i_64_n_12 ;
  wire \len_75_reg_2790[2]_i_65_n_12 ;
  wire \len_75_reg_2790[2]_i_67_n_12 ;
  wire \len_75_reg_2790[2]_i_68_n_12 ;
  wire \len_75_reg_2790[2]_i_69_n_12 ;
  wire \len_75_reg_2790[2]_i_6_n_12 ;
  wire \len_75_reg_2790[2]_i_70_n_12 ;
  wire \len_75_reg_2790[2]_i_71_n_12 ;
  wire \len_75_reg_2790[2]_i_72_n_12 ;
  wire \len_75_reg_2790[2]_i_73_n_12 ;
  wire \len_75_reg_2790[2]_i_74_n_12 ;
  wire \len_75_reg_2790[2]_i_7_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_10_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_10_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_10_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_13_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_13_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_13_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_13_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_15_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_15_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_15_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_15_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_16_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_16_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_16_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_16_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_17_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_17_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_17_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_18_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_18_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_18_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_18_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_39_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_39_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_39_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_39_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_56_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_56_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_56_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_56_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_61_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_61_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_61_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_61_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_66_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_66_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_66_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_66_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_8_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_8_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_8_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_8_n_15 ;
  wire \len_75_reg_2790_reg[2]_i_9_n_12 ;
  wire \len_75_reg_2790_reg[2]_i_9_n_13 ;
  wire \len_75_reg_2790_reg[2]_i_9_n_14 ;
  wire \len_75_reg_2790_reg[2]_i_9_n_15 ;
  wire [2:0]len_76_fu_2182_p3;
  wire [2:0]len_76_reg_2801;
  wire \len_76_reg_2801[2]_i_10_n_12 ;
  wire \len_76_reg_2801[2]_i_13_n_12 ;
  wire \len_76_reg_2801[2]_i_17_n_12 ;
  wire \len_76_reg_2801[2]_i_19_n_12 ;
  wire \len_76_reg_2801[2]_i_21_n_12 ;
  wire \len_76_reg_2801[2]_i_22_n_12 ;
  wire \len_76_reg_2801[2]_i_23_n_12 ;
  wire \len_76_reg_2801[2]_i_24_n_12 ;
  wire \len_76_reg_2801[2]_i_25_n_12 ;
  wire \len_76_reg_2801[2]_i_26_n_12 ;
  wire \len_76_reg_2801[2]_i_27_n_12 ;
  wire \len_76_reg_2801[2]_i_28_n_12 ;
  wire \len_76_reg_2801[2]_i_29_n_12 ;
  wire \len_76_reg_2801[2]_i_2_n_12 ;
  wire \len_76_reg_2801[2]_i_30_n_12 ;
  wire \len_76_reg_2801[2]_i_31_n_12 ;
  wire \len_76_reg_2801[2]_i_32_n_12 ;
  wire \len_76_reg_2801[2]_i_33_n_12 ;
  wire \len_76_reg_2801[2]_i_34_n_12 ;
  wire \len_76_reg_2801[2]_i_35_n_12 ;
  wire \len_76_reg_2801[2]_i_36_n_12 ;
  wire \len_76_reg_2801[2]_i_37_n_12 ;
  wire \len_76_reg_2801[2]_i_38_n_12 ;
  wire \len_76_reg_2801[2]_i_3_n_12 ;
  wire \len_76_reg_2801[2]_i_40_n_12 ;
  wire \len_76_reg_2801[2]_i_41_n_12 ;
  wire \len_76_reg_2801[2]_i_42_n_12 ;
  wire \len_76_reg_2801[2]_i_43_n_12 ;
  wire \len_76_reg_2801[2]_i_44_n_12 ;
  wire \len_76_reg_2801[2]_i_45_n_12 ;
  wire \len_76_reg_2801[2]_i_46_n_12 ;
  wire \len_76_reg_2801[2]_i_47_n_12 ;
  wire \len_76_reg_2801[2]_i_48_n_12 ;
  wire \len_76_reg_2801[2]_i_49_n_12 ;
  wire \len_76_reg_2801[2]_i_4_n_12 ;
  wire \len_76_reg_2801[2]_i_50_n_12 ;
  wire \len_76_reg_2801[2]_i_51_n_12 ;
  wire \len_76_reg_2801[2]_i_52_n_12 ;
  wire \len_76_reg_2801[2]_i_53_n_12 ;
  wire \len_76_reg_2801[2]_i_54_n_12 ;
  wire \len_76_reg_2801[2]_i_55_n_12 ;
  wire \len_76_reg_2801[2]_i_57_n_12 ;
  wire \len_76_reg_2801[2]_i_58_n_12 ;
  wire \len_76_reg_2801[2]_i_59_n_12 ;
  wire \len_76_reg_2801[2]_i_5_n_12 ;
  wire \len_76_reg_2801[2]_i_60_n_12 ;
  wire \len_76_reg_2801[2]_i_62_n_12 ;
  wire \len_76_reg_2801[2]_i_63_n_12 ;
  wire \len_76_reg_2801[2]_i_64_n_12 ;
  wire \len_76_reg_2801[2]_i_65_n_12 ;
  wire \len_76_reg_2801[2]_i_67_n_12 ;
  wire \len_76_reg_2801[2]_i_68_n_12 ;
  wire \len_76_reg_2801[2]_i_69_n_12 ;
  wire \len_76_reg_2801[2]_i_6_n_12 ;
  wire \len_76_reg_2801[2]_i_70_n_12 ;
  wire \len_76_reg_2801[2]_i_71_n_12 ;
  wire \len_76_reg_2801[2]_i_72_n_12 ;
  wire \len_76_reg_2801[2]_i_73_n_12 ;
  wire \len_76_reg_2801[2]_i_74_n_12 ;
  wire \len_76_reg_2801[2]_i_7_n_12 ;
  wire \len_76_reg_2801[2]_i_9_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_11_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_11_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_11_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_11_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_12_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_12_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_12_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_12_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_14_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_14_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_14_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_15_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_15_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_15_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_15_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_16_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_16_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_16_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_16_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_18_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_18_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_18_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_18_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_20_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_20_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_20_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_39_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_39_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_39_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_39_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_56_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_56_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_56_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_56_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_61_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_61_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_61_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_61_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_66_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_66_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_66_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_66_n_15 ;
  wire \len_76_reg_2801_reg[2]_i_8_n_12 ;
  wire \len_76_reg_2801_reg[2]_i_8_n_13 ;
  wire \len_76_reg_2801_reg[2]_i_8_n_14 ;
  wire \len_76_reg_2801_reg[2]_i_8_n_15 ;
  wire [2:0]len_77_fu_2310_p3;
  wire [2:0]len_77_reg_2812;
  wire \len_77_reg_2812[2]_i_10_n_12 ;
  wire \len_77_reg_2812[2]_i_12_n_12 ;
  wire \len_77_reg_2812[2]_i_17_n_12 ;
  wire \len_77_reg_2812[2]_i_18_n_12 ;
  wire \len_77_reg_2812[2]_i_20_n_12 ;
  wire \len_77_reg_2812[2]_i_21_n_12 ;
  wire \len_77_reg_2812[2]_i_22_n_12 ;
  wire \len_77_reg_2812[2]_i_23_n_12 ;
  wire \len_77_reg_2812[2]_i_25_n_12 ;
  wire \len_77_reg_2812[2]_i_26_n_12 ;
  wire \len_77_reg_2812[2]_i_27_n_12 ;
  wire \len_77_reg_2812[2]_i_28_n_12 ;
  wire \len_77_reg_2812[2]_i_29_n_12 ;
  wire \len_77_reg_2812[2]_i_2_n_12 ;
  wire \len_77_reg_2812[2]_i_30_n_12 ;
  wire \len_77_reg_2812[2]_i_32_n_12 ;
  wire \len_77_reg_2812[2]_i_33_n_12 ;
  wire \len_77_reg_2812[2]_i_34_n_12 ;
  wire \len_77_reg_2812[2]_i_35_n_12 ;
  wire \len_77_reg_2812[2]_i_36_n_12 ;
  wire \len_77_reg_2812[2]_i_37_n_12 ;
  wire \len_77_reg_2812[2]_i_38_n_12 ;
  wire \len_77_reg_2812[2]_i_39_n_12 ;
  wire \len_77_reg_2812[2]_i_3_n_12 ;
  wire \len_77_reg_2812[2]_i_40_n_12 ;
  wire \len_77_reg_2812[2]_i_41_n_12 ;
  wire \len_77_reg_2812[2]_i_42_n_12 ;
  wire \len_77_reg_2812[2]_i_43_n_12 ;
  wire \len_77_reg_2812[2]_i_44_n_12 ;
  wire \len_77_reg_2812[2]_i_45_n_12 ;
  wire \len_77_reg_2812[2]_i_46_n_12 ;
  wire \len_77_reg_2812[2]_i_47_n_12 ;
  wire \len_77_reg_2812[2]_i_48_n_12 ;
  wire \len_77_reg_2812[2]_i_49_n_12 ;
  wire \len_77_reg_2812[2]_i_4_n_12 ;
  wire \len_77_reg_2812[2]_i_50_n_12 ;
  wire \len_77_reg_2812[2]_i_51_n_12 ;
  wire \len_77_reg_2812[2]_i_52_n_12 ;
  wire \len_77_reg_2812[2]_i_53_n_12 ;
  wire \len_77_reg_2812[2]_i_54_n_12 ;
  wire \len_77_reg_2812[2]_i_55_n_12 ;
  wire \len_77_reg_2812[2]_i_57_n_12 ;
  wire \len_77_reg_2812[2]_i_58_n_12 ;
  wire \len_77_reg_2812[2]_i_59_n_12 ;
  wire \len_77_reg_2812[2]_i_5_n_12 ;
  wire \len_77_reg_2812[2]_i_60_n_12 ;
  wire \len_77_reg_2812[2]_i_62_n_12 ;
  wire \len_77_reg_2812[2]_i_63_n_12 ;
  wire \len_77_reg_2812[2]_i_64_n_12 ;
  wire \len_77_reg_2812[2]_i_65_n_12 ;
  wire \len_77_reg_2812[2]_i_67_n_12 ;
  wire \len_77_reg_2812[2]_i_68_n_12 ;
  wire \len_77_reg_2812[2]_i_69_n_12 ;
  wire \len_77_reg_2812[2]_i_6_n_12 ;
  wire \len_77_reg_2812[2]_i_70_n_12 ;
  wire \len_77_reg_2812[2]_i_71_n_12 ;
  wire \len_77_reg_2812[2]_i_72_n_12 ;
  wire \len_77_reg_2812[2]_i_73_n_12 ;
  wire \len_77_reg_2812[2]_i_74_n_12 ;
  wire \len_77_reg_2812[2]_i_7_n_12 ;
  wire \len_77_reg_2812[2]_i_9_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_11_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_11_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_11_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_11_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_13_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_13_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_13_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_13_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_14_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_14_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_14_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_15_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_15_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_15_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_15_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_16_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_16_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_16_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_16_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_19_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_19_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_19_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_19_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_24_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_24_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_24_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_31_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_31_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_31_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_31_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_56_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_56_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_56_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_56_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_61_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_61_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_61_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_61_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_66_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_66_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_66_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_66_n_15 ;
  wire \len_77_reg_2812_reg[2]_i_8_n_12 ;
  wire \len_77_reg_2812_reg[2]_i_8_n_13 ;
  wire \len_77_reg_2812_reg[2]_i_8_n_14 ;
  wire \len_77_reg_2812_reg[2]_i_8_n_15 ;
  wire [2:0]match_length_4_fu_1926_p3;
  wire [2:0]match_length_4_reg_2779;
  wire \match_length_4_reg_2779[0]_i_2_n_12 ;
  wire \match_length_4_reg_2779[0]_i_3_n_12 ;
  wire \match_length_4_reg_2779[0]_i_4_n_12 ;
  wire \match_length_4_reg_2779[0]_i_5_n_12 ;
  wire \match_length_4_reg_2779[0]_i_6_n_12 ;
  wire \match_length_4_reg_2779[1]_i_2_n_12 ;
  wire \match_length_4_reg_2779[1]_i_3_n_12 ;
  wire \match_length_4_reg_2779[1]_i_4_n_12 ;
  wire \match_length_4_reg_2779[1]_i_5_n_12 ;
  wire \match_length_4_reg_2779[2]_i_10_n_12 ;
  wire \match_length_4_reg_2779[2]_i_11_n_12 ;
  wire \match_length_4_reg_2779[2]_i_12_n_12 ;
  wire \match_length_4_reg_2779[2]_i_13_n_12 ;
  wire \match_length_4_reg_2779[2]_i_14_n_12 ;
  wire \match_length_4_reg_2779[2]_i_15_n_12 ;
  wire \match_length_4_reg_2779[2]_i_17_n_12 ;
  wire \match_length_4_reg_2779[2]_i_18_n_12 ;
  wire \match_length_4_reg_2779[2]_i_20_n_12 ;
  wire \match_length_4_reg_2779[2]_i_24_n_12 ;
  wire \match_length_4_reg_2779[2]_i_25_n_12 ;
  wire \match_length_4_reg_2779[2]_i_26_n_12 ;
  wire \match_length_4_reg_2779[2]_i_27_n_12 ;
  wire \match_length_4_reg_2779[2]_i_28_n_12 ;
  wire \match_length_4_reg_2779[2]_i_29_n_12 ;
  wire \match_length_4_reg_2779[2]_i_2_n_12 ;
  wire \match_length_4_reg_2779[2]_i_30_n_12 ;
  wire \match_length_4_reg_2779[2]_i_32_n_12 ;
  wire \match_length_4_reg_2779[2]_i_33_n_12 ;
  wire \match_length_4_reg_2779[2]_i_34_n_12 ;
  wire \match_length_4_reg_2779[2]_i_35_n_12 ;
  wire \match_length_4_reg_2779[2]_i_36_n_12 ;
  wire \match_length_4_reg_2779[2]_i_38_n_12 ;
  wire \match_length_4_reg_2779[2]_i_39_n_12 ;
  wire \match_length_4_reg_2779[2]_i_3_n_12 ;
  wire \match_length_4_reg_2779[2]_i_40_n_12 ;
  wire \match_length_4_reg_2779[2]_i_41_n_12 ;
  wire \match_length_4_reg_2779[2]_i_42_n_12 ;
  wire \match_length_4_reg_2779[2]_i_44_n_12 ;
  wire \match_length_4_reg_2779[2]_i_45_n_12 ;
  wire \match_length_4_reg_2779[2]_i_46_n_12 ;
  wire \match_length_4_reg_2779[2]_i_47_n_12 ;
  wire \match_length_4_reg_2779[2]_i_48_n_12 ;
  wire \match_length_4_reg_2779[2]_i_49_n_12 ;
  wire \match_length_4_reg_2779[2]_i_4_n_12 ;
  wire \match_length_4_reg_2779[2]_i_50_n_12 ;
  wire \match_length_4_reg_2779[2]_i_51_n_12 ;
  wire \match_length_4_reg_2779[2]_i_53_n_12 ;
  wire \match_length_4_reg_2779[2]_i_54_n_12 ;
  wire \match_length_4_reg_2779[2]_i_55_n_12 ;
  wire \match_length_4_reg_2779[2]_i_56_n_12 ;
  wire \match_length_4_reg_2779[2]_i_57_n_12 ;
  wire \match_length_4_reg_2779[2]_i_58_n_12 ;
  wire \match_length_4_reg_2779[2]_i_59_n_12 ;
  wire \match_length_4_reg_2779[2]_i_5_n_12 ;
  wire \match_length_4_reg_2779[2]_i_60_n_12 ;
  wire \match_length_4_reg_2779[2]_i_61_n_12 ;
  wire \match_length_4_reg_2779[2]_i_62_n_12 ;
  wire \match_length_4_reg_2779[2]_i_63_n_12 ;
  wire \match_length_4_reg_2779[2]_i_64_n_12 ;
  wire \match_length_4_reg_2779[2]_i_66_n_12 ;
  wire \match_length_4_reg_2779[2]_i_67_n_12 ;
  wire \match_length_4_reg_2779[2]_i_68_n_12 ;
  wire \match_length_4_reg_2779[2]_i_69_n_12 ;
  wire \match_length_4_reg_2779[2]_i_6_n_12 ;
  wire \match_length_4_reg_2779[2]_i_70_n_12 ;
  wire \match_length_4_reg_2779[2]_i_71_n_12 ;
  wire \match_length_4_reg_2779[2]_i_72_n_12 ;
  wire \match_length_4_reg_2779[2]_i_73_n_12 ;
  wire \match_length_4_reg_2779[2]_i_75_n_12 ;
  wire \match_length_4_reg_2779[2]_i_76_n_12 ;
  wire \match_length_4_reg_2779[2]_i_77_n_12 ;
  wire \match_length_4_reg_2779[2]_i_78_n_12 ;
  wire \match_length_4_reg_2779[2]_i_7_n_12 ;
  wire \match_length_4_reg_2779[2]_i_80_n_12 ;
  wire \match_length_4_reg_2779[2]_i_81_n_12 ;
  wire \match_length_4_reg_2779[2]_i_82_n_12 ;
  wire \match_length_4_reg_2779[2]_i_83_n_12 ;
  wire \match_length_4_reg_2779[2]_i_84_n_12 ;
  wire \match_length_4_reg_2779[2]_i_85_n_12 ;
  wire \match_length_4_reg_2779[2]_i_86_n_12 ;
  wire \match_length_4_reg_2779[2]_i_87_n_12 ;
  wire \match_length_4_reg_2779[2]_i_8_n_12 ;
  wire \match_length_4_reg_2779[2]_i_9_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_16_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_16_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_16_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_16_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_19_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_19_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_19_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_19_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_21_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_21_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_21_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_21_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_22_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_22_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_22_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_23_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_23_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_23_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_23_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_31_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_31_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_31_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_37_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_37_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_37_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_37_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_43_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_43_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_43_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_43_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_52_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_52_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_52_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_52_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_65_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_65_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_65_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_65_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_74_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_74_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_74_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_74_n_15 ;
  wire \match_length_4_reg_2779_reg[2]_i_79_n_12 ;
  wire \match_length_4_reg_2779_reg[2]_i_79_n_13 ;
  wire \match_length_4_reg_2779_reg[2]_i_79_n_14 ;
  wire \match_length_4_reg_2779_reg[2]_i_79_n_15 ;
  wire match_offset_1_fu_1743_p2_carry__0_i_1_n_12;
  wire match_offset_1_fu_1743_p2_carry__0_i_2_n_12;
  wire match_offset_1_fu_1743_p2_carry__0_i_3_n_12;
  wire match_offset_1_fu_1743_p2_carry__0_i_4_n_12;
  wire match_offset_1_fu_1743_p2_carry__0_n_12;
  wire match_offset_1_fu_1743_p2_carry__0_n_13;
  wire match_offset_1_fu_1743_p2_carry__0_n_14;
  wire match_offset_1_fu_1743_p2_carry__0_n_15;
  wire match_offset_1_fu_1743_p2_carry__0_n_16;
  wire match_offset_1_fu_1743_p2_carry__0_n_17;
  wire match_offset_1_fu_1743_p2_carry__0_n_18;
  wire match_offset_1_fu_1743_p2_carry__0_n_19;
  wire match_offset_1_fu_1743_p2_carry__1_i_1_n_12;
  wire match_offset_1_fu_1743_p2_carry__1_i_2_n_12;
  wire match_offset_1_fu_1743_p2_carry__1_i_3_n_12;
  wire match_offset_1_fu_1743_p2_carry__1_i_4_n_12;
  wire match_offset_1_fu_1743_p2_carry__1_n_12;
  wire match_offset_1_fu_1743_p2_carry__1_n_13;
  wire match_offset_1_fu_1743_p2_carry__1_n_14;
  wire match_offset_1_fu_1743_p2_carry__1_n_15;
  wire match_offset_1_fu_1743_p2_carry__1_n_16;
  wire match_offset_1_fu_1743_p2_carry__1_n_17;
  wire match_offset_1_fu_1743_p2_carry__1_n_18;
  wire match_offset_1_fu_1743_p2_carry__1_n_19;
  wire match_offset_1_fu_1743_p2_carry__2_i_1_n_12;
  wire match_offset_1_fu_1743_p2_carry__2_i_2_n_12;
  wire match_offset_1_fu_1743_p2_carry__2_i_3_n_12;
  wire match_offset_1_fu_1743_p2_carry__2_i_4_n_12;
  wire match_offset_1_fu_1743_p2_carry__2_n_12;
  wire match_offset_1_fu_1743_p2_carry__2_n_13;
  wire match_offset_1_fu_1743_p2_carry__2_n_14;
  wire match_offset_1_fu_1743_p2_carry__2_n_15;
  wire match_offset_1_fu_1743_p2_carry__2_n_16;
  wire match_offset_1_fu_1743_p2_carry__2_n_17;
  wire match_offset_1_fu_1743_p2_carry__2_n_18;
  wire match_offset_1_fu_1743_p2_carry__2_n_19;
  wire match_offset_1_fu_1743_p2_carry__3_i_1_n_12;
  wire match_offset_1_fu_1743_p2_carry__3_i_2_n_12;
  wire match_offset_1_fu_1743_p2_carry__3_i_3_n_12;
  wire match_offset_1_fu_1743_p2_carry__3_i_4_n_12;
  wire match_offset_1_fu_1743_p2_carry__3_n_12;
  wire match_offset_1_fu_1743_p2_carry__3_n_13;
  wire match_offset_1_fu_1743_p2_carry__3_n_14;
  wire match_offset_1_fu_1743_p2_carry__3_n_15;
  wire match_offset_1_fu_1743_p2_carry__3_n_16;
  wire match_offset_1_fu_1743_p2_carry__3_n_17;
  wire match_offset_1_fu_1743_p2_carry__3_n_18;
  wire match_offset_1_fu_1743_p2_carry__3_n_19;
  wire match_offset_1_fu_1743_p2_carry__4_i_1_n_12;
  wire match_offset_1_fu_1743_p2_carry__4_i_2_n_12;
  wire match_offset_1_fu_1743_p2_carry__4_i_3_n_12;
  wire match_offset_1_fu_1743_p2_carry__4_i_4_n_12;
  wire match_offset_1_fu_1743_p2_carry__4_n_12;
  wire match_offset_1_fu_1743_p2_carry__4_n_13;
  wire match_offset_1_fu_1743_p2_carry__4_n_14;
  wire match_offset_1_fu_1743_p2_carry__4_n_15;
  wire match_offset_1_fu_1743_p2_carry__4_n_16;
  wire match_offset_1_fu_1743_p2_carry__4_n_17;
  wire match_offset_1_fu_1743_p2_carry__4_n_18;
  wire match_offset_1_fu_1743_p2_carry__4_n_19;
  wire match_offset_1_fu_1743_p2_carry__5_i_1_n_12;
  wire match_offset_1_fu_1743_p2_carry__5_i_2_n_12;
  wire match_offset_1_fu_1743_p2_carry__5_i_3_n_12;
  wire match_offset_1_fu_1743_p2_carry__5_i_4_n_12;
  wire match_offset_1_fu_1743_p2_carry__5_n_12;
  wire match_offset_1_fu_1743_p2_carry__5_n_13;
  wire match_offset_1_fu_1743_p2_carry__5_n_14;
  wire match_offset_1_fu_1743_p2_carry__5_n_15;
  wire match_offset_1_fu_1743_p2_carry__5_n_16;
  wire match_offset_1_fu_1743_p2_carry__5_n_17;
  wire match_offset_1_fu_1743_p2_carry__5_n_18;
  wire match_offset_1_fu_1743_p2_carry__5_n_19;
  wire match_offset_1_fu_1743_p2_carry__6_i_1_n_12;
  wire match_offset_1_fu_1743_p2_carry__6_i_2_n_12;
  wire match_offset_1_fu_1743_p2_carry__6_i_3_n_12;
  wire match_offset_1_fu_1743_p2_carry__6_n_14;
  wire match_offset_1_fu_1743_p2_carry__6_n_15;
  wire match_offset_1_fu_1743_p2_carry__6_n_17;
  wire match_offset_1_fu_1743_p2_carry__6_n_18;
  wire match_offset_1_fu_1743_p2_carry__6_n_19;
  wire match_offset_1_fu_1743_p2_carry_i_1_n_12;
  wire match_offset_1_fu_1743_p2_carry_i_2_n_12;
  wire match_offset_1_fu_1743_p2_carry_i_3_n_12;
  wire match_offset_1_fu_1743_p2_carry_i_4_n_12;
  wire match_offset_1_fu_1743_p2_carry_n_12;
  wire match_offset_1_fu_1743_p2_carry_n_13;
  wire match_offset_1_fu_1743_p2_carry_n_14;
  wire match_offset_1_fu_1743_p2_carry_n_15;
  wire match_offset_1_fu_1743_p2_carry_n_16;
  wire match_offset_1_fu_1743_p2_carry_n_17;
  wire match_offset_1_fu_1743_p2_carry_n_18;
  wire match_offset_1_fu_1743_p2_carry_n_19;
  wire [15:0]match_offset_2_fu_1882_p2;
  wire [31:16]match_offset_2_fu_1882_p2__0;
  wire [15:0]match_offset_2_reg_2769;
  wire \match_offset_2_reg_2769[11]_i_2_n_12 ;
  wire \match_offset_2_reg_2769[11]_i_3_n_12 ;
  wire \match_offset_2_reg_2769[11]_i_4_n_12 ;
  wire \match_offset_2_reg_2769[11]_i_5_n_12 ;
  wire \match_offset_2_reg_2769[15]_i_2_n_12 ;
  wire \match_offset_2_reg_2769[15]_i_3_n_12 ;
  wire \match_offset_2_reg_2769[15]_i_4_n_12 ;
  wire \match_offset_2_reg_2769[15]_i_5_n_12 ;
  wire \match_offset_2_reg_2769[3]_i_2_n_12 ;
  wire \match_offset_2_reg_2769[3]_i_3_n_12 ;
  wire \match_offset_2_reg_2769[3]_i_4_n_12 ;
  wire \match_offset_2_reg_2769[3]_i_5_n_12 ;
  wire \match_offset_2_reg_2769[7]_i_2_n_12 ;
  wire \match_offset_2_reg_2769[7]_i_3_n_12 ;
  wire \match_offset_2_reg_2769[7]_i_4_n_12 ;
  wire \match_offset_2_reg_2769[7]_i_5_n_12 ;
  wire \match_offset_2_reg_2769_reg[11]_i_1_n_12 ;
  wire \match_offset_2_reg_2769_reg[11]_i_1_n_13 ;
  wire \match_offset_2_reg_2769_reg[11]_i_1_n_14 ;
  wire \match_offset_2_reg_2769_reg[11]_i_1_n_15 ;
  wire \match_offset_2_reg_2769_reg[15]_i_1_n_12 ;
  wire \match_offset_2_reg_2769_reg[15]_i_1_n_13 ;
  wire \match_offset_2_reg_2769_reg[15]_i_1_n_14 ;
  wire \match_offset_2_reg_2769_reg[15]_i_1_n_15 ;
  wire \match_offset_2_reg_2769_reg[3]_i_1_n_12 ;
  wire \match_offset_2_reg_2769_reg[3]_i_1_n_13 ;
  wire \match_offset_2_reg_2769_reg[3]_i_1_n_14 ;
  wire \match_offset_2_reg_2769_reg[3]_i_1_n_15 ;
  wire \match_offset_2_reg_2769_reg[7]_i_1_n_12 ;
  wire \match_offset_2_reg_2769_reg[7]_i_1_n_13 ;
  wire \match_offset_2_reg_2769_reg[7]_i_1_n_14 ;
  wire \match_offset_2_reg_2769_reg[7]_i_1_n_15 ;
  wire [15:0]match_offset_3_fu_2024_p2;
  wire [31:16]match_offset_3_fu_2024_p2__0;
  wire [15:0]match_offset_3_reg_2785;
  wire \match_offset_3_reg_2785[11]_i_2_n_12 ;
  wire \match_offset_3_reg_2785[11]_i_3_n_12 ;
  wire \match_offset_3_reg_2785[11]_i_4_n_12 ;
  wire \match_offset_3_reg_2785[11]_i_5_n_12 ;
  wire \match_offset_3_reg_2785[15]_i_2_n_12 ;
  wire \match_offset_3_reg_2785[15]_i_3_n_12 ;
  wire \match_offset_3_reg_2785[15]_i_4_n_12 ;
  wire \match_offset_3_reg_2785[15]_i_5_n_12 ;
  wire \match_offset_3_reg_2785[3]_i_2_n_12 ;
  wire \match_offset_3_reg_2785[3]_i_3_n_12 ;
  wire \match_offset_3_reg_2785[3]_i_4_n_12 ;
  wire \match_offset_3_reg_2785[3]_i_5_n_12 ;
  wire \match_offset_3_reg_2785[7]_i_2_n_12 ;
  wire \match_offset_3_reg_2785[7]_i_3_n_12 ;
  wire \match_offset_3_reg_2785[7]_i_4_n_12 ;
  wire \match_offset_3_reg_2785[7]_i_5_n_12 ;
  wire \match_offset_3_reg_2785_reg[11]_i_1_n_12 ;
  wire \match_offset_3_reg_2785_reg[11]_i_1_n_13 ;
  wire \match_offset_3_reg_2785_reg[11]_i_1_n_14 ;
  wire \match_offset_3_reg_2785_reg[11]_i_1_n_15 ;
  wire \match_offset_3_reg_2785_reg[15]_i_1_n_12 ;
  wire \match_offset_3_reg_2785_reg[15]_i_1_n_13 ;
  wire \match_offset_3_reg_2785_reg[15]_i_1_n_14 ;
  wire \match_offset_3_reg_2785_reg[15]_i_1_n_15 ;
  wire \match_offset_3_reg_2785_reg[3]_i_1_n_12 ;
  wire \match_offset_3_reg_2785_reg[3]_i_1_n_13 ;
  wire \match_offset_3_reg_2785_reg[3]_i_1_n_14 ;
  wire \match_offset_3_reg_2785_reg[3]_i_1_n_15 ;
  wire \match_offset_3_reg_2785_reg[7]_i_1_n_12 ;
  wire \match_offset_3_reg_2785_reg[7]_i_1_n_13 ;
  wire \match_offset_3_reg_2785_reg[7]_i_1_n_14 ;
  wire \match_offset_3_reg_2785_reg[7]_i_1_n_15 ;
  wire [15:0]match_offset_4_fu_2152_p2;
  wire [31:16]match_offset_4_fu_2152_p2__0;
  wire [15:0]match_offset_4_reg_2796;
  wire \match_offset_4_reg_2796[11]_i_2_n_12 ;
  wire \match_offset_4_reg_2796[11]_i_3_n_12 ;
  wire \match_offset_4_reg_2796[11]_i_4_n_12 ;
  wire \match_offset_4_reg_2796[11]_i_5_n_12 ;
  wire \match_offset_4_reg_2796[15]_i_2_n_12 ;
  wire \match_offset_4_reg_2796[15]_i_3_n_12 ;
  wire \match_offset_4_reg_2796[15]_i_4_n_12 ;
  wire \match_offset_4_reg_2796[15]_i_5_n_12 ;
  wire \match_offset_4_reg_2796[3]_i_2_n_12 ;
  wire \match_offset_4_reg_2796[3]_i_3_n_12 ;
  wire \match_offset_4_reg_2796[3]_i_4_n_12 ;
  wire \match_offset_4_reg_2796[3]_i_5_n_12 ;
  wire \match_offset_4_reg_2796[7]_i_2_n_12 ;
  wire \match_offset_4_reg_2796[7]_i_3_n_12 ;
  wire \match_offset_4_reg_2796[7]_i_4_n_12 ;
  wire \match_offset_4_reg_2796[7]_i_5_n_12 ;
  wire \match_offset_4_reg_2796_reg[11]_i_1_n_12 ;
  wire \match_offset_4_reg_2796_reg[11]_i_1_n_13 ;
  wire \match_offset_4_reg_2796_reg[11]_i_1_n_14 ;
  wire \match_offset_4_reg_2796_reg[11]_i_1_n_15 ;
  wire \match_offset_4_reg_2796_reg[15]_i_1_n_12 ;
  wire \match_offset_4_reg_2796_reg[15]_i_1_n_13 ;
  wire \match_offset_4_reg_2796_reg[15]_i_1_n_14 ;
  wire \match_offset_4_reg_2796_reg[15]_i_1_n_15 ;
  wire \match_offset_4_reg_2796_reg[3]_i_1_n_12 ;
  wire \match_offset_4_reg_2796_reg[3]_i_1_n_13 ;
  wire \match_offset_4_reg_2796_reg[3]_i_1_n_14 ;
  wire \match_offset_4_reg_2796_reg[3]_i_1_n_15 ;
  wire \match_offset_4_reg_2796_reg[7]_i_1_n_12 ;
  wire \match_offset_4_reg_2796_reg[7]_i_1_n_13 ;
  wire \match_offset_4_reg_2796_reg[7]_i_1_n_14 ;
  wire \match_offset_4_reg_2796_reg[7]_i_1_n_15 ;
  wire [15:0]match_offset_5_fu_2280_p2;
  wire [31:16]match_offset_5_fu_2280_p2__0;
  wire [15:0]match_offset_5_reg_2807;
  wire \match_offset_5_reg_2807[11]_i_2_n_12 ;
  wire \match_offset_5_reg_2807[11]_i_3_n_12 ;
  wire \match_offset_5_reg_2807[11]_i_4_n_12 ;
  wire \match_offset_5_reg_2807[11]_i_5_n_12 ;
  wire \match_offset_5_reg_2807[15]_i_2_n_12 ;
  wire \match_offset_5_reg_2807[15]_i_3_n_12 ;
  wire \match_offset_5_reg_2807[15]_i_4_n_12 ;
  wire \match_offset_5_reg_2807[15]_i_5_n_12 ;
  wire \match_offset_5_reg_2807[3]_i_2_n_12 ;
  wire \match_offset_5_reg_2807[3]_i_3_n_12 ;
  wire \match_offset_5_reg_2807[3]_i_4_n_12 ;
  wire \match_offset_5_reg_2807[3]_i_5_n_12 ;
  wire \match_offset_5_reg_2807[7]_i_2_n_12 ;
  wire \match_offset_5_reg_2807[7]_i_3_n_12 ;
  wire \match_offset_5_reg_2807[7]_i_4_n_12 ;
  wire \match_offset_5_reg_2807[7]_i_5_n_12 ;
  wire \match_offset_5_reg_2807_reg[11]_i_1_n_12 ;
  wire \match_offset_5_reg_2807_reg[11]_i_1_n_13 ;
  wire \match_offset_5_reg_2807_reg[11]_i_1_n_14 ;
  wire \match_offset_5_reg_2807_reg[11]_i_1_n_15 ;
  wire \match_offset_5_reg_2807_reg[15]_i_1_n_12 ;
  wire \match_offset_5_reg_2807_reg[15]_i_1_n_13 ;
  wire \match_offset_5_reg_2807_reg[15]_i_1_n_14 ;
  wire \match_offset_5_reg_2807_reg[15]_i_1_n_15 ;
  wire \match_offset_5_reg_2807_reg[3]_i_1_n_12 ;
  wire \match_offset_5_reg_2807_reg[3]_i_1_n_13 ;
  wire \match_offset_5_reg_2807_reg[3]_i_1_n_14 ;
  wire \match_offset_5_reg_2807_reg[3]_i_1_n_15 ;
  wire \match_offset_5_reg_2807_reg[7]_i_1_n_12 ;
  wire \match_offset_5_reg_2807_reg[7]_i_1_n_13 ;
  wire \match_offset_5_reg_2807_reg[7]_i_1_n_14 ;
  wire \match_offset_5_reg_2807_reg[7]_i_1_n_15 ;
  wire match_offset_fu_1665_p2_carry__0_i_1_n_12;
  wire match_offset_fu_1665_p2_carry__0_i_2_n_12;
  wire match_offset_fu_1665_p2_carry__0_i_3_n_12;
  wire match_offset_fu_1665_p2_carry__0_i_4_n_12;
  wire match_offset_fu_1665_p2_carry__0_n_12;
  wire match_offset_fu_1665_p2_carry__0_n_13;
  wire match_offset_fu_1665_p2_carry__0_n_14;
  wire match_offset_fu_1665_p2_carry__0_n_15;
  wire match_offset_fu_1665_p2_carry__0_n_16;
  wire match_offset_fu_1665_p2_carry__0_n_17;
  wire match_offset_fu_1665_p2_carry__0_n_18;
  wire match_offset_fu_1665_p2_carry__0_n_19;
  wire match_offset_fu_1665_p2_carry__1_i_1_n_12;
  wire match_offset_fu_1665_p2_carry__1_i_2_n_12;
  wire match_offset_fu_1665_p2_carry__1_i_3_n_12;
  wire match_offset_fu_1665_p2_carry__1_i_4_n_12;
  wire match_offset_fu_1665_p2_carry__1_n_12;
  wire match_offset_fu_1665_p2_carry__1_n_13;
  wire match_offset_fu_1665_p2_carry__1_n_14;
  wire match_offset_fu_1665_p2_carry__1_n_15;
  wire match_offset_fu_1665_p2_carry__1_n_16;
  wire match_offset_fu_1665_p2_carry__1_n_17;
  wire match_offset_fu_1665_p2_carry__1_n_18;
  wire match_offset_fu_1665_p2_carry__1_n_19;
  wire match_offset_fu_1665_p2_carry__2_i_1_n_12;
  wire match_offset_fu_1665_p2_carry__2_i_2_n_12;
  wire match_offset_fu_1665_p2_carry__2_i_3_n_12;
  wire match_offset_fu_1665_p2_carry__2_i_4_n_12;
  wire match_offset_fu_1665_p2_carry__2_n_12;
  wire match_offset_fu_1665_p2_carry__2_n_13;
  wire match_offset_fu_1665_p2_carry__2_n_14;
  wire match_offset_fu_1665_p2_carry__2_n_15;
  wire match_offset_fu_1665_p2_carry__2_n_16;
  wire match_offset_fu_1665_p2_carry__2_n_17;
  wire match_offset_fu_1665_p2_carry__2_n_18;
  wire match_offset_fu_1665_p2_carry__2_n_19;
  wire match_offset_fu_1665_p2_carry__3_i_1_n_12;
  wire match_offset_fu_1665_p2_carry__3_i_2_n_12;
  wire match_offset_fu_1665_p2_carry__3_i_3_n_12;
  wire match_offset_fu_1665_p2_carry__3_i_4_n_12;
  wire match_offset_fu_1665_p2_carry__3_n_12;
  wire match_offset_fu_1665_p2_carry__3_n_13;
  wire match_offset_fu_1665_p2_carry__3_n_14;
  wire match_offset_fu_1665_p2_carry__3_n_15;
  wire match_offset_fu_1665_p2_carry__3_n_16;
  wire match_offset_fu_1665_p2_carry__3_n_17;
  wire match_offset_fu_1665_p2_carry__3_n_18;
  wire match_offset_fu_1665_p2_carry__3_n_19;
  wire match_offset_fu_1665_p2_carry__4_i_1_n_12;
  wire match_offset_fu_1665_p2_carry__4_i_2_n_12;
  wire match_offset_fu_1665_p2_carry__4_i_3_n_12;
  wire match_offset_fu_1665_p2_carry__4_i_4_n_12;
  wire match_offset_fu_1665_p2_carry__4_n_12;
  wire match_offset_fu_1665_p2_carry__4_n_13;
  wire match_offset_fu_1665_p2_carry__4_n_14;
  wire match_offset_fu_1665_p2_carry__4_n_15;
  wire match_offset_fu_1665_p2_carry__4_n_16;
  wire match_offset_fu_1665_p2_carry__4_n_17;
  wire match_offset_fu_1665_p2_carry__4_n_18;
  wire match_offset_fu_1665_p2_carry__4_n_19;
  wire match_offset_fu_1665_p2_carry__5_i_1_n_12;
  wire match_offset_fu_1665_p2_carry__5_i_2_n_12;
  wire match_offset_fu_1665_p2_carry__5_i_3_n_12;
  wire match_offset_fu_1665_p2_carry__5_i_4_n_12;
  wire match_offset_fu_1665_p2_carry__5_n_12;
  wire match_offset_fu_1665_p2_carry__5_n_13;
  wire match_offset_fu_1665_p2_carry__5_n_14;
  wire match_offset_fu_1665_p2_carry__5_n_15;
  wire match_offset_fu_1665_p2_carry__5_n_16;
  wire match_offset_fu_1665_p2_carry__5_n_17;
  wire match_offset_fu_1665_p2_carry__5_n_18;
  wire match_offset_fu_1665_p2_carry__5_n_19;
  wire match_offset_fu_1665_p2_carry__6_i_1_n_12;
  wire match_offset_fu_1665_p2_carry__6_i_2_n_12;
  wire match_offset_fu_1665_p2_carry__6_i_3_n_12;
  wire match_offset_fu_1665_p2_carry__6_n_14;
  wire match_offset_fu_1665_p2_carry__6_n_15;
  wire match_offset_fu_1665_p2_carry__6_n_17;
  wire match_offset_fu_1665_p2_carry__6_n_18;
  wire match_offset_fu_1665_p2_carry__6_n_19;
  wire match_offset_fu_1665_p2_carry_i_1_n_12;
  wire match_offset_fu_1665_p2_carry_i_2_n_12;
  wire match_offset_fu_1665_p2_carry_i_3_n_12;
  wire match_offset_fu_1665_p2_carry_i_4_n_12;
  wire match_offset_fu_1665_p2_carry_n_12;
  wire match_offset_fu_1665_p2_carry_n_13;
  wire match_offset_fu_1665_p2_carry_n_14;
  wire match_offset_fu_1665_p2_carry_n_15;
  wire match_offset_fu_1665_p2_carry_n_16;
  wire match_offset_fu_1665_p2_carry_n_17;
  wire match_offset_fu_1665_p2_carry_n_18;
  wire match_offset_fu_1665_p2_carry_n_19;
  wire present_window_11_fu_276;
  wire [7:0]\present_window_11_fu_276_reg[7]_0 ;
  wire [7:0]present_window_11_load_reg_2560_pp0_iter2_reg;
  wire [7:0]\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 ;
  wire [7:0]\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 ;
  wire [7:2]present_window_14_fu_288;
  wire [1:0]\present_window_14_fu_288_reg[1]_0 ;
  wire [7:0]\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 ;
  wire [7:0]present_window_15_fu_292__0;
  wire [7:0]\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 ;
  wire [7:0]present_window_1_loc_fu_104;
  wire [7:0]present_window_2_loc_fu_108;
  wire [7:0]present_window_3_loc_fu_112;
  wire [7:0]present_window_4_loc_fu_116;
  wire [7:0]present_window_loc_fu_100;
  wire push_0;
  wire [148:0]q1;
  wire ram_reg_23;
  wire [3:0]ram_reg_23_0;
  wire ram_reg_23_1;
  wire ram_reg_23_2;
  wire ram_reg_23_3;
  wire ram_reg_23_4;
  wire ram_reg_23_5;
  wire ram_reg_23_6;
  wire [15:0]sel0;
  wire \select_ln149_4_reg_2818[0]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[10]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[11]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[12]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[13]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[14]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_10_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_11_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_12_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_13_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_2_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_3_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_4_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_5_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_6_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_7_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_8_n_12 ;
  wire \select_ln149_4_reg_2818[15]_i_9_n_12 ;
  wire \select_ln149_4_reg_2818[1]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[2]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[3]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[4]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[5]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[6]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[7]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[8]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818[9]_i_1_n_12 ;
  wire \select_ln149_4_reg_2818_reg_n_12_[0] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[10] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[11] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[12] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[13] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[14] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[15] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[1] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[2] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[3] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[4] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[5] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[6] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[7] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[8] ;
  wire \select_ln149_4_reg_2818_reg_n_12_[9] ;
  wire [10:3]shl_ln109_1_fu_474_p3;
  wire [9:2]shl_ln109_2_fu_482_p3;
  wire [31:0]sub_ln141_1_fu_974_p24_out;
  wire sub_ln141_1_fu_974_p2_carry__0_i_1_n_12;
  wire sub_ln141_1_fu_974_p2_carry__0_i_2_n_12;
  wire sub_ln141_1_fu_974_p2_carry__0_i_3_n_12;
  wire sub_ln141_1_fu_974_p2_carry__0_i_4_n_12;
  wire sub_ln141_1_fu_974_p2_carry__0_n_12;
  wire sub_ln141_1_fu_974_p2_carry__0_n_13;
  wire sub_ln141_1_fu_974_p2_carry__0_n_14;
  wire sub_ln141_1_fu_974_p2_carry__0_n_15;
  wire sub_ln141_1_fu_974_p2_carry__1_i_1_n_12;
  wire sub_ln141_1_fu_974_p2_carry__1_i_2_n_12;
  wire sub_ln141_1_fu_974_p2_carry__1_i_3_n_12;
  wire sub_ln141_1_fu_974_p2_carry__1_i_4_n_12;
  wire sub_ln141_1_fu_974_p2_carry__1_n_12;
  wire sub_ln141_1_fu_974_p2_carry__1_n_13;
  wire sub_ln141_1_fu_974_p2_carry__1_n_14;
  wire sub_ln141_1_fu_974_p2_carry__1_n_15;
  wire sub_ln141_1_fu_974_p2_carry__2_i_1_n_12;
  wire sub_ln141_1_fu_974_p2_carry__2_i_2_n_12;
  wire sub_ln141_1_fu_974_p2_carry__2_i_3_n_12;
  wire sub_ln141_1_fu_974_p2_carry__2_i_4_n_12;
  wire sub_ln141_1_fu_974_p2_carry__2_n_12;
  wire sub_ln141_1_fu_974_p2_carry__2_n_13;
  wire sub_ln141_1_fu_974_p2_carry__2_n_14;
  wire sub_ln141_1_fu_974_p2_carry__2_n_15;
  wire sub_ln141_1_fu_974_p2_carry__3_i_1_n_12;
  wire sub_ln141_1_fu_974_p2_carry__3_i_2_n_12;
  wire sub_ln141_1_fu_974_p2_carry__3_i_3_n_12;
  wire sub_ln141_1_fu_974_p2_carry__3_i_4_n_12;
  wire sub_ln141_1_fu_974_p2_carry__3_n_12;
  wire sub_ln141_1_fu_974_p2_carry__3_n_13;
  wire sub_ln141_1_fu_974_p2_carry__3_n_14;
  wire sub_ln141_1_fu_974_p2_carry__3_n_15;
  wire sub_ln141_1_fu_974_p2_carry__4_i_1_n_12;
  wire sub_ln141_1_fu_974_p2_carry__4_i_2_n_12;
  wire sub_ln141_1_fu_974_p2_carry__4_i_3_n_12;
  wire sub_ln141_1_fu_974_p2_carry__4_i_4_n_12;
  wire sub_ln141_1_fu_974_p2_carry__4_n_12;
  wire sub_ln141_1_fu_974_p2_carry__4_n_13;
  wire sub_ln141_1_fu_974_p2_carry__4_n_14;
  wire sub_ln141_1_fu_974_p2_carry__4_n_15;
  wire sub_ln141_1_fu_974_p2_carry__5_i_1_n_12;
  wire sub_ln141_1_fu_974_p2_carry__5_i_2_n_12;
  wire sub_ln141_1_fu_974_p2_carry__5_i_3_n_12;
  wire sub_ln141_1_fu_974_p2_carry__5_i_4_n_12;
  wire sub_ln141_1_fu_974_p2_carry__5_n_12;
  wire sub_ln141_1_fu_974_p2_carry__5_n_13;
  wire sub_ln141_1_fu_974_p2_carry__5_n_14;
  wire sub_ln141_1_fu_974_p2_carry__5_n_15;
  wire sub_ln141_1_fu_974_p2_carry__6_i_1_n_12;
  wire sub_ln141_1_fu_974_p2_carry__6_i_2_n_12;
  wire sub_ln141_1_fu_974_p2_carry__6_i_3_n_12;
  wire sub_ln141_1_fu_974_p2_carry__6_i_4_n_12;
  wire sub_ln141_1_fu_974_p2_carry__6_n_13;
  wire sub_ln141_1_fu_974_p2_carry__6_n_14;
  wire sub_ln141_1_fu_974_p2_carry__6_n_15;
  wire sub_ln141_1_fu_974_p2_carry_i_1_n_12;
  wire sub_ln141_1_fu_974_p2_carry_i_4_n_12;
  wire sub_ln141_1_fu_974_p2_carry_i_5_n_12;
  wire sub_ln141_1_fu_974_p2_carry_n_12;
  wire sub_ln141_1_fu_974_p2_carry_n_13;
  wire sub_ln141_1_fu_974_p2_carry_n_14;
  wire sub_ln141_1_fu_974_p2_carry_n_15;
  wire [31:0]sub_ln141_1_reg_2655;
  wire [3:0]\sub_ln141_1_reg_2655_reg[11]_0 ;
  wire [3:0]\sub_ln141_1_reg_2655_reg[15]_0 ;
  wire [3:0]\sub_ln141_1_reg_2655_reg[19]_0 ;
  wire [3:0]\sub_ln141_1_reg_2655_reg[23]_0 ;
  wire [1:0]\sub_ln141_1_reg_2655_reg[3]_0 ;
  wire [3:0]\sub_ln141_1_reg_2655_reg[7]_0 ;
  wire [31:16]sub_ln141_2_fu_1861_p23_out;
  wire [31:16]sub_ln141_3_fu_2003_p22_out;
  wire [31:16]sub_ln141_4_fu_2131_p21_out;
  wire [31:16]sub_ln141_5_fu_2259_p20_out;
  wire sub_ln141_fu_760_p2_carry__0_i_1_n_12;
  wire sub_ln141_fu_760_p2_carry__0_i_2_n_12;
  wire sub_ln141_fu_760_p2_carry__0_i_3_n_12;
  wire sub_ln141_fu_760_p2_carry__0_i_4_n_12;
  wire sub_ln141_fu_760_p2_carry__0_n_12;
  wire sub_ln141_fu_760_p2_carry__0_n_13;
  wire sub_ln141_fu_760_p2_carry__0_n_14;
  wire sub_ln141_fu_760_p2_carry__0_n_15;
  wire sub_ln141_fu_760_p2_carry__0_n_16;
  wire sub_ln141_fu_760_p2_carry__0_n_17;
  wire sub_ln141_fu_760_p2_carry__0_n_18;
  wire sub_ln141_fu_760_p2_carry__0_n_19;
  wire sub_ln141_fu_760_p2_carry__1_i_1_n_12;
  wire sub_ln141_fu_760_p2_carry__1_i_2_n_12;
  wire sub_ln141_fu_760_p2_carry__1_i_3_n_12;
  wire sub_ln141_fu_760_p2_carry__1_i_4_n_12;
  wire sub_ln141_fu_760_p2_carry__1_n_12;
  wire sub_ln141_fu_760_p2_carry__1_n_13;
  wire sub_ln141_fu_760_p2_carry__1_n_14;
  wire sub_ln141_fu_760_p2_carry__1_n_15;
  wire sub_ln141_fu_760_p2_carry__1_n_16;
  wire sub_ln141_fu_760_p2_carry__1_n_17;
  wire sub_ln141_fu_760_p2_carry__1_n_18;
  wire sub_ln141_fu_760_p2_carry__1_n_19;
  wire sub_ln141_fu_760_p2_carry__2_i_1_n_12;
  wire sub_ln141_fu_760_p2_carry__2_i_2_n_12;
  wire sub_ln141_fu_760_p2_carry__2_i_3_n_12;
  wire sub_ln141_fu_760_p2_carry__2_i_4_n_12;
  wire sub_ln141_fu_760_p2_carry__2_n_12;
  wire sub_ln141_fu_760_p2_carry__2_n_13;
  wire sub_ln141_fu_760_p2_carry__2_n_14;
  wire sub_ln141_fu_760_p2_carry__2_n_15;
  wire sub_ln141_fu_760_p2_carry__2_n_16;
  wire sub_ln141_fu_760_p2_carry__2_n_17;
  wire sub_ln141_fu_760_p2_carry__2_n_18;
  wire sub_ln141_fu_760_p2_carry__2_n_19;
  wire sub_ln141_fu_760_p2_carry__3_i_1_n_12;
  wire sub_ln141_fu_760_p2_carry__3_i_2_n_12;
  wire sub_ln141_fu_760_p2_carry__3_i_3_n_12;
  wire sub_ln141_fu_760_p2_carry__3_i_4_n_12;
  wire sub_ln141_fu_760_p2_carry__3_n_12;
  wire sub_ln141_fu_760_p2_carry__3_n_13;
  wire sub_ln141_fu_760_p2_carry__3_n_14;
  wire sub_ln141_fu_760_p2_carry__3_n_15;
  wire sub_ln141_fu_760_p2_carry__4_i_1_n_12;
  wire sub_ln141_fu_760_p2_carry__4_i_2_n_12;
  wire sub_ln141_fu_760_p2_carry__4_i_3_n_12;
  wire sub_ln141_fu_760_p2_carry__4_i_4_n_12;
  wire sub_ln141_fu_760_p2_carry__4_n_12;
  wire sub_ln141_fu_760_p2_carry__4_n_13;
  wire sub_ln141_fu_760_p2_carry__4_n_14;
  wire sub_ln141_fu_760_p2_carry__4_n_15;
  wire sub_ln141_fu_760_p2_carry__5_i_1_n_12;
  wire sub_ln141_fu_760_p2_carry__5_i_2_n_12;
  wire sub_ln141_fu_760_p2_carry__5_i_3_n_12;
  wire sub_ln141_fu_760_p2_carry__5_i_4_n_12;
  wire sub_ln141_fu_760_p2_carry__5_n_12;
  wire sub_ln141_fu_760_p2_carry__5_n_13;
  wire sub_ln141_fu_760_p2_carry__5_n_14;
  wire sub_ln141_fu_760_p2_carry__5_n_15;
  wire sub_ln141_fu_760_p2_carry__6_i_1_n_12;
  wire sub_ln141_fu_760_p2_carry__6_i_2_n_12;
  wire sub_ln141_fu_760_p2_carry__6_i_3_n_12;
  wire sub_ln141_fu_760_p2_carry__6_i_4_n_12;
  wire sub_ln141_fu_760_p2_carry__6_n_13;
  wire sub_ln141_fu_760_p2_carry__6_n_14;
  wire sub_ln141_fu_760_p2_carry__6_n_15;
  wire sub_ln141_fu_760_p2_carry_i_1_n_12;
  wire sub_ln141_fu_760_p2_carry_i_4_n_12;
  wire sub_ln141_fu_760_p2_carry_i_5_n_12;
  wire sub_ln141_fu_760_p2_carry_n_12;
  wire sub_ln141_fu_760_p2_carry_n_13;
  wire sub_ln141_fu_760_p2_carry_n_14;
  wire sub_ln141_fu_760_p2_carry_n_15;
  wire sub_ln141_fu_760_p2_carry_n_16;
  wire sub_ln141_fu_760_p2_carry_n_17;
  wire sub_ln141_fu_760_p2_carry_n_18;
  wire sub_ln141_fu_760_p2_carry_n_19;
  wire [31:0]sub_ln141_reg_2623;
  wire [3:0]\sub_ln141_reg_2623_reg[11]_0 ;
  wire [3:0]\sub_ln141_reg_2623_reg[15]_0 ;
  wire [3:0]\sub_ln141_reg_2623_reg[19]_0 ;
  wire [3:0]\sub_ln141_reg_2623_reg[23]_0 ;
  wire [1:0]\sub_ln141_reg_2623_reg[3]_0 ;
  wire [3:0]\sub_ln141_reg_2623_reg[7]_0 ;
  wire [31:24]trunc_ln121_fu_555_p1;
  wire [3:2]NLW_currIdx_fu_546_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_currIdx_fu_546_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_10_fu_2254_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_10_fu_2254_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_10_fu_2254_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_10_fu_2254_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_2_fu_968_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_2_fu_968_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_2_fu_968_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_2_fu_968_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_4_fu_1856_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_4_fu_1856_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_4_fu_1856_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_4_fu_1856_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_6_fu_1998_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_6_fu_1998_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_6_fu_1998_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_6_fu_1998_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_8_fu_2126_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_8_fu_2126_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_8_fu_2126_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_8_fu_2126_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_fu_754_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_fu_754_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_fu_754_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln141_fu_754_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln87_fu_430_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln87_fu_430_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln87_fu_430_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln87_fu_430_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_len_75_reg_2790_reg[2]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_len_75_reg_2790_reg[2]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_len_75_reg_2790_reg[2]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_len_75_reg_2790_reg[2]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_len_75_reg_2790_reg[2]_i_61_O_UNCONNECTED ;
  wire [3:0]\NLW_len_75_reg_2790_reg[2]_i_66_O_UNCONNECTED ;
  wire [3:3]\NLW_len_76_reg_2801_reg[2]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_len_76_reg_2801_reg[2]_i_20_CO_UNCONNECTED ;
  wire [3:0]\NLW_len_76_reg_2801_reg[2]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_len_76_reg_2801_reg[2]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_len_76_reg_2801_reg[2]_i_61_O_UNCONNECTED ;
  wire [3:0]\NLW_len_76_reg_2801_reg[2]_i_66_O_UNCONNECTED ;
  wire [3:3]\NLW_len_77_reg_2812_reg[2]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_len_77_reg_2812_reg[2]_i_24_CO_UNCONNECTED ;
  wire [3:0]\NLW_len_77_reg_2812_reg[2]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_len_77_reg_2812_reg[2]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_len_77_reg_2812_reg[2]_i_61_O_UNCONNECTED ;
  wire [3:0]\NLW_len_77_reg_2812_reg[2]_i_66_O_UNCONNECTED ;
  wire [3:3]\NLW_match_length_4_reg_2779_reg[2]_i_22_CO_UNCONNECTED ;
  wire [3:3]\NLW_match_length_4_reg_2779_reg[2]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_match_length_4_reg_2779_reg[2]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_match_length_4_reg_2779_reg[2]_i_65_O_UNCONNECTED ;
  wire [3:0]\NLW_match_length_4_reg_2779_reg[2]_i_74_O_UNCONNECTED ;
  wire [3:0]\NLW_match_length_4_reg_2779_reg[2]_i_79_O_UNCONNECTED ;
  wire [3:2]NLW_match_offset_1_fu_1743_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_match_offset_1_fu_1743_p2_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_match_offset_fu_1665_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_match_offset_fu_1665_p2_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_sub_ln141_1_fu_974_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_ln141_fu_760_p2_carry__6_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBA8A00008A8A0000)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][0]_srl8_i_3_n_12 ),
        .I1(\compare_window_16_reg_317_reg[0]_0 ),
        .I2(\compare_window_16_reg_317_reg[0] [4]),
        .I3(inStream_empty_n),
        .I4(compressdStream_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(push_0));
  LUT6 #(
    .INIT(64'h88F0880088008800)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(compressdStream_full_n),
        .I1(\SRL_SIG_reg[7][0]_srl8_i_1_0 ),
        .I2(\compare_window_16_reg_317_reg[0] [2]),
        .I3(\compare_window_16_reg_317_reg[0] [3]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\SRL_SIG_reg[7][0]_srl8_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \SRL_SIG_reg[7][10]_srl8_i_1 
       (.I0(\compare_window_16_reg_317_reg[30] ),
        .I1(len_77_reg_2812[2]),
        .I2(match_length_4_reg_2779[2]),
        .I3(len_75_reg_2790[2]),
        .I4(len_76_reg_2801[2]),
        .O(in[2]));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][16]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[0]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][16]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[0] ),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][16]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[0]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[0]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[0]),
        .O(\SRL_SIG_reg[7][16]_srl8_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG_reg[7][16]_srl8_i_3__0 
       (.I0(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I3(icmp_ln149_2_reg_2774),
        .O(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][17]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[1]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][17]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[1] ),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][17]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[1]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[1]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[1]),
        .O(\SRL_SIG_reg[7][17]_srl8_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \SRL_SIG_reg[7][18]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I1(\select_ln149_4_reg_2818_reg_n_12_[2] ),
        .I2(\SRL_SIG_reg[7][18]_srl8_i_2__0_n_12 ),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h47444777FFFFFFFF)) 
    \SRL_SIG_reg[7][18]_srl8_i_2__0 
       (.I0(match_offset_5_reg_2807[2]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(match_offset_4_reg_2796[2]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I4(\SRL_SIG_reg[7][18]_srl8_i_3_n_12 ),
        .I5(\compare_window_16_reg_317_reg[30] ),
        .O(\SRL_SIG_reg[7][18]_srl8_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \SRL_SIG_reg[7][18]_srl8_i_3 
       (.I0(match_offset_3_reg_2785[2]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I2(match_offset_2_reg_2769[2]),
        .I3(icmp_ln149_2_reg_2774),
        .O(\SRL_SIG_reg[7][18]_srl8_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][19]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[3]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][19]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[3] ),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][19]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[3]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[3]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[3]),
        .O(\SRL_SIG_reg[7][19]_srl8_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \SRL_SIG_reg[7][20]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I1(\select_ln149_4_reg_2818_reg_n_12_[4] ),
        .I2(\SRL_SIG_reg[7][20]_srl8_i_2__0_n_12 ),
        .O(in[7]));
  LUT6 #(
    .INIT(64'h47444777FFFFFFFF)) 
    \SRL_SIG_reg[7][20]_srl8_i_2__0 
       (.I0(match_offset_5_reg_2807[4]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(match_offset_4_reg_2796[4]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I4(\SRL_SIG_reg[7][20]_srl8_i_3_n_12 ),
        .I5(\compare_window_16_reg_317_reg[30] ),
        .O(\SRL_SIG_reg[7][20]_srl8_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \SRL_SIG_reg[7][20]_srl8_i_3 
       (.I0(match_offset_3_reg_2785[4]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I2(match_offset_2_reg_2769[4]),
        .I3(icmp_ln149_2_reg_2774),
        .O(\SRL_SIG_reg[7][20]_srl8_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \SRL_SIG_reg[7][21]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I1(\select_ln149_4_reg_2818_reg_n_12_[5] ),
        .I2(\SRL_SIG_reg[7][21]_srl8_i_2__0_n_12 ),
        .O(in[8]));
  LUT6 #(
    .INIT(64'h47444777FFFFFFFF)) 
    \SRL_SIG_reg[7][21]_srl8_i_2__0 
       (.I0(match_offset_5_reg_2807[5]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(match_offset_4_reg_2796[5]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I4(\SRL_SIG_reg[7][21]_srl8_i_3_n_12 ),
        .I5(\compare_window_16_reg_317_reg[30] ),
        .O(\SRL_SIG_reg[7][21]_srl8_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \SRL_SIG_reg[7][21]_srl8_i_3 
       (.I0(match_offset_3_reg_2785[5]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I2(match_offset_2_reg_2769[5]),
        .I3(icmp_ln149_2_reg_2774),
        .O(\SRL_SIG_reg[7][21]_srl8_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \SRL_SIG_reg[7][22]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I1(\select_ln149_4_reg_2818_reg_n_12_[6] ),
        .I2(\SRL_SIG_reg[7][22]_srl8_i_2__0_n_12 ),
        .O(in[9]));
  LUT6 #(
    .INIT(64'h47444777FFFFFFFF)) 
    \SRL_SIG_reg[7][22]_srl8_i_2__0 
       (.I0(match_offset_5_reg_2807[6]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(match_offset_4_reg_2796[6]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I4(\SRL_SIG_reg[7][22]_srl8_i_3_n_12 ),
        .I5(\compare_window_16_reg_317_reg[30] ),
        .O(\SRL_SIG_reg[7][22]_srl8_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \SRL_SIG_reg[7][22]_srl8_i_3 
       (.I0(match_offset_3_reg_2785[6]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I2(match_offset_2_reg_2769[6]),
        .I3(icmp_ln149_2_reg_2774),
        .O(\SRL_SIG_reg[7][22]_srl8_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][23]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[7]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][23]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[7] ),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][23]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[7]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[7]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[7]),
        .O(\SRL_SIG_reg[7][23]_srl8_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \SRL_SIG_reg[7][24]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I1(\select_ln149_4_reg_2818_reg_n_12_[8] ),
        .I2(\SRL_SIG_reg[7][24]_srl8_i_2__0_n_12 ),
        .O(in[11]));
  LUT6 #(
    .INIT(64'h47444777FFFFFFFF)) 
    \SRL_SIG_reg[7][24]_srl8_i_2__0 
       (.I0(match_offset_5_reg_2807[8]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(match_offset_4_reg_2796[8]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I4(\SRL_SIG_reg[7][24]_srl8_i_3_n_12 ),
        .I5(\compare_window_16_reg_317_reg[30] ),
        .O(\SRL_SIG_reg[7][24]_srl8_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \SRL_SIG_reg[7][24]_srl8_i_3 
       (.I0(match_offset_3_reg_2785[8]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I2(match_offset_2_reg_2769[8]),
        .I3(icmp_ln149_2_reg_2774),
        .O(\SRL_SIG_reg[7][24]_srl8_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][25]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[9]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][25]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[9] ),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][25]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[9]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[9]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[9]),
        .O(\SRL_SIG_reg[7][25]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][26]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[10]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][26]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[10] ),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][26]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[10]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[10]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[10]),
        .O(\SRL_SIG_reg[7][26]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][27]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[11]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][27]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[11] ),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][27]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[11]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[11]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[11]),
        .O(\SRL_SIG_reg[7][27]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][28]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[12]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][28]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[12] ),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][28]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[12]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[12]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[12]),
        .O(\SRL_SIG_reg[7][28]_srl8_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \SRL_SIG_reg[7][29]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I1(\select_ln149_4_reg_2818_reg_n_12_[13] ),
        .I2(\SRL_SIG_reg[7][29]_srl8_i_2__0_n_12 ),
        .O(in[16]));
  LUT6 #(
    .INIT(64'h47444777FFFFFFFF)) 
    \SRL_SIG_reg[7][29]_srl8_i_2__0 
       (.I0(match_offset_5_reg_2807[13]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(match_offset_4_reg_2796[13]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I4(\SRL_SIG_reg[7][29]_srl8_i_3_n_12 ),
        .I5(\compare_window_16_reg_317_reg[30] ),
        .O(\SRL_SIG_reg[7][29]_srl8_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \SRL_SIG_reg[7][29]_srl8_i_3 
       (.I0(match_offset_3_reg_2785[13]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I2(match_offset_2_reg_2769[13]),
        .I3(icmp_ln149_2_reg_2774),
        .O(\SRL_SIG_reg[7][29]_srl8_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \SRL_SIG_reg[7][30]_srl8_i_1 
       (.I0(match_offset_5_reg_2807[14]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(\SRL_SIG_reg[7][30]_srl8_i_2_n_12 ),
        .I3(\compare_window_16_reg_317_reg[30] ),
        .I4(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I5(\select_ln149_4_reg_2818_reg_n_12_[14] ),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][30]_srl8_i_2 
       (.I0(match_offset_4_reg_2796[14]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(match_offset_3_reg_2785[14]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_offset_2_reg_2769[14]),
        .O(\SRL_SIG_reg[7][30]_srl8_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \SRL_SIG_reg[7][31]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][16]_srl8_i_3__0_n_12 ),
        .I1(\select_ln149_4_reg_2818_reg_n_12_[15] ),
        .I2(\SRL_SIG_reg[7][31]_srl8_i_2__0_n_12 ),
        .O(in[18]));
  LUT6 #(
    .INIT(64'h47444777FFFFFFFF)) 
    \SRL_SIG_reg[7][31]_srl8_i_2__0 
       (.I0(match_offset_5_reg_2807[15]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I2(match_offset_4_reg_2796[15]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I4(\SRL_SIG_reg[7][31]_srl8_i_3_n_12 ),
        .I5(\compare_window_16_reg_317_reg[30] ),
        .O(\SRL_SIG_reg[7][31]_srl8_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \SRL_SIG_reg[7][31]_srl8_i_3 
       (.I0(match_offset_3_reg_2785[15]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I2(match_offset_2_reg_2769[15]),
        .I3(icmp_ln149_2_reg_2774),
        .O(\SRL_SIG_reg[7][31]_srl8_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \SRL_SIG_reg[7][8]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][8]_srl8_i_2_n_12 ),
        .I1(\compare_window_16_reg_317_reg[30] ),
        .I2(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I3(len_77_reg_2812[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG_reg[7][8]_srl8_i_10 
       (.I0(len_75_reg_2790[2]),
        .I1(match_length_4_reg_2779[2]),
        .O(\SRL_SIG_reg[7][8]_srl8_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][8]_srl8_i_2 
       (.I0(len_76_reg_2801[0]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(len_75_reg_2790[0]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_length_4_reg_2779[0]),
        .O(\SRL_SIG_reg[7][8]_srl8_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF44D444D40000)) 
    \SRL_SIG_reg[7][8]_srl8_i_4 
       (.I0(\SRL_SIG_reg[7][9]_srl8_i_2_n_12 ),
        .I1(len_77_reg_2812[1]),
        .I2(len_77_reg_2812[0]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_2_n_12 ),
        .I4(\SRL_SIG_reg[7][8]_srl8_i_7_n_12 ),
        .I5(len_77_reg_2812[2]),
        .O(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF2B222B220000)) 
    \SRL_SIG_reg[7][8]_srl8_i_5 
       (.I0(len_76_reg_2801[1]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_8_n_12 ),
        .I2(\SRL_SIG_reg[7][8]_srl8_i_9_n_12 ),
        .I3(len_76_reg_2801[0]),
        .I4(len_76_reg_2801[2]),
        .I5(\SRL_SIG_reg[7][8]_srl8_i_10_n_12 ),
        .O(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h44D40000FFFF44D4)) 
    \SRL_SIG_reg[7][8]_srl8_i_6 
       (.I0(match_length_4_reg_2779[1]),
        .I1(len_75_reg_2790[1]),
        .I2(len_75_reg_2790[0]),
        .I3(match_length_4_reg_2779[0]),
        .I4(len_75_reg_2790[2]),
        .I5(match_length_4_reg_2779[2]),
        .O(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \SRL_SIG_reg[7][8]_srl8_i_7 
       (.I0(match_length_4_reg_2779[2]),
        .I1(len_75_reg_2790[2]),
        .I2(len_76_reg_2801[2]),
        .O(\SRL_SIG_reg[7][8]_srl8_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hEACE)) 
    \SRL_SIG_reg[7][8]_srl8_i_8 
       (.I0(match_length_4_reg_2779[1]),
        .I1(len_75_reg_2790[1]),
        .I2(len_75_reg_2790[2]),
        .I3(match_length_4_reg_2779[2]),
        .O(\SRL_SIG_reg[7][8]_srl8_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFBD0FF00F0F0FBD0)) 
    \SRL_SIG_reg[7][8]_srl8_i_9 
       (.I0(match_length_4_reg_2779[1]),
        .I1(len_75_reg_2790[1]),
        .I2(len_75_reg_2790[0]),
        .I3(match_length_4_reg_2779[0]),
        .I4(len_75_reg_2790[2]),
        .I5(match_length_4_reg_2779[2]),
        .O(\SRL_SIG_reg[7][8]_srl8_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \SRL_SIG_reg[7][9]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][9]_srl8_i_2_n_12 ),
        .I1(\compare_window_16_reg_317_reg[30] ),
        .I2(\SRL_SIG_reg[7][8]_srl8_i_4_n_12 ),
        .I3(len_77_reg_2812[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[7][9]_srl8_i_2 
       (.I0(len_76_reg_2801[1]),
        .I1(\SRL_SIG_reg[7][8]_srl8_i_5_n_12 ),
        .I2(len_75_reg_2790[1]),
        .I3(\SRL_SIG_reg[7][8]_srl8_i_6_n_12 ),
        .I4(match_length_4_reg_2779[1]),
        .O(\SRL_SIG_reg[7][9]_srl8_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_0),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_12),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h00008F80)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(icmp_ln87_reg_2508),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst),
        .O(ap_enable_reg_pp0_iter2_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_12),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_12),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_12),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst));
  (* srl_name = "inst/\\lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[53]),
        .Q(compareIdx_2_reg_2665[0]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[63]),
        .Q(compareIdx_2_reg_2665[10]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[64]),
        .Q(compareIdx_2_reg_2665[11]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[65]),
        .Q(compareIdx_2_reg_2665[12]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[66]),
        .Q(compareIdx_2_reg_2665[13]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[67]),
        .Q(compareIdx_2_reg_2665[14]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[68]),
        .Q(compareIdx_2_reg_2665[15]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[69]),
        .Q(compareIdx_2_reg_2665[16]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[70]),
        .Q(compareIdx_2_reg_2665[17]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[71]),
        .Q(compareIdx_2_reg_2665[18]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[72]),
        .Q(compareIdx_2_reg_2665[19]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[54]),
        .Q(compareIdx_2_reg_2665[1]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[73]),
        .Q(compareIdx_2_reg_2665[20]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[74]),
        .Q(compareIdx_2_reg_2665[21]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[75]),
        .Q(compareIdx_2_reg_2665[22]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[76]),
        .Q(compareIdx_2_reg_2665[23]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[55]),
        .Q(compareIdx_2_reg_2665[2]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[56]),
        .Q(compareIdx_2_reg_2665[3]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[57]),
        .Q(compareIdx_2_reg_2665[4]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[58]),
        .Q(compareIdx_2_reg_2665[5]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[59]),
        .Q(compareIdx_2_reg_2665[6]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[60]),
        .Q(compareIdx_2_reg_2665[7]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[61]),
        .Q(compareIdx_2_reg_2665[8]),
        .R(1'b0));
  FDRE \compareIdx_2_reg_2665_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[62]),
        .Q(compareIdx_2_reg_2665[9]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[77]),
        .Q(compareIdx_3_reg_2691[0]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[87]),
        .Q(compareIdx_3_reg_2691[10]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[88]),
        .Q(compareIdx_3_reg_2691[11]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[89]),
        .Q(compareIdx_3_reg_2691[12]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[90]),
        .Q(compareIdx_3_reg_2691[13]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[91]),
        .Q(compareIdx_3_reg_2691[14]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[92]),
        .Q(compareIdx_3_reg_2691[15]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[93]),
        .Q(compareIdx_3_reg_2691[16]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[94]),
        .Q(compareIdx_3_reg_2691[17]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[95]),
        .Q(compareIdx_3_reg_2691[18]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[96]),
        .Q(compareIdx_3_reg_2691[19]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[78]),
        .Q(compareIdx_3_reg_2691[1]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[97]),
        .Q(compareIdx_3_reg_2691[20]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[98]),
        .Q(compareIdx_3_reg_2691[21]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[99]),
        .Q(compareIdx_3_reg_2691[22]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[100]),
        .Q(compareIdx_3_reg_2691[23]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[79]),
        .Q(compareIdx_3_reg_2691[2]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[80]),
        .Q(compareIdx_3_reg_2691[3]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[81]),
        .Q(compareIdx_3_reg_2691[4]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[82]),
        .Q(compareIdx_3_reg_2691[5]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[83]),
        .Q(compareIdx_3_reg_2691[6]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[84]),
        .Q(compareIdx_3_reg_2691[7]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[85]),
        .Q(compareIdx_3_reg_2691[8]),
        .R(1'b0));
  FDRE \compareIdx_3_reg_2691_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[86]),
        .Q(compareIdx_3_reg_2691[9]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[101]),
        .Q(compareIdx_4_reg_2717[0]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[111]),
        .Q(compareIdx_4_reg_2717[10]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[112]),
        .Q(compareIdx_4_reg_2717[11]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[113]),
        .Q(compareIdx_4_reg_2717[12]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[114]),
        .Q(compareIdx_4_reg_2717[13]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[115]),
        .Q(compareIdx_4_reg_2717[14]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[116]),
        .Q(compareIdx_4_reg_2717[15]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[117]),
        .Q(compareIdx_4_reg_2717[16]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[118]),
        .Q(compareIdx_4_reg_2717[17]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[119]),
        .Q(compareIdx_4_reg_2717[18]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[120]),
        .Q(compareIdx_4_reg_2717[19]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[102]),
        .Q(compareIdx_4_reg_2717[1]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[121]),
        .Q(compareIdx_4_reg_2717[20]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[122]),
        .Q(compareIdx_4_reg_2717[21]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[123]),
        .Q(compareIdx_4_reg_2717[22]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[124]),
        .Q(compareIdx_4_reg_2717[23]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[103]),
        .Q(compareIdx_4_reg_2717[2]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[104]),
        .Q(compareIdx_4_reg_2717[3]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[105]),
        .Q(compareIdx_4_reg_2717[4]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[106]),
        .Q(compareIdx_4_reg_2717[5]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[107]),
        .Q(compareIdx_4_reg_2717[6]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[108]),
        .Q(compareIdx_4_reg_2717[7]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[109]),
        .Q(compareIdx_4_reg_2717[8]),
        .R(1'b0));
  FDRE \compareIdx_4_reg_2717_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[110]),
        .Q(compareIdx_4_reg_2717[9]),
        .R(1'b0));
  FDRE \compareIdx_5_reg_2743_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[125]),
        .Q(compareIdx_5_reg_2743[0]),
        .R(1'b0));
  FDRE \compareIdx_5_reg_2743_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[126]),
        .Q(compareIdx_5_reg_2743[1]),
        .R(1'b0));
  FDRE \compareIdx_5_reg_2743_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[127]),
        .Q(compareIdx_5_reg_2743[2]),
        .R(1'b0));
  FDRE \compareIdx_5_reg_2743_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[128]),
        .Q(compareIdx_5_reg_2743[3]),
        .R(1'b0));
  FDRE \compareIdx_5_reg_2743_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[129]),
        .Q(compareIdx_5_reg_2743[4]),
        .R(1'b0));
  FDRE \compareIdx_5_reg_2743_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[130]),
        .Q(compareIdx_5_reg_2743[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 currIdx_fu_546_p2_carry
       (.CI(1'b0),
        .CO({currIdx_fu_546_p2_carry_n_12,currIdx_fu_546_p2_carry_n_13,currIdx_fu_546_p2_carry_n_14,currIdx_fu_546_p2_carry_n_15}),
        .CYINIT(Q[0]),
        .DI({Q[3:2],1'b0,i_1_reg_2503_pp0_iter1_reg[1]}),
        .O(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [51:48]),
        .S({currIdx_fu_546_p2_carry_i_1_n_12,currIdx_fu_546_p2_carry_i_2_n_12,Q[1],currIdx_fu_546_p2_carry_i_3_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 currIdx_fu_546_p2_carry__0
       (.CI(currIdx_fu_546_p2_carry_n_12),
        .CO({currIdx_fu_546_p2_carry__0_n_12,currIdx_fu_546_p2_carry__0_n_13,currIdx_fu_546_p2_carry__0_n_14,currIdx_fu_546_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [55:52]),
        .S({currIdx_fu_546_p2_carry__0_i_1_n_12,currIdx_fu_546_p2_carry__0_i_2_n_12,currIdx_fu_546_p2_carry__0_i_3_n_12,currIdx_fu_546_p2_carry__0_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__0_i_1
       (.I0(Q[7]),
        .O(currIdx_fu_546_p2_carry__0_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__0_i_2
       (.I0(Q[6]),
        .O(currIdx_fu_546_p2_carry__0_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__0_i_3
       (.I0(Q[5]),
        .O(currIdx_fu_546_p2_carry__0_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__0_i_4
       (.I0(Q[4]),
        .O(currIdx_fu_546_p2_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 currIdx_fu_546_p2_carry__1
       (.CI(currIdx_fu_546_p2_carry__0_n_12),
        .CO({currIdx_fu_546_p2_carry__1_n_12,currIdx_fu_546_p2_carry__1_n_13,currIdx_fu_546_p2_carry__1_n_14,currIdx_fu_546_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [59:56]),
        .S({currIdx_fu_546_p2_carry__1_i_1_n_12,currIdx_fu_546_p2_carry__1_i_2_n_12,currIdx_fu_546_p2_carry__1_i_3_n_12,currIdx_fu_546_p2_carry__1_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__1_i_1
       (.I0(Q[11]),
        .O(currIdx_fu_546_p2_carry__1_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__1_i_2
       (.I0(Q[10]),
        .O(currIdx_fu_546_p2_carry__1_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__1_i_3
       (.I0(Q[9]),
        .O(currIdx_fu_546_p2_carry__1_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__1_i_4
       (.I0(Q[8]),
        .O(currIdx_fu_546_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 currIdx_fu_546_p2_carry__2
       (.CI(currIdx_fu_546_p2_carry__1_n_12),
        .CO({currIdx_fu_546_p2_carry__2_n_12,currIdx_fu_546_p2_carry__2_n_13,currIdx_fu_546_p2_carry__2_n_14,currIdx_fu_546_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [63:60]),
        .S({currIdx_fu_546_p2_carry__2_i_1_n_12,currIdx_fu_546_p2_carry__2_i_2_n_12,currIdx_fu_546_p2_carry__2_i_3_n_12,currIdx_fu_546_p2_carry__2_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__2_i_1
       (.I0(Q[15]),
        .O(currIdx_fu_546_p2_carry__2_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__2_i_2
       (.I0(Q[14]),
        .O(currIdx_fu_546_p2_carry__2_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__2_i_3
       (.I0(Q[13]),
        .O(currIdx_fu_546_p2_carry__2_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__2_i_4
       (.I0(Q[12]),
        .O(currIdx_fu_546_p2_carry__2_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 currIdx_fu_546_p2_carry__3
       (.CI(currIdx_fu_546_p2_carry__2_n_12),
        .CO({currIdx_fu_546_p2_carry__3_n_12,currIdx_fu_546_p2_carry__3_n_13,currIdx_fu_546_p2_carry__3_n_14,currIdx_fu_546_p2_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [67:64]),
        .S({currIdx_fu_546_p2_carry__3_i_1_n_12,currIdx_fu_546_p2_carry__3_i_2_n_12,currIdx_fu_546_p2_carry__3_i_3_n_12,currIdx_fu_546_p2_carry__3_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__3_i_1
       (.I0(Q[19]),
        .O(currIdx_fu_546_p2_carry__3_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__3_i_2
       (.I0(Q[18]),
        .O(currIdx_fu_546_p2_carry__3_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__3_i_3
       (.I0(Q[17]),
        .O(currIdx_fu_546_p2_carry__3_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__3_i_4
       (.I0(Q[16]),
        .O(currIdx_fu_546_p2_carry__3_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 currIdx_fu_546_p2_carry__4
       (.CI(currIdx_fu_546_p2_carry__3_n_12),
        .CO({currIdx_fu_546_p2_carry__4_n_12,currIdx_fu_546_p2_carry__4_n_13,currIdx_fu_546_p2_carry__4_n_14,currIdx_fu_546_p2_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({i_1_reg_2503_pp0_iter1_reg[24],Q[22:20]}),
        .O({trunc_ln121_fu_555_p1[24],\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [70:68]}),
        .S({currIdx_fu_546_p2_carry__4_i_1_n_12,currIdx_fu_546_p2_carry__4_i_2_n_12,currIdx_fu_546_p2_carry__4_i_3_n_12,currIdx_fu_546_p2_carry__4_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__4_i_1
       (.I0(i_1_reg_2503_pp0_iter1_reg[24]),
        .O(currIdx_fu_546_p2_carry__4_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__4_i_2
       (.I0(Q[22]),
        .O(currIdx_fu_546_p2_carry__4_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__4_i_3
       (.I0(Q[21]),
        .O(currIdx_fu_546_p2_carry__4_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__4_i_4
       (.I0(Q[20]),
        .O(currIdx_fu_546_p2_carry__4_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 currIdx_fu_546_p2_carry__5
       (.CI(currIdx_fu_546_p2_carry__4_n_12),
        .CO({currIdx_fu_546_p2_carry__5_n_12,currIdx_fu_546_p2_carry__5_n_13,currIdx_fu_546_p2_carry__5_n_14,currIdx_fu_546_p2_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI(i_1_reg_2503_pp0_iter1_reg[28:25]),
        .O(trunc_ln121_fu_555_p1[28:25]),
        .S({currIdx_fu_546_p2_carry__5_i_1_n_12,currIdx_fu_546_p2_carry__5_i_2_n_12,currIdx_fu_546_p2_carry__5_i_3_n_12,currIdx_fu_546_p2_carry__5_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__5_i_1
       (.I0(i_1_reg_2503_pp0_iter1_reg[28]),
        .O(currIdx_fu_546_p2_carry__5_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__5_i_2
       (.I0(i_1_reg_2503_pp0_iter1_reg[27]),
        .O(currIdx_fu_546_p2_carry__5_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__5_i_3
       (.I0(i_1_reg_2503_pp0_iter1_reg[26]),
        .O(currIdx_fu_546_p2_carry__5_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__5_i_4
       (.I0(i_1_reg_2503_pp0_iter1_reg[25]),
        .O(currIdx_fu_546_p2_carry__5_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 currIdx_fu_546_p2_carry__6
       (.CI(currIdx_fu_546_p2_carry__5_n_12),
        .CO({NLW_currIdx_fu_546_p2_carry__6_CO_UNCONNECTED[3:2],currIdx_fu_546_p2_carry__6_n_14,currIdx_fu_546_p2_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_reg_2503_pp0_iter1_reg[30:29]}),
        .O({NLW_currIdx_fu_546_p2_carry__6_O_UNCONNECTED[3],trunc_ln121_fu_555_p1[31:29]}),
        .S({1'b0,currIdx_fu_546_p2_carry__6_i_1_n_12,currIdx_fu_546_p2_carry__6_i_2_n_12,currIdx_fu_546_p2_carry__6_i_3_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__6_i_1
       (.I0(i_1_reg_2503_pp0_iter1_reg[31]),
        .O(currIdx_fu_546_p2_carry__6_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__6_i_2
       (.I0(i_1_reg_2503_pp0_iter1_reg[30]),
        .O(currIdx_fu_546_p2_carry__6_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry__6_i_3
       (.I0(i_1_reg_2503_pp0_iter1_reg[29]),
        .O(currIdx_fu_546_p2_carry__6_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry_i_1
       (.I0(Q[3]),
        .O(currIdx_fu_546_p2_carry_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry_i_2
       (.I0(Q[2]),
        .O(currIdx_fu_546_p2_carry_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    currIdx_fu_546_p2_carry_i_3
       (.I0(i_1_reg_2503_pp0_iter1_reg[1]),
        .O(currIdx_fu_546_p2_carry_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    \currIdx_reg_2589[0]_i_1 
       (.I0(Q[0]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0));
  FDRE \currIdx_reg_2589_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0),
        .Q(currIdx_reg_2589[0]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [57]),
        .Q(\currIdx_reg_2589_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [58]),
        .Q(\currIdx_reg_2589_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [59]),
        .Q(\currIdx_reg_2589_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [60]),
        .Q(\currIdx_reg_2589_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [61]),
        .Q(\currIdx_reg_2589_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [62]),
        .Q(\currIdx_reg_2589_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [63]),
        .Q(\currIdx_reg_2589_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [64]),
        .Q(\currIdx_reg_2589_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [65]),
        .Q(\currIdx_reg_2589_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [66]),
        .Q(\currIdx_reg_2589_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [48]),
        .Q(currIdx_reg_2589[1]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [67]),
        .Q(\currIdx_reg_2589_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [68]),
        .Q(\currIdx_reg_2589_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [69]),
        .Q(\currIdx_reg_2589_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [70]),
        .Q(\currIdx_reg_2589_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln121_fu_555_p1[24]),
        .Q(currIdx_reg_2589[24]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln121_fu_555_p1[25]),
        .Q(currIdx_reg_2589[25]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln121_fu_555_p1[26]),
        .Q(currIdx_reg_2589[26]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln121_fu_555_p1[27]),
        .Q(currIdx_reg_2589[27]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln121_fu_555_p1[28]),
        .Q(currIdx_reg_2589[28]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln121_fu_555_p1[29]),
        .Q(currIdx_reg_2589[29]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [49]),
        .Q(currIdx_reg_2589[2]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln121_fu_555_p1[30]),
        .Q(currIdx_reg_2589[30]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln121_fu_555_p1[31]),
        .Q(currIdx_reg_2589[31]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [50]),
        .Q(currIdx_reg_2589[3]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [51]),
        .Q(currIdx_reg_2589[4]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [52]),
        .Q(currIdx_reg_2589[5]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [53]),
        .Q(\currIdx_reg_2589_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [54]),
        .Q(\currIdx_reg_2589_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [55]),
        .Q(\currIdx_reg_2589_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \currIdx_reg_2589_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [56]),
        .Q(\currIdx_reg_2589_reg[23]_0 [3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \dict_addr_reg_2583[10]_i_1 
       (.I0(shl_ln109_1_fu_474_p3[10]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[6]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \dict_addr_reg_2583[2]_i_1 
       (.I0(shl_ln109_2_fu_482_p3[2]),
        .I1(present_window_14_fu_288[2]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dict_addr_reg_2583[3]_i_1 
       (.I0(shl_ln109_1_fu_474_p3[3]),
        .I1(present_window_14_fu_288[3]),
        .I2(shl_ln109_2_fu_482_p3[3]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dict_addr_reg_2583[4]_i_1 
       (.I0(present_window_14_fu_288[4]),
        .I1(shl_ln109_2_fu_482_p3[4]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[0]),
        .I3(shl_ln109_1_fu_474_p3[4]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dict_addr_reg_2583[5]_i_1 
       (.I0(present_window_14_fu_288[5]),
        .I1(shl_ln109_2_fu_482_p3[5]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[1]),
        .I3(shl_ln109_1_fu_474_p3[5]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dict_addr_reg_2583[6]_i_1 
       (.I0(present_window_14_fu_288[6]),
        .I1(shl_ln109_2_fu_482_p3[6]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[2]),
        .I3(shl_ln109_1_fu_474_p3[6]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dict_addr_reg_2583[7]_i_1 
       (.I0(present_window_14_fu_288[7]),
        .I1(shl_ln109_2_fu_482_p3[7]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[3]),
        .I3(shl_ln109_1_fu_474_p3[7]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dict_addr_reg_2583[8]_i_1 
       (.I0(shl_ln109_1_fu_474_p3[8]),
        .I1(shl_ln109_2_fu_482_p3[8]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[4]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dict_addr_reg_2583[9]_i_1 
       (.I0(shl_ln109_1_fu_474_p3[9]),
        .I1(shl_ln109_2_fu_482_p3[9]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[5]),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[9]));
  FDRE \dict_addr_reg_2583_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\present_window_14_fu_288_reg[1]_0 [0]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address0),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[10]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\present_window_14_fu_288_reg[1]_0 [1]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[2]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[3]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[4]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[5]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[6]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[7]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[8]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \dict_addr_reg_2583_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address1[9]),
        .Q(\dict_addr_reg_2583_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \done_13_reg_2675_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(done_13_fu_1118_p2),
        .Q(done_13_reg_2675),
        .R(1'b0));
  FDRE \done_18_reg_2701_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(done_18_fu_1276_p2),
        .Q(done_18_reg_2701),
        .R(1'b0));
  FDRE \done_23_reg_2727_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(done_23_fu_1434_p2),
        .Q(done_23_reg_2727),
        .R(1'b0));
  FDRE \done_28_reg_2753_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(done_28_fu_1592_p2),
        .Q(done_28_reg_2753),
        .R(1'b0));
  FDRE \done_4_reg_2607_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(done_4_fu_733_p2),
        .Q(done_4_reg_2607),
        .R(1'b0));
  FDRE \done_9_reg_2639_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(done_9_fu_947_p2),
        .Q(done_9_reg_2639),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_5 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln87_fu_430_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .E(present_window_11_fu_276),
        .O({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}),
        .Q(shl_ln109_1_fu_474_p3),
        .S({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_3 (\ap_CS_fsm_reg[3]_3 ),
        .\ap_CS_fsm_reg[4]_rep__2 (\compare_window_16_reg_317_reg[0] [2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_17),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_137),
        .ap_rst(ap_rst),
        .compressdStream_full_n(compressdStream_full_n),
        .full_n_reg(ap_block_pp0_stage0_subdone),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_ready(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_ready),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .i_fu_272(i_fu_272),
        .i_fu_272_reg(i_fu_272_reg),
        .\i_fu_272_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115}),
        .\i_fu_272_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90}),
        .\i_fu_272_reg[15]_0 ({flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119}),
        .\i_fu_272_reg[19] ({flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123}),
        .\i_fu_272_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .\i_fu_272_reg[23]_0 ({flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127}),
        .\i_fu_272_reg[27] ({flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131}),
        .\i_fu_272_reg[28] ({ap_sig_allocacmp_i_1[28],ap_sig_allocacmp_i_1[24],ap_sig_allocacmp_i_1[20],ap_sig_allocacmp_i_1[16],ap_sig_allocacmp_i_1[12],ap_sig_allocacmp_i_1[8],ap_sig_allocacmp_i_1[4],ap_sig_allocacmp_i_1[2],ap_sig_allocacmp_i_1[0]}),
        .\i_fu_272_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135}),
        .\i_fu_272_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98}),
        .\i_fu_272_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}),
        .icmp_ln87_reg_2508(icmp_ln87_reg_2508),
        .\icmp_ln87_reg_2508_reg[0] (\icmp_ln87_reg_2508_reg[0]_0 ),
        .inStream_dout(inStream_dout),
        .inStream_empty_n(inStream_empty_n),
        .\present_window_12_fu_280_reg[7] (shl_ln109_2_fu_482_p3),
        .\present_window_13_fu_284_reg[7] ({present_window_14_fu_288,\present_window_14_fu_288_reg[1]_0 }),
        .\present_window_14_fu_288_reg[7] (present_window_15_fu_292__0),
        .present_window_1_loc_fu_104(present_window_1_loc_fu_104),
        .\present_window_1_loc_fu_104_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .present_window_2_loc_fu_108(present_window_2_loc_fu_108),
        .\present_window_2_loc_fu_108_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .present_window_3_loc_fu_112(present_window_3_loc_fu_112),
        .\present_window_3_loc_fu_112_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}),
        .present_window_4_loc_fu_116(present_window_4_loc_fu_116),
        .\present_window_4_loc_fu_116_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57}),
        .present_window_loc_fu_100(present_window_loc_fu_100),
        .\present_window_loc_fu_100_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .\sub34_reg_510_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}),
        .\sub34_reg_510_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .\sub34_reg_510_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94}));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[1]),
        .Q(i_1_reg_2503_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[24]),
        .Q(i_1_reg_2503_pp0_iter1_reg[24]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[25]),
        .Q(i_1_reg_2503_pp0_iter1_reg[25]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[26]),
        .Q(i_1_reg_2503_pp0_iter1_reg[26]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[27]),
        .Q(i_1_reg_2503_pp0_iter1_reg[27]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[28]),
        .Q(i_1_reg_2503_pp0_iter1_reg[28]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[29]),
        .Q(i_1_reg_2503_pp0_iter1_reg[29]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[30]),
        .Q(i_1_reg_2503_pp0_iter1_reg[30]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[31]),
        .Q(i_1_reg_2503_pp0_iter1_reg[31]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \i_1_reg_2503_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_1_reg_2503[9]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[0]),
        .Q(i_1_reg_2503[0]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[10]),
        .Q(i_1_reg_2503[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[11]),
        .Q(i_1_reg_2503[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[12]),
        .Q(i_1_reg_2503[12]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[13]),
        .Q(i_1_reg_2503[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[14]),
        .Q(i_1_reg_2503[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[15]),
        .Q(i_1_reg_2503[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[16]),
        .Q(i_1_reg_2503[16]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[17]),
        .Q(i_1_reg_2503[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[18]),
        .Q(i_1_reg_2503[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[19]),
        .Q(i_1_reg_2503[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[1]),
        .Q(i_1_reg_2503[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[20]),
        .Q(i_1_reg_2503[20]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[21]),
        .Q(i_1_reg_2503[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[22]),
        .Q(i_1_reg_2503[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[23]),
        .Q(i_1_reg_2503[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[24]),
        .Q(i_1_reg_2503[24]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[25]),
        .Q(i_1_reg_2503[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[26]),
        .Q(i_1_reg_2503[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[27]),
        .Q(i_1_reg_2503[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[28]),
        .Q(i_1_reg_2503[28]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[29]),
        .Q(i_1_reg_2503[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[2]),
        .Q(i_1_reg_2503[2]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[30]),
        .Q(i_1_reg_2503[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[31]),
        .Q(i_1_reg_2503[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[3]),
        .Q(i_1_reg_2503[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[4]),
        .Q(i_1_reg_2503[4]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[5]),
        .Q(i_1_reg_2503[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[6]),
        .Q(i_1_reg_2503[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[7]),
        .Q(i_1_reg_2503[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDRE \i_1_reg_2503_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_i_1[8]),
        .Q(i_1_reg_2503[8]),
        .R(1'b0));
  FDRE \i_1_reg_2503_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(i_fu_272_reg[9]),
        .Q(i_1_reg_2503[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_137));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(i_fu_272_reg[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(i_fu_272_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(i_fu_272_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(i_fu_272_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(i_fu_272_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(i_fu_272_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(i_fu_272_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(i_fu_272_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(i_fu_272_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(i_fu_272_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(i_fu_272_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(i_fu_272_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(i_fu_272_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(i_fu_272_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(i_fu_272_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(i_fu_272_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(i_fu_272_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(i_fu_272_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(i_fu_272_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(i_fu_272_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(i_fu_272_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(i_fu_272_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(i_fu_272_reg[2]),
        .S(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(i_fu_272_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(i_fu_272_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(i_fu_272_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(i_fu_272_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(i_fu_272_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(i_fu_272_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(i_fu_272_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(i_fu_272_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_272_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_272),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(i_fu_272_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \icmp_ln135_10_reg_2645_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_10_fu_963_p2),
        .Q(icmp_ln135_10_reg_2645),
        .R(1'b0));
  FDRE \icmp_ln135_15_reg_2681_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_15_fu_1134_p2),
        .Q(icmp_ln135_15_reg_2681),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_16_reg_2686[0]_i_1 
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [46]),
        .I1(q1[51]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [47]),
        .I3(q1[52]),
        .I4(\icmp_ln135_16_reg_2686_reg[0]_0 ),
        .I5(\icmp_ln135_16_reg_2686[0]_i_3_n_12 ),
        .O(icmp_ln135_16_fu_1149_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_16_reg_2686[0]_i_3 
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [41]),
        .I1(q1[49]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [42]),
        .I3(q1[50]),
        .I4(q1[48]),
        .I5(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [40]),
        .O(\icmp_ln135_16_reg_2686[0]_i_3_n_12 ));
  FDRE \icmp_ln135_16_reg_2686_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_16_fu_1149_p2),
        .Q(icmp_ln135_16_reg_2686),
        .R(1'b0));
  FDRE \icmp_ln135_21_reg_2707_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_21_fu_1292_p2),
        .Q(icmp_ln135_21_reg_2707),
        .R(1'b0));
  FDRE \icmp_ln135_22_reg_2712_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_22_fu_1307_p2),
        .Q(icmp_ln135_22_reg_2712),
        .R(1'b0));
  FDRE \icmp_ln135_27_reg_2733_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_27_fu_1450_p2),
        .Q(icmp_ln135_27_reg_2733),
        .R(1'b0));
  FDRE \icmp_ln135_28_reg_2738_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_28_fu_1465_p2),
        .Q(icmp_ln135_28_reg_2738),
        .R(1'b0));
  FDRE \icmp_ln135_33_reg_2759_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_33_fu_1608_p2),
        .Q(icmp_ln135_33_reg_2759),
        .R(1'b0));
  FDRE \icmp_ln135_34_reg_2764_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_34_fu_1623_p2),
        .Q(icmp_ln135_34_reg_2764),
        .R(1'b0));
  FDRE \icmp_ln135_4_reg_2613_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln135_4_fu_749_p2),
        .Q(icmp_ln135_4_reg_2613),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_10_fu_2254_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln141_10_fu_2254_p2_carry_n_12,icmp_ln141_10_fu_2254_p2_carry_n_13,icmp_ln141_10_fu_2254_p2_carry_n_14,icmp_ln141_10_fu_2254_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_10_fu_2254_p2_carry__0_0,icmp_ln141_10_fu_2254_p2_carry_i_2_n_12,icmp_ln141_10_fu_2254_p2_carry_i_3_n_12,icmp_ln141_10_fu_2254_p2_carry_i_4_n_12}),
        .O(NLW_icmp_ln141_10_fu_2254_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_10_fu_2254_p2_carry_i_5_n_12,icmp_ln141_10_fu_2254_p2_carry_i_6_n_12,icmp_ln141_10_fu_2254_p2_carry_i_7_n_12,icmp_ln141_10_fu_2254_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_10_fu_2254_p2_carry__0
       (.CI(icmp_ln141_10_fu_2254_p2_carry_n_12),
        .CO({icmp_ln141_10_fu_2254_p2_carry__0_n_12,icmp_ln141_10_fu_2254_p2_carry__0_n_13,icmp_ln141_10_fu_2254_p2_carry__0_n_14,icmp_ln141_10_fu_2254_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(icmp_ln141_10_fu_2254_p2_carry__1_0),
        .O(NLW_icmp_ln141_10_fu_2254_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_10_fu_2254_p2_carry__0_i_5_n_12,icmp_ln141_10_fu_2254_p2_carry__0_i_6_n_12,icmp_ln141_10_fu_2254_p2_carry__0_i_7_n_12,icmp_ln141_10_fu_2254_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry__0_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(q1[140]),
        .I2(\currIdx_reg_2589_reg[23]_0 [8]),
        .I3(q1[139]),
        .O(icmp_ln141_10_fu_2254_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry__0_i_6
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(q1[138]),
        .I2(\currIdx_reg_2589_reg[23]_0 [6]),
        .I3(q1[137]),
        .O(icmp_ln141_10_fu_2254_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry__0_i_7
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(q1[136]),
        .I2(\currIdx_reg_2589_reg[23]_0 [4]),
        .I3(q1[135]),
        .O(icmp_ln141_10_fu_2254_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry__0_i_8
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(q1[134]),
        .I2(\currIdx_reg_2589_reg[23]_0 [2]),
        .I3(q1[133]),
        .O(icmp_ln141_10_fu_2254_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_10_fu_2254_p2_carry__1
       (.CI(icmp_ln141_10_fu_2254_p2_carry__0_n_12),
        .CO({icmp_ln141_10_fu_2254_p2_carry__1_n_12,icmp_ln141_10_fu_2254_p2_carry__1_n_13,icmp_ln141_10_fu_2254_p2_carry__1_n_14,icmp_ln141_10_fu_2254_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(icmp_ln141_10_fu_2254_p2_carry__2_0),
        .O(NLW_icmp_ln141_10_fu_2254_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_10_fu_2254_p2_carry__1_i_5_n_12,icmp_ln141_10_fu_2254_p2_carry__1_i_6_n_12,icmp_ln141_10_fu_2254_p2_carry__1_i_7_n_12,icmp_ln141_10_fu_2254_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry__1_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(q1[148]),
        .I2(\currIdx_reg_2589_reg[23]_0 [16]),
        .I3(q1[147]),
        .O(icmp_ln141_10_fu_2254_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry__1_i_6
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(q1[146]),
        .I2(\currIdx_reg_2589_reg[23]_0 [14]),
        .I3(q1[145]),
        .O(icmp_ln141_10_fu_2254_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry__1_i_7
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(q1[144]),
        .I2(\currIdx_reg_2589_reg[23]_0 [12]),
        .I3(q1[143]),
        .O(icmp_ln141_10_fu_2254_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry__1_i_8
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(q1[142]),
        .I2(\currIdx_reg_2589_reg[23]_0 [10]),
        .I3(q1[141]),
        .O(icmp_ln141_10_fu_2254_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_10_fu_2254_p2_carry__2
       (.CI(icmp_ln141_10_fu_2254_p2_carry__1_n_12),
        .CO({icmp_ln141_10_fu_2254_p2,icmp_ln141_10_fu_2254_p2_carry__2_n_13,icmp_ln141_10_fu_2254_p2_carry__2_n_14,icmp_ln141_10_fu_2254_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_10_fu_2254_p2_carry__2_i_1_n_12,icmp_ln141_10_fu_2254_p2_carry__2_i_2_n_12,icmp_ln141_10_fu_2254_p2_carry__2_i_3_n_12,icmp_ln141_10_fu_2254_p2_carry__2_i_4_n_12}),
        .O(NLW_icmp_ln141_10_fu_2254_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_10_fu_2254_p2_carry__2_i_5_n_12,icmp_ln141_10_fu_2254_p2_carry__2_i_6_n_12,icmp_ln141_10_fu_2254_p2_carry__2_i_7_n_12,icmp_ln141_10_fu_2254_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_10_fu_2254_p2_carry__2_i_1
       (.I0(currIdx_reg_2589[31]),
        .I1(currIdx_reg_2589[30]),
        .O(icmp_ln141_10_fu_2254_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_10_fu_2254_p2_carry__2_i_2
       (.I0(currIdx_reg_2589[29]),
        .I1(currIdx_reg_2589[28]),
        .O(icmp_ln141_10_fu_2254_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_10_fu_2254_p2_carry__2_i_3
       (.I0(currIdx_reg_2589[27]),
        .I1(currIdx_reg_2589[26]),
        .O(icmp_ln141_10_fu_2254_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_10_fu_2254_p2_carry__2_i_4
       (.I0(currIdx_reg_2589[25]),
        .I1(currIdx_reg_2589[24]),
        .O(icmp_ln141_10_fu_2254_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_10_fu_2254_p2_carry__2_i_5
       (.I0(currIdx_reg_2589[30]),
        .I1(currIdx_reg_2589[31]),
        .O(icmp_ln141_10_fu_2254_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_10_fu_2254_p2_carry__2_i_6
       (.I0(currIdx_reg_2589[28]),
        .I1(currIdx_reg_2589[29]),
        .O(icmp_ln141_10_fu_2254_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_10_fu_2254_p2_carry__2_i_7
       (.I0(currIdx_reg_2589[26]),
        .I1(currIdx_reg_2589[27]),
        .O(icmp_ln141_10_fu_2254_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_10_fu_2254_p2_carry__2_i_8
       (.I0(currIdx_reg_2589[24]),
        .I1(currIdx_reg_2589[25]),
        .O(icmp_ln141_10_fu_2254_p2_carry__2_i_8_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry_i_2
       (.I0(compareIdx_5_reg_2743[5]),
        .I1(currIdx_reg_2589[5]),
        .I2(currIdx_reg_2589[4]),
        .I3(compareIdx_5_reg_2743[4]),
        .O(icmp_ln141_10_fu_2254_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry_i_3
       (.I0(compareIdx_5_reg_2743[3]),
        .I1(currIdx_reg_2589[3]),
        .I2(currIdx_reg_2589[2]),
        .I3(compareIdx_5_reg_2743[2]),
        .O(icmp_ln141_10_fu_2254_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry_i_4
       (.I0(compareIdx_5_reg_2743[1]),
        .I1(currIdx_reg_2589[1]),
        .I2(currIdx_reg_2589[0]),
        .I3(compareIdx_5_reg_2743[0]),
        .O(icmp_ln141_10_fu_2254_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(q1[132]),
        .I2(\currIdx_reg_2589_reg[23]_0 [0]),
        .I3(q1[131]),
        .O(icmp_ln141_10_fu_2254_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry_i_6
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_5_reg_2743[5]),
        .I2(currIdx_reg_2589[4]),
        .I3(compareIdx_5_reg_2743[4]),
        .O(icmp_ln141_10_fu_2254_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry_i_7
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_5_reg_2743[3]),
        .I2(currIdx_reg_2589[2]),
        .I3(compareIdx_5_reg_2743[2]),
        .O(icmp_ln141_10_fu_2254_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_10_fu_2254_p2_carry_i_8
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_5_reg_2743[1]),
        .I2(currIdx_reg_2589[0]),
        .I3(compareIdx_5_reg_2743[0]),
        .O(icmp_ln141_10_fu_2254_p2_carry_i_8_n_12));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln141_1_reg_2628[0]_i_1 
       (.I0(\icmp_ln141_1_reg_2628_reg_n_12_[0] ),
        .I1(\icmp_ln141_1_reg_2628[0]_i_2_n_12 ),
        .I2(\icmp_ln141_1_reg_2628[0]_i_3_n_12 ),
        .I3(\icmp_ln141_1_reg_2628[0]_i_4_n_12 ),
        .I4(\icmp_ln141_1_reg_2628[0]_i_5_n_12 ),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\icmp_ln141_1_reg_2628[0]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln141_1_reg_2628[0]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[6]),
        .I2(sel0[15]),
        .I3(sel0[4]),
        .O(\icmp_ln141_1_reg_2628[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln141_1_reg_2628[0]_i_3 
       (.I0(sel0[10]),
        .I1(sel0[12]),
        .I2(sel0[8]),
        .I3(sel0[2]),
        .O(\icmp_ln141_1_reg_2628[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln141_1_reg_2628[0]_i_4 
       (.I0(sel0[7]),
        .I1(sel0[9]),
        .I2(sel0[14]),
        .I3(sel0[5]),
        .O(\icmp_ln141_1_reg_2628[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln141_1_reg_2628[0]_i_5 
       (.I0(sel0[1]),
        .I1(sel0[3]),
        .I2(sel0[13]),
        .I3(sel0[11]),
        .O(\icmp_ln141_1_reg_2628[0]_i_5_n_12 ));
  FDRE \icmp_ln141_1_reg_2628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln141_1_reg_2628[0]_i_1_n_12 ),
        .Q(\icmp_ln141_1_reg_2628_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_2_fu_968_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln141_2_fu_968_p2_carry_n_12,icmp_ln141_2_fu_968_p2_carry_n_13,icmp_ln141_2_fu_968_p2_carry_n_14,icmp_ln141_2_fu_968_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_2_fu_968_p2_carry_i_1_n_12,icmp_ln141_2_fu_968_p2_carry_i_2_n_12,icmp_ln141_2_fu_968_p2_carry_i_3_n_12,icmp_ln141_2_fu_968_p2_carry_i_4_n_12}),
        .O(NLW_icmp_ln141_2_fu_968_p2_carry_O_UNCONNECTED[3:0]),
        .S({S,icmp_ln141_2_fu_968_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_2_fu_968_p2_carry__0
       (.CI(icmp_ln141_2_fu_968_p2_carry_n_12),
        .CO({icmp_ln141_2_fu_968_p2_carry__0_n_12,icmp_ln141_2_fu_968_p2_carry__0_n_13,icmp_ln141_2_fu_968_p2_carry__0_n_14,icmp_ln141_2_fu_968_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_2_fu_968_p2_carry__0_i_1_n_12,icmp_ln141_2_fu_968_p2_carry__0_i_2_n_12,icmp_ln141_2_fu_968_p2_carry__0_i_3_n_12,icmp_ln141_2_fu_968_p2_carry__0_i_4_n_12}),
        .O(NLW_icmp_ln141_2_fu_968_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln141_2_fu_968_p2_carry__1_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry__0_i_1
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [62]),
        .I1(q1[39]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [61]),
        .I3(q1[38]),
        .O(icmp_ln141_2_fu_968_p2_carry__0_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry__0_i_2
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [60]),
        .I1(q1[37]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [59]),
        .I3(q1[36]),
        .O(icmp_ln141_2_fu_968_p2_carry__0_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry__0_i_3
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [58]),
        .I1(q1[35]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [57]),
        .I3(q1[34]),
        .O(icmp_ln141_2_fu_968_p2_carry__0_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry__0_i_4
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [56]),
        .I1(q1[33]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [55]),
        .I3(q1[32]),
        .O(icmp_ln141_2_fu_968_p2_carry__0_i_4_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_2_fu_968_p2_carry__1
       (.CI(icmp_ln141_2_fu_968_p2_carry__0_n_12),
        .CO({icmp_ln141_2_fu_968_p2_carry__1_n_12,icmp_ln141_2_fu_968_p2_carry__1_n_13,icmp_ln141_2_fu_968_p2_carry__1_n_14,icmp_ln141_2_fu_968_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_2_fu_968_p2_carry__1_i_1_n_12,icmp_ln141_2_fu_968_p2_carry__1_i_2_n_12,icmp_ln141_2_fu_968_p2_carry__1_i_3_n_12,icmp_ln141_2_fu_968_p2_carry__1_i_4_n_12}),
        .O(NLW_icmp_ln141_2_fu_968_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\icmp_ln141_2_reg_2650_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry__1_i_1
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [70]),
        .I1(q1[47]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [69]),
        .I3(q1[46]),
        .O(icmp_ln141_2_fu_968_p2_carry__1_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry__1_i_2
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [68]),
        .I1(q1[45]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [67]),
        .I3(q1[44]),
        .O(icmp_ln141_2_fu_968_p2_carry__1_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry__1_i_3
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [66]),
        .I1(q1[43]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [65]),
        .I3(q1[42]),
        .O(icmp_ln141_2_fu_968_p2_carry__1_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry__1_i_4
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [64]),
        .I1(q1[41]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [63]),
        .I3(q1[40]),
        .O(icmp_ln141_2_fu_968_p2_carry__1_i_4_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_2_fu_968_p2_carry__2
       (.CI(icmp_ln141_2_fu_968_p2_carry__1_n_12),
        .CO({icmp_ln141_2_fu_968_p2,icmp_ln141_2_fu_968_p2_carry__2_n_13,icmp_ln141_2_fu_968_p2_carry__2_n_14,icmp_ln141_2_fu_968_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_2_fu_968_p2_carry__2_i_1_n_12,icmp_ln141_2_fu_968_p2_carry__2_i_2_n_12,icmp_ln141_2_fu_968_p2_carry__2_i_3_n_12,icmp_ln141_2_fu_968_p2_carry__2_i_4_n_12}),
        .O(NLW_icmp_ln141_2_fu_968_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_2_fu_968_p2_carry__2_i_5_n_12,icmp_ln141_2_fu_968_p2_carry__2_i_6_n_12,icmp_ln141_2_fu_968_p2_carry__2_i_7_n_12,icmp_ln141_2_fu_968_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_2_fu_968_p2_carry__2_i_1
       (.I0(trunc_ln121_fu_555_p1[31]),
        .I1(trunc_ln121_fu_555_p1[30]),
        .O(icmp_ln141_2_fu_968_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_2_fu_968_p2_carry__2_i_2
       (.I0(trunc_ln121_fu_555_p1[29]),
        .I1(trunc_ln121_fu_555_p1[28]),
        .O(icmp_ln141_2_fu_968_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_2_fu_968_p2_carry__2_i_3
       (.I0(trunc_ln121_fu_555_p1[27]),
        .I1(trunc_ln121_fu_555_p1[26]),
        .O(icmp_ln141_2_fu_968_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_2_fu_968_p2_carry__2_i_4
       (.I0(trunc_ln121_fu_555_p1[25]),
        .I1(trunc_ln121_fu_555_p1[24]),
        .O(icmp_ln141_2_fu_968_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_2_fu_968_p2_carry__2_i_5
       (.I0(trunc_ln121_fu_555_p1[30]),
        .I1(trunc_ln121_fu_555_p1[31]),
        .O(icmp_ln141_2_fu_968_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_2_fu_968_p2_carry__2_i_6
       (.I0(trunc_ln121_fu_555_p1[28]),
        .I1(trunc_ln121_fu_555_p1[29]),
        .O(icmp_ln141_2_fu_968_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_2_fu_968_p2_carry__2_i_7
       (.I0(trunc_ln121_fu_555_p1[26]),
        .I1(trunc_ln121_fu_555_p1[27]),
        .O(icmp_ln141_2_fu_968_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_2_fu_968_p2_carry__2_i_8
       (.I0(trunc_ln121_fu_555_p1[24]),
        .I1(trunc_ln121_fu_555_p1[25]),
        .O(icmp_ln141_2_fu_968_p2_carry__2_i_8_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry_i_1
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [54]),
        .I1(q1[31]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [53]),
        .I3(q1[30]),
        .O(icmp_ln141_2_fu_968_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry_i_2
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [52]),
        .I1(q1[29]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [51]),
        .I3(q1[28]),
        .O(icmp_ln141_2_fu_968_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln141_2_fu_968_p2_carry_i_3
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [50]),
        .I1(q1[27]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [49]),
        .I3(q1[26]),
        .O(icmp_ln141_2_fu_968_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h222B)) 
    icmp_ln141_2_fu_968_p2_carry_i_4
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [48]),
        .I1(q1[25]),
        .I2(Q[0]),
        .I3(q1[24]),
        .O(icmp_ln141_2_fu_968_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln141_2_fu_968_p2_carry_i_8
       (.I0(Q[0]),
        .I1(q1[24]),
        .I2(q1[25]),
        .I3(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [48]),
        .O(icmp_ln141_2_fu_968_p2_carry_i_8_n_12));
  FDRE \icmp_ln141_2_reg_2650_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln141_2_fu_968_p2),
        .Q(icmp_ln141_2_reg_2650),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln141_3_reg_2660[0]_i_1 
       (.I0(\icmp_ln141_3_reg_2660_reg_n_12_[0] ),
        .I1(\icmp_ln141_3_reg_2660[0]_i_2_n_12 ),
        .I2(\icmp_ln141_3_reg_2660[0]_i_3_n_12 ),
        .I3(\icmp_ln141_3_reg_2660[0]_i_4_n_12 ),
        .I4(\icmp_ln141_3_reg_2660[0]_i_5_n_12 ),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\icmp_ln141_3_reg_2660[0]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln141_3_reg_2660[0]_i_2 
       (.I0(sub_ln141_1_fu_974_p24_out[24]),
        .I1(sub_ln141_1_fu_974_p24_out[18]),
        .I2(sub_ln141_1_fu_974_p24_out[23]),
        .I3(sub_ln141_1_fu_974_p24_out[25]),
        .O(\icmp_ln141_3_reg_2660[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln141_3_reg_2660[0]_i_3 
       (.I0(sub_ln141_1_fu_974_p24_out[17]),
        .I1(sub_ln141_1_fu_974_p24_out[19]),
        .I2(sub_ln141_1_fu_974_p24_out[29]),
        .I3(sub_ln141_1_fu_974_p24_out[27]),
        .O(\icmp_ln141_3_reg_2660[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln141_3_reg_2660[0]_i_4 
       (.I0(sub_ln141_1_fu_974_p24_out[30]),
        .I1(sub_ln141_1_fu_974_p24_out[21]),
        .I2(sub_ln141_1_fu_974_p24_out[16]),
        .I3(sub_ln141_1_fu_974_p24_out[22]),
        .O(\icmp_ln141_3_reg_2660[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln141_3_reg_2660[0]_i_5 
       (.I0(sub_ln141_1_fu_974_p24_out[26]),
        .I1(sub_ln141_1_fu_974_p24_out[20]),
        .I2(sub_ln141_1_fu_974_p24_out[31]),
        .I3(sub_ln141_1_fu_974_p24_out[28]),
        .O(\icmp_ln141_3_reg_2660[0]_i_5_n_12 ));
  FDRE \icmp_ln141_3_reg_2660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln141_3_reg_2660[0]_i_1_n_12 ),
        .Q(\icmp_ln141_3_reg_2660_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_4_fu_1856_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln141_4_fu_1856_p2_carry_n_12,icmp_ln141_4_fu_1856_p2_carry_n_13,icmp_ln141_4_fu_1856_p2_carry_n_14,icmp_ln141_4_fu_1856_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_4_fu_1856_p2_carry_i_1_n_12,icmp_ln141_4_fu_1856_p2_carry_i_2_n_12,icmp_ln141_4_fu_1856_p2_carry_i_3_n_12,icmp_ln141_4_fu_1856_p2_carry_i_4_n_12}),
        .O(NLW_icmp_ln141_4_fu_1856_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_4_fu_1856_p2_carry_i_5_n_12,icmp_ln141_4_fu_1856_p2_carry_i_6_n_12,icmp_ln141_4_fu_1856_p2_carry_i_7_n_12,icmp_ln141_4_fu_1856_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_4_fu_1856_p2_carry__0
       (.CI(icmp_ln141_4_fu_1856_p2_carry_n_12),
        .CO({icmp_ln141_4_fu_1856_p2_carry__0_n_12,icmp_ln141_4_fu_1856_p2_carry__0_n_13,icmp_ln141_4_fu_1856_p2_carry__0_n_14,icmp_ln141_4_fu_1856_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_4_fu_1856_p2_carry__0_i_1_n_12,icmp_ln141_4_fu_1856_p2_carry__0_i_2_n_12,icmp_ln141_4_fu_1856_p2_carry__0_i_3_n_12,icmp_ln141_4_fu_1856_p2_carry__0_i_4_n_12}),
        .O(NLW_icmp_ln141_4_fu_1856_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_4_fu_1856_p2_carry__0_i_5_n_12,icmp_ln141_4_fu_1856_p2_carry__0_i_6_n_12,icmp_ln141_4_fu_1856_p2_carry__0_i_7_n_12,icmp_ln141_4_fu_1856_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry__0_i_1
       (.I0(compareIdx_2_reg_2665[15]),
        .I1(\currIdx_reg_2589_reg[23]_0 [9]),
        .I2(\currIdx_reg_2589_reg[23]_0 [8]),
        .I3(compareIdx_2_reg_2665[14]),
        .O(icmp_ln141_4_fu_1856_p2_carry__0_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry__0_i_2
       (.I0(compareIdx_2_reg_2665[13]),
        .I1(\currIdx_reg_2589_reg[23]_0 [7]),
        .I2(\currIdx_reg_2589_reg[23]_0 [6]),
        .I3(compareIdx_2_reg_2665[12]),
        .O(icmp_ln141_4_fu_1856_p2_carry__0_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry__0_i_3
       (.I0(compareIdx_2_reg_2665[11]),
        .I1(\currIdx_reg_2589_reg[23]_0 [5]),
        .I2(\currIdx_reg_2589_reg[23]_0 [4]),
        .I3(compareIdx_2_reg_2665[10]),
        .O(icmp_ln141_4_fu_1856_p2_carry__0_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry__0_i_4
       (.I0(compareIdx_2_reg_2665[9]),
        .I1(\currIdx_reg_2589_reg[23]_0 [3]),
        .I2(\currIdx_reg_2589_reg[23]_0 [2]),
        .I3(compareIdx_2_reg_2665[8]),
        .O(icmp_ln141_4_fu_1856_p2_carry__0_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry__0_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_2_reg_2665[15]),
        .I2(\currIdx_reg_2589_reg[23]_0 [8]),
        .I3(compareIdx_2_reg_2665[14]),
        .O(icmp_ln141_4_fu_1856_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry__0_i_6
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_2_reg_2665[13]),
        .I2(\currIdx_reg_2589_reg[23]_0 [6]),
        .I3(compareIdx_2_reg_2665[12]),
        .O(icmp_ln141_4_fu_1856_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry__0_i_7
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_2_reg_2665[11]),
        .I2(\currIdx_reg_2589_reg[23]_0 [4]),
        .I3(compareIdx_2_reg_2665[10]),
        .O(icmp_ln141_4_fu_1856_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry__0_i_8
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_2_reg_2665[9]),
        .I2(\currIdx_reg_2589_reg[23]_0 [2]),
        .I3(compareIdx_2_reg_2665[8]),
        .O(icmp_ln141_4_fu_1856_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_4_fu_1856_p2_carry__1
       (.CI(icmp_ln141_4_fu_1856_p2_carry__0_n_12),
        .CO({icmp_ln141_4_fu_1856_p2_carry__1_n_12,icmp_ln141_4_fu_1856_p2_carry__1_n_13,icmp_ln141_4_fu_1856_p2_carry__1_n_14,icmp_ln141_4_fu_1856_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_4_fu_1856_p2_carry__1_i_1_n_12,icmp_ln141_4_fu_1856_p2_carry__1_i_2_n_12,icmp_ln141_4_fu_1856_p2_carry__1_i_3_n_12,icmp_ln141_4_fu_1856_p2_carry__1_i_4_n_12}),
        .O(NLW_icmp_ln141_4_fu_1856_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_4_fu_1856_p2_carry__1_i_5_n_12,icmp_ln141_4_fu_1856_p2_carry__1_i_6_n_12,icmp_ln141_4_fu_1856_p2_carry__1_i_7_n_12,icmp_ln141_4_fu_1856_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry__1_i_1
       (.I0(compareIdx_2_reg_2665[23]),
        .I1(\currIdx_reg_2589_reg[23]_0 [17]),
        .I2(\currIdx_reg_2589_reg[23]_0 [16]),
        .I3(compareIdx_2_reg_2665[22]),
        .O(icmp_ln141_4_fu_1856_p2_carry__1_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry__1_i_2
       (.I0(compareIdx_2_reg_2665[21]),
        .I1(\currIdx_reg_2589_reg[23]_0 [15]),
        .I2(\currIdx_reg_2589_reg[23]_0 [14]),
        .I3(compareIdx_2_reg_2665[20]),
        .O(icmp_ln141_4_fu_1856_p2_carry__1_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry__1_i_3
       (.I0(compareIdx_2_reg_2665[19]),
        .I1(\currIdx_reg_2589_reg[23]_0 [13]),
        .I2(\currIdx_reg_2589_reg[23]_0 [12]),
        .I3(compareIdx_2_reg_2665[18]),
        .O(icmp_ln141_4_fu_1856_p2_carry__1_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry__1_i_4
       (.I0(compareIdx_2_reg_2665[17]),
        .I1(\currIdx_reg_2589_reg[23]_0 [11]),
        .I2(\currIdx_reg_2589_reg[23]_0 [10]),
        .I3(compareIdx_2_reg_2665[16]),
        .O(icmp_ln141_4_fu_1856_p2_carry__1_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry__1_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_2_reg_2665[23]),
        .I2(\currIdx_reg_2589_reg[23]_0 [16]),
        .I3(compareIdx_2_reg_2665[22]),
        .O(icmp_ln141_4_fu_1856_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry__1_i_6
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_2_reg_2665[21]),
        .I2(\currIdx_reg_2589_reg[23]_0 [14]),
        .I3(compareIdx_2_reg_2665[20]),
        .O(icmp_ln141_4_fu_1856_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry__1_i_7
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_2_reg_2665[19]),
        .I2(\currIdx_reg_2589_reg[23]_0 [12]),
        .I3(compareIdx_2_reg_2665[18]),
        .O(icmp_ln141_4_fu_1856_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry__1_i_8
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_2_reg_2665[17]),
        .I2(\currIdx_reg_2589_reg[23]_0 [10]),
        .I3(compareIdx_2_reg_2665[16]),
        .O(icmp_ln141_4_fu_1856_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_4_fu_1856_p2_carry__2
       (.CI(icmp_ln141_4_fu_1856_p2_carry__1_n_12),
        .CO({icmp_ln141_4_fu_1856_p2,icmp_ln141_4_fu_1856_p2_carry__2_n_13,icmp_ln141_4_fu_1856_p2_carry__2_n_14,icmp_ln141_4_fu_1856_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_4_fu_1856_p2_carry__2_i_1_n_12,icmp_ln141_4_fu_1856_p2_carry__2_i_2_n_12,icmp_ln141_4_fu_1856_p2_carry__2_i_3_n_12,icmp_ln141_4_fu_1856_p2_carry__2_i_4_n_12}),
        .O(NLW_icmp_ln141_4_fu_1856_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_4_fu_1856_p2_carry__2_i_5_n_12,icmp_ln141_4_fu_1856_p2_carry__2_i_6_n_12,icmp_ln141_4_fu_1856_p2_carry__2_i_7_n_12,icmp_ln141_4_fu_1856_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_4_fu_1856_p2_carry__2_i_1
       (.I0(currIdx_reg_2589[31]),
        .I1(currIdx_reg_2589[30]),
        .O(icmp_ln141_4_fu_1856_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_4_fu_1856_p2_carry__2_i_2
       (.I0(currIdx_reg_2589[29]),
        .I1(currIdx_reg_2589[28]),
        .O(icmp_ln141_4_fu_1856_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_4_fu_1856_p2_carry__2_i_3
       (.I0(currIdx_reg_2589[27]),
        .I1(currIdx_reg_2589[26]),
        .O(icmp_ln141_4_fu_1856_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_4_fu_1856_p2_carry__2_i_4
       (.I0(currIdx_reg_2589[25]),
        .I1(currIdx_reg_2589[24]),
        .O(icmp_ln141_4_fu_1856_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_4_fu_1856_p2_carry__2_i_5
       (.I0(currIdx_reg_2589[30]),
        .I1(currIdx_reg_2589[31]),
        .O(icmp_ln141_4_fu_1856_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_4_fu_1856_p2_carry__2_i_6
       (.I0(currIdx_reg_2589[28]),
        .I1(currIdx_reg_2589[29]),
        .O(icmp_ln141_4_fu_1856_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_4_fu_1856_p2_carry__2_i_7
       (.I0(currIdx_reg_2589[26]),
        .I1(currIdx_reg_2589[27]),
        .O(icmp_ln141_4_fu_1856_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_4_fu_1856_p2_carry__2_i_8
       (.I0(currIdx_reg_2589[24]),
        .I1(currIdx_reg_2589[25]),
        .O(icmp_ln141_4_fu_1856_p2_carry__2_i_8_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry_i_1
       (.I0(compareIdx_2_reg_2665[7]),
        .I1(\currIdx_reg_2589_reg[23]_0 [1]),
        .I2(\currIdx_reg_2589_reg[23]_0 [0]),
        .I3(compareIdx_2_reg_2665[6]),
        .O(icmp_ln141_4_fu_1856_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry_i_2
       (.I0(compareIdx_2_reg_2665[5]),
        .I1(currIdx_reg_2589[5]),
        .I2(currIdx_reg_2589[4]),
        .I3(compareIdx_2_reg_2665[4]),
        .O(icmp_ln141_4_fu_1856_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry_i_3
       (.I0(compareIdx_2_reg_2665[3]),
        .I1(currIdx_reg_2589[3]),
        .I2(currIdx_reg_2589[2]),
        .I3(compareIdx_2_reg_2665[2]),
        .O(icmp_ln141_4_fu_1856_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_4_fu_1856_p2_carry_i_4
       (.I0(compareIdx_2_reg_2665[1]),
        .I1(currIdx_reg_2589[1]),
        .I2(currIdx_reg_2589[0]),
        .I3(compareIdx_2_reg_2665[0]),
        .O(icmp_ln141_4_fu_1856_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_2_reg_2665[7]),
        .I2(\currIdx_reg_2589_reg[23]_0 [0]),
        .I3(compareIdx_2_reg_2665[6]),
        .O(icmp_ln141_4_fu_1856_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry_i_6
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_2_reg_2665[5]),
        .I2(currIdx_reg_2589[4]),
        .I3(compareIdx_2_reg_2665[4]),
        .O(icmp_ln141_4_fu_1856_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry_i_7
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_2_reg_2665[3]),
        .I2(currIdx_reg_2589[2]),
        .I3(compareIdx_2_reg_2665[2]),
        .O(icmp_ln141_4_fu_1856_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_4_fu_1856_p2_carry_i_8
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_2_reg_2665[1]),
        .I2(currIdx_reg_2589[0]),
        .I3(compareIdx_2_reg_2665[0]),
        .O(icmp_ln141_4_fu_1856_p2_carry_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_6_fu_1998_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln141_6_fu_1998_p2_carry_n_12,icmp_ln141_6_fu_1998_p2_carry_n_13,icmp_ln141_6_fu_1998_p2_carry_n_14,icmp_ln141_6_fu_1998_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_6_fu_1998_p2_carry_i_1_n_12,icmp_ln141_6_fu_1998_p2_carry_i_2_n_12,icmp_ln141_6_fu_1998_p2_carry_i_3_n_12,icmp_ln141_6_fu_1998_p2_carry_i_4_n_12}),
        .O(NLW_icmp_ln141_6_fu_1998_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_6_fu_1998_p2_carry_i_5_n_12,icmp_ln141_6_fu_1998_p2_carry_i_6_n_12,icmp_ln141_6_fu_1998_p2_carry_i_7_n_12,icmp_ln141_6_fu_1998_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_6_fu_1998_p2_carry__0
       (.CI(icmp_ln141_6_fu_1998_p2_carry_n_12),
        .CO({icmp_ln141_6_fu_1998_p2_carry__0_n_12,icmp_ln141_6_fu_1998_p2_carry__0_n_13,icmp_ln141_6_fu_1998_p2_carry__0_n_14,icmp_ln141_6_fu_1998_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_6_fu_1998_p2_carry__0_i_1_n_12,icmp_ln141_6_fu_1998_p2_carry__0_i_2_n_12,icmp_ln141_6_fu_1998_p2_carry__0_i_3_n_12,icmp_ln141_6_fu_1998_p2_carry__0_i_4_n_12}),
        .O(NLW_icmp_ln141_6_fu_1998_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_6_fu_1998_p2_carry__0_i_5_n_12,icmp_ln141_6_fu_1998_p2_carry__0_i_6_n_12,icmp_ln141_6_fu_1998_p2_carry__0_i_7_n_12,icmp_ln141_6_fu_1998_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry__0_i_1
       (.I0(compareIdx_3_reg_2691[15]),
        .I1(\currIdx_reg_2589_reg[23]_0 [9]),
        .I2(\currIdx_reg_2589_reg[23]_0 [8]),
        .I3(compareIdx_3_reg_2691[14]),
        .O(icmp_ln141_6_fu_1998_p2_carry__0_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry__0_i_2
       (.I0(compareIdx_3_reg_2691[13]),
        .I1(\currIdx_reg_2589_reg[23]_0 [7]),
        .I2(\currIdx_reg_2589_reg[23]_0 [6]),
        .I3(compareIdx_3_reg_2691[12]),
        .O(icmp_ln141_6_fu_1998_p2_carry__0_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry__0_i_3
       (.I0(compareIdx_3_reg_2691[11]),
        .I1(\currIdx_reg_2589_reg[23]_0 [5]),
        .I2(\currIdx_reg_2589_reg[23]_0 [4]),
        .I3(compareIdx_3_reg_2691[10]),
        .O(icmp_ln141_6_fu_1998_p2_carry__0_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry__0_i_4
       (.I0(compareIdx_3_reg_2691[9]),
        .I1(\currIdx_reg_2589_reg[23]_0 [3]),
        .I2(\currIdx_reg_2589_reg[23]_0 [2]),
        .I3(compareIdx_3_reg_2691[8]),
        .O(icmp_ln141_6_fu_1998_p2_carry__0_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry__0_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_3_reg_2691[15]),
        .I2(\currIdx_reg_2589_reg[23]_0 [8]),
        .I3(compareIdx_3_reg_2691[14]),
        .O(icmp_ln141_6_fu_1998_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry__0_i_6
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_3_reg_2691[13]),
        .I2(\currIdx_reg_2589_reg[23]_0 [6]),
        .I3(compareIdx_3_reg_2691[12]),
        .O(icmp_ln141_6_fu_1998_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry__0_i_7
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_3_reg_2691[11]),
        .I2(\currIdx_reg_2589_reg[23]_0 [4]),
        .I3(compareIdx_3_reg_2691[10]),
        .O(icmp_ln141_6_fu_1998_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry__0_i_8
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_3_reg_2691[9]),
        .I2(\currIdx_reg_2589_reg[23]_0 [2]),
        .I3(compareIdx_3_reg_2691[8]),
        .O(icmp_ln141_6_fu_1998_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_6_fu_1998_p2_carry__1
       (.CI(icmp_ln141_6_fu_1998_p2_carry__0_n_12),
        .CO({icmp_ln141_6_fu_1998_p2_carry__1_n_12,icmp_ln141_6_fu_1998_p2_carry__1_n_13,icmp_ln141_6_fu_1998_p2_carry__1_n_14,icmp_ln141_6_fu_1998_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_6_fu_1998_p2_carry__1_i_1_n_12,icmp_ln141_6_fu_1998_p2_carry__1_i_2_n_12,icmp_ln141_6_fu_1998_p2_carry__1_i_3_n_12,icmp_ln141_6_fu_1998_p2_carry__1_i_4_n_12}),
        .O(NLW_icmp_ln141_6_fu_1998_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_6_fu_1998_p2_carry__1_i_5_n_12,icmp_ln141_6_fu_1998_p2_carry__1_i_6_n_12,icmp_ln141_6_fu_1998_p2_carry__1_i_7_n_12,icmp_ln141_6_fu_1998_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry__1_i_1
       (.I0(compareIdx_3_reg_2691[23]),
        .I1(\currIdx_reg_2589_reg[23]_0 [17]),
        .I2(\currIdx_reg_2589_reg[23]_0 [16]),
        .I3(compareIdx_3_reg_2691[22]),
        .O(icmp_ln141_6_fu_1998_p2_carry__1_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry__1_i_2
       (.I0(compareIdx_3_reg_2691[21]),
        .I1(\currIdx_reg_2589_reg[23]_0 [15]),
        .I2(\currIdx_reg_2589_reg[23]_0 [14]),
        .I3(compareIdx_3_reg_2691[20]),
        .O(icmp_ln141_6_fu_1998_p2_carry__1_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry__1_i_3
       (.I0(compareIdx_3_reg_2691[19]),
        .I1(\currIdx_reg_2589_reg[23]_0 [13]),
        .I2(\currIdx_reg_2589_reg[23]_0 [12]),
        .I3(compareIdx_3_reg_2691[18]),
        .O(icmp_ln141_6_fu_1998_p2_carry__1_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry__1_i_4
       (.I0(compareIdx_3_reg_2691[17]),
        .I1(\currIdx_reg_2589_reg[23]_0 [11]),
        .I2(\currIdx_reg_2589_reg[23]_0 [10]),
        .I3(compareIdx_3_reg_2691[16]),
        .O(icmp_ln141_6_fu_1998_p2_carry__1_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry__1_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_3_reg_2691[23]),
        .I2(\currIdx_reg_2589_reg[23]_0 [16]),
        .I3(compareIdx_3_reg_2691[22]),
        .O(icmp_ln141_6_fu_1998_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry__1_i_6
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_3_reg_2691[21]),
        .I2(\currIdx_reg_2589_reg[23]_0 [14]),
        .I3(compareIdx_3_reg_2691[20]),
        .O(icmp_ln141_6_fu_1998_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry__1_i_7
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_3_reg_2691[19]),
        .I2(\currIdx_reg_2589_reg[23]_0 [12]),
        .I3(compareIdx_3_reg_2691[18]),
        .O(icmp_ln141_6_fu_1998_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry__1_i_8
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_3_reg_2691[17]),
        .I2(\currIdx_reg_2589_reg[23]_0 [10]),
        .I3(compareIdx_3_reg_2691[16]),
        .O(icmp_ln141_6_fu_1998_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_6_fu_1998_p2_carry__2
       (.CI(icmp_ln141_6_fu_1998_p2_carry__1_n_12),
        .CO({icmp_ln141_6_fu_1998_p2,icmp_ln141_6_fu_1998_p2_carry__2_n_13,icmp_ln141_6_fu_1998_p2_carry__2_n_14,icmp_ln141_6_fu_1998_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_6_fu_1998_p2_carry__2_i_1_n_12,icmp_ln141_6_fu_1998_p2_carry__2_i_2_n_12,icmp_ln141_6_fu_1998_p2_carry__2_i_3_n_12,icmp_ln141_6_fu_1998_p2_carry__2_i_4_n_12}),
        .O(NLW_icmp_ln141_6_fu_1998_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_6_fu_1998_p2_carry__2_i_5_n_12,icmp_ln141_6_fu_1998_p2_carry__2_i_6_n_12,icmp_ln141_6_fu_1998_p2_carry__2_i_7_n_12,icmp_ln141_6_fu_1998_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_6_fu_1998_p2_carry__2_i_1
       (.I0(currIdx_reg_2589[31]),
        .I1(currIdx_reg_2589[30]),
        .O(icmp_ln141_6_fu_1998_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_6_fu_1998_p2_carry__2_i_2
       (.I0(currIdx_reg_2589[29]),
        .I1(currIdx_reg_2589[28]),
        .O(icmp_ln141_6_fu_1998_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_6_fu_1998_p2_carry__2_i_3
       (.I0(currIdx_reg_2589[27]),
        .I1(currIdx_reg_2589[26]),
        .O(icmp_ln141_6_fu_1998_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_6_fu_1998_p2_carry__2_i_4
       (.I0(currIdx_reg_2589[25]),
        .I1(currIdx_reg_2589[24]),
        .O(icmp_ln141_6_fu_1998_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_6_fu_1998_p2_carry__2_i_5
       (.I0(currIdx_reg_2589[30]),
        .I1(currIdx_reg_2589[31]),
        .O(icmp_ln141_6_fu_1998_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_6_fu_1998_p2_carry__2_i_6
       (.I0(currIdx_reg_2589[28]),
        .I1(currIdx_reg_2589[29]),
        .O(icmp_ln141_6_fu_1998_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_6_fu_1998_p2_carry__2_i_7
       (.I0(currIdx_reg_2589[26]),
        .I1(currIdx_reg_2589[27]),
        .O(icmp_ln141_6_fu_1998_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_6_fu_1998_p2_carry__2_i_8
       (.I0(currIdx_reg_2589[24]),
        .I1(currIdx_reg_2589[25]),
        .O(icmp_ln141_6_fu_1998_p2_carry__2_i_8_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry_i_1
       (.I0(compareIdx_3_reg_2691[7]),
        .I1(\currIdx_reg_2589_reg[23]_0 [1]),
        .I2(\currIdx_reg_2589_reg[23]_0 [0]),
        .I3(compareIdx_3_reg_2691[6]),
        .O(icmp_ln141_6_fu_1998_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry_i_2
       (.I0(compareIdx_3_reg_2691[5]),
        .I1(currIdx_reg_2589[5]),
        .I2(currIdx_reg_2589[4]),
        .I3(compareIdx_3_reg_2691[4]),
        .O(icmp_ln141_6_fu_1998_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry_i_3
       (.I0(compareIdx_3_reg_2691[3]),
        .I1(currIdx_reg_2589[3]),
        .I2(currIdx_reg_2589[2]),
        .I3(compareIdx_3_reg_2691[2]),
        .O(icmp_ln141_6_fu_1998_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_6_fu_1998_p2_carry_i_4
       (.I0(compareIdx_3_reg_2691[1]),
        .I1(currIdx_reg_2589[1]),
        .I2(currIdx_reg_2589[0]),
        .I3(compareIdx_3_reg_2691[0]),
        .O(icmp_ln141_6_fu_1998_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_3_reg_2691[7]),
        .I2(\currIdx_reg_2589_reg[23]_0 [0]),
        .I3(compareIdx_3_reg_2691[6]),
        .O(icmp_ln141_6_fu_1998_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry_i_6
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_3_reg_2691[5]),
        .I2(currIdx_reg_2589[4]),
        .I3(compareIdx_3_reg_2691[4]),
        .O(icmp_ln141_6_fu_1998_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry_i_7
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_3_reg_2691[3]),
        .I2(currIdx_reg_2589[2]),
        .I3(compareIdx_3_reg_2691[2]),
        .O(icmp_ln141_6_fu_1998_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_6_fu_1998_p2_carry_i_8
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_3_reg_2691[1]),
        .I2(currIdx_reg_2589[0]),
        .I3(compareIdx_3_reg_2691[0]),
        .O(icmp_ln141_6_fu_1998_p2_carry_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_8_fu_2126_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln141_8_fu_2126_p2_carry_n_12,icmp_ln141_8_fu_2126_p2_carry_n_13,icmp_ln141_8_fu_2126_p2_carry_n_14,icmp_ln141_8_fu_2126_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_8_fu_2126_p2_carry_i_1_n_12,icmp_ln141_8_fu_2126_p2_carry_i_2_n_12,icmp_ln141_8_fu_2126_p2_carry_i_3_n_12,icmp_ln141_8_fu_2126_p2_carry_i_4_n_12}),
        .O(NLW_icmp_ln141_8_fu_2126_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_8_fu_2126_p2_carry_i_5_n_12,icmp_ln141_8_fu_2126_p2_carry_i_6_n_12,icmp_ln141_8_fu_2126_p2_carry_i_7_n_12,icmp_ln141_8_fu_2126_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_8_fu_2126_p2_carry__0
       (.CI(icmp_ln141_8_fu_2126_p2_carry_n_12),
        .CO({icmp_ln141_8_fu_2126_p2_carry__0_n_12,icmp_ln141_8_fu_2126_p2_carry__0_n_13,icmp_ln141_8_fu_2126_p2_carry__0_n_14,icmp_ln141_8_fu_2126_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_8_fu_2126_p2_carry__0_i_1_n_12,icmp_ln141_8_fu_2126_p2_carry__0_i_2_n_12,icmp_ln141_8_fu_2126_p2_carry__0_i_3_n_12,icmp_ln141_8_fu_2126_p2_carry__0_i_4_n_12}),
        .O(NLW_icmp_ln141_8_fu_2126_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_8_fu_2126_p2_carry__0_i_5_n_12,icmp_ln141_8_fu_2126_p2_carry__0_i_6_n_12,icmp_ln141_8_fu_2126_p2_carry__0_i_7_n_12,icmp_ln141_8_fu_2126_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry__0_i_1
       (.I0(compareIdx_4_reg_2717[15]),
        .I1(\currIdx_reg_2589_reg[23]_0 [9]),
        .I2(\currIdx_reg_2589_reg[23]_0 [8]),
        .I3(compareIdx_4_reg_2717[14]),
        .O(icmp_ln141_8_fu_2126_p2_carry__0_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry__0_i_2
       (.I0(compareIdx_4_reg_2717[13]),
        .I1(\currIdx_reg_2589_reg[23]_0 [7]),
        .I2(\currIdx_reg_2589_reg[23]_0 [6]),
        .I3(compareIdx_4_reg_2717[12]),
        .O(icmp_ln141_8_fu_2126_p2_carry__0_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry__0_i_3
       (.I0(compareIdx_4_reg_2717[11]),
        .I1(\currIdx_reg_2589_reg[23]_0 [5]),
        .I2(\currIdx_reg_2589_reg[23]_0 [4]),
        .I3(compareIdx_4_reg_2717[10]),
        .O(icmp_ln141_8_fu_2126_p2_carry__0_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry__0_i_4
       (.I0(compareIdx_4_reg_2717[9]),
        .I1(\currIdx_reg_2589_reg[23]_0 [3]),
        .I2(\currIdx_reg_2589_reg[23]_0 [2]),
        .I3(compareIdx_4_reg_2717[8]),
        .O(icmp_ln141_8_fu_2126_p2_carry__0_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry__0_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_4_reg_2717[15]),
        .I2(\currIdx_reg_2589_reg[23]_0 [8]),
        .I3(compareIdx_4_reg_2717[14]),
        .O(icmp_ln141_8_fu_2126_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry__0_i_6
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_4_reg_2717[13]),
        .I2(\currIdx_reg_2589_reg[23]_0 [6]),
        .I3(compareIdx_4_reg_2717[12]),
        .O(icmp_ln141_8_fu_2126_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry__0_i_7
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_4_reg_2717[11]),
        .I2(\currIdx_reg_2589_reg[23]_0 [4]),
        .I3(compareIdx_4_reg_2717[10]),
        .O(icmp_ln141_8_fu_2126_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry__0_i_8
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_4_reg_2717[9]),
        .I2(\currIdx_reg_2589_reg[23]_0 [2]),
        .I3(compareIdx_4_reg_2717[8]),
        .O(icmp_ln141_8_fu_2126_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_8_fu_2126_p2_carry__1
       (.CI(icmp_ln141_8_fu_2126_p2_carry__0_n_12),
        .CO({icmp_ln141_8_fu_2126_p2_carry__1_n_12,icmp_ln141_8_fu_2126_p2_carry__1_n_13,icmp_ln141_8_fu_2126_p2_carry__1_n_14,icmp_ln141_8_fu_2126_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_8_fu_2126_p2_carry__1_i_1_n_12,icmp_ln141_8_fu_2126_p2_carry__1_i_2_n_12,icmp_ln141_8_fu_2126_p2_carry__1_i_3_n_12,icmp_ln141_8_fu_2126_p2_carry__1_i_4_n_12}),
        .O(NLW_icmp_ln141_8_fu_2126_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_8_fu_2126_p2_carry__1_i_5_n_12,icmp_ln141_8_fu_2126_p2_carry__1_i_6_n_12,icmp_ln141_8_fu_2126_p2_carry__1_i_7_n_12,icmp_ln141_8_fu_2126_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry__1_i_1
       (.I0(compareIdx_4_reg_2717[23]),
        .I1(\currIdx_reg_2589_reg[23]_0 [17]),
        .I2(\currIdx_reg_2589_reg[23]_0 [16]),
        .I3(compareIdx_4_reg_2717[22]),
        .O(icmp_ln141_8_fu_2126_p2_carry__1_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry__1_i_2
       (.I0(compareIdx_4_reg_2717[21]),
        .I1(\currIdx_reg_2589_reg[23]_0 [15]),
        .I2(\currIdx_reg_2589_reg[23]_0 [14]),
        .I3(compareIdx_4_reg_2717[20]),
        .O(icmp_ln141_8_fu_2126_p2_carry__1_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry__1_i_3
       (.I0(compareIdx_4_reg_2717[19]),
        .I1(\currIdx_reg_2589_reg[23]_0 [13]),
        .I2(\currIdx_reg_2589_reg[23]_0 [12]),
        .I3(compareIdx_4_reg_2717[18]),
        .O(icmp_ln141_8_fu_2126_p2_carry__1_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry__1_i_4
       (.I0(compareIdx_4_reg_2717[17]),
        .I1(\currIdx_reg_2589_reg[23]_0 [11]),
        .I2(\currIdx_reg_2589_reg[23]_0 [10]),
        .I3(compareIdx_4_reg_2717[16]),
        .O(icmp_ln141_8_fu_2126_p2_carry__1_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry__1_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_4_reg_2717[23]),
        .I2(\currIdx_reg_2589_reg[23]_0 [16]),
        .I3(compareIdx_4_reg_2717[22]),
        .O(icmp_ln141_8_fu_2126_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry__1_i_6
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_4_reg_2717[21]),
        .I2(\currIdx_reg_2589_reg[23]_0 [14]),
        .I3(compareIdx_4_reg_2717[20]),
        .O(icmp_ln141_8_fu_2126_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry__1_i_7
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_4_reg_2717[19]),
        .I2(\currIdx_reg_2589_reg[23]_0 [12]),
        .I3(compareIdx_4_reg_2717[18]),
        .O(icmp_ln141_8_fu_2126_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry__1_i_8
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_4_reg_2717[17]),
        .I2(\currIdx_reg_2589_reg[23]_0 [10]),
        .I3(compareIdx_4_reg_2717[16]),
        .O(icmp_ln141_8_fu_2126_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_8_fu_2126_p2_carry__2
       (.CI(icmp_ln141_8_fu_2126_p2_carry__1_n_12),
        .CO({icmp_ln141_8_fu_2126_p2,icmp_ln141_8_fu_2126_p2_carry__2_n_13,icmp_ln141_8_fu_2126_p2_carry__2_n_14,icmp_ln141_8_fu_2126_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_8_fu_2126_p2_carry__2_i_1_n_12,icmp_ln141_8_fu_2126_p2_carry__2_i_2_n_12,icmp_ln141_8_fu_2126_p2_carry__2_i_3_n_12,icmp_ln141_8_fu_2126_p2_carry__2_i_4_n_12}),
        .O(NLW_icmp_ln141_8_fu_2126_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_8_fu_2126_p2_carry__2_i_5_n_12,icmp_ln141_8_fu_2126_p2_carry__2_i_6_n_12,icmp_ln141_8_fu_2126_p2_carry__2_i_7_n_12,icmp_ln141_8_fu_2126_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_8_fu_2126_p2_carry__2_i_1
       (.I0(currIdx_reg_2589[31]),
        .I1(currIdx_reg_2589[30]),
        .O(icmp_ln141_8_fu_2126_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_8_fu_2126_p2_carry__2_i_2
       (.I0(currIdx_reg_2589[29]),
        .I1(currIdx_reg_2589[28]),
        .O(icmp_ln141_8_fu_2126_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_8_fu_2126_p2_carry__2_i_3
       (.I0(currIdx_reg_2589[27]),
        .I1(currIdx_reg_2589[26]),
        .O(icmp_ln141_8_fu_2126_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_8_fu_2126_p2_carry__2_i_4
       (.I0(currIdx_reg_2589[25]),
        .I1(currIdx_reg_2589[24]),
        .O(icmp_ln141_8_fu_2126_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_8_fu_2126_p2_carry__2_i_5
       (.I0(currIdx_reg_2589[30]),
        .I1(currIdx_reg_2589[31]),
        .O(icmp_ln141_8_fu_2126_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_8_fu_2126_p2_carry__2_i_6
       (.I0(currIdx_reg_2589[28]),
        .I1(currIdx_reg_2589[29]),
        .O(icmp_ln141_8_fu_2126_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_8_fu_2126_p2_carry__2_i_7
       (.I0(currIdx_reg_2589[26]),
        .I1(currIdx_reg_2589[27]),
        .O(icmp_ln141_8_fu_2126_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_8_fu_2126_p2_carry__2_i_8
       (.I0(currIdx_reg_2589[24]),
        .I1(currIdx_reg_2589[25]),
        .O(icmp_ln141_8_fu_2126_p2_carry__2_i_8_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry_i_1
       (.I0(compareIdx_4_reg_2717[7]),
        .I1(\currIdx_reg_2589_reg[23]_0 [1]),
        .I2(\currIdx_reg_2589_reg[23]_0 [0]),
        .I3(compareIdx_4_reg_2717[6]),
        .O(icmp_ln141_8_fu_2126_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry_i_2
       (.I0(compareIdx_4_reg_2717[5]),
        .I1(currIdx_reg_2589[5]),
        .I2(currIdx_reg_2589[4]),
        .I3(compareIdx_4_reg_2717[4]),
        .O(icmp_ln141_8_fu_2126_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry_i_3
       (.I0(compareIdx_4_reg_2717[3]),
        .I1(currIdx_reg_2589[3]),
        .I2(currIdx_reg_2589[2]),
        .I3(compareIdx_4_reg_2717[2]),
        .O(icmp_ln141_8_fu_2126_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_8_fu_2126_p2_carry_i_4
       (.I0(compareIdx_4_reg_2717[1]),
        .I1(currIdx_reg_2589[1]),
        .I2(currIdx_reg_2589[0]),
        .I3(compareIdx_4_reg_2717[0]),
        .O(icmp_ln141_8_fu_2126_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry_i_5
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_4_reg_2717[7]),
        .I2(\currIdx_reg_2589_reg[23]_0 [0]),
        .I3(compareIdx_4_reg_2717[6]),
        .O(icmp_ln141_8_fu_2126_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry_i_6
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_4_reg_2717[5]),
        .I2(currIdx_reg_2589[4]),
        .I3(compareIdx_4_reg_2717[4]),
        .O(icmp_ln141_8_fu_2126_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry_i_7
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_4_reg_2717[3]),
        .I2(currIdx_reg_2589[2]),
        .I3(compareIdx_4_reg_2717[2]),
        .O(icmp_ln141_8_fu_2126_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_8_fu_2126_p2_carry_i_8
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_4_reg_2717[1]),
        .I2(currIdx_reg_2589[0]),
        .I3(compareIdx_4_reg_2717[0]),
        .O(icmp_ln141_8_fu_2126_p2_carry_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_fu_754_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln141_fu_754_p2_carry_n_12,icmp_ln141_fu_754_p2_carry_n_13,icmp_ln141_fu_754_p2_carry_n_14,icmp_ln141_fu_754_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln141_fu_754_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_fu_754_p2_carry_i_5_n_12,icmp_ln141_fu_754_p2_carry_i_6_n_12,icmp_ln141_fu_754_p2_carry_i_7_n_12,icmp_ln141_fu_754_p2_carry_i_8_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_fu_754_p2_carry__0
       (.CI(icmp_ln141_fu_754_p2_carry_n_12),
        .CO({icmp_ln141_fu_754_p2_carry__0_n_12,icmp_ln141_fu_754_p2_carry__0_n_13,icmp_ln141_fu_754_p2_carry__0_n_14,icmp_ln141_fu_754_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(icmp_ln141_fu_754_p2_carry__1_0),
        .O(NLW_icmp_ln141_fu_754_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_fu_754_p2_carry__0_i_5_n_12,icmp_ln141_fu_754_p2_carry__0_i_6_n_12,icmp_ln141_fu_754_p2_carry__0_i_7_n_12,icmp_ln141_fu_754_p2_carry__0_i_8_n_12}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry__0_i_5
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [62]),
        .I1(q1[15]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [61]),
        .I3(q1[14]),
        .O(icmp_ln141_fu_754_p2_carry__0_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry__0_i_6
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [60]),
        .I1(q1[13]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [59]),
        .I3(q1[12]),
        .O(icmp_ln141_fu_754_p2_carry__0_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry__0_i_7
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [58]),
        .I1(q1[11]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [57]),
        .I3(q1[10]),
        .O(icmp_ln141_fu_754_p2_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry__0_i_8
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [56]),
        .I1(q1[9]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [55]),
        .I3(q1[8]),
        .O(icmp_ln141_fu_754_p2_carry__0_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_fu_754_p2_carry__1
       (.CI(icmp_ln141_fu_754_p2_carry__0_n_12),
        .CO({icmp_ln141_fu_754_p2_carry__1_n_12,icmp_ln141_fu_754_p2_carry__1_n_13,icmp_ln141_fu_754_p2_carry__1_n_14,icmp_ln141_fu_754_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(\icmp_ln141_reg_2618_reg[0]_0 ),
        .O(NLW_icmp_ln141_fu_754_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_fu_754_p2_carry__1_i_5_n_12,icmp_ln141_fu_754_p2_carry__1_i_6_n_12,icmp_ln141_fu_754_p2_carry__1_i_7_n_12,icmp_ln141_fu_754_p2_carry__1_i_8_n_12}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry__1_i_5
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [70]),
        .I1(q1[23]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [69]),
        .I3(q1[22]),
        .O(icmp_ln141_fu_754_p2_carry__1_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry__1_i_6
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [68]),
        .I1(q1[21]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [67]),
        .I3(q1[20]),
        .O(icmp_ln141_fu_754_p2_carry__1_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry__1_i_7
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [66]),
        .I1(q1[19]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [65]),
        .I3(q1[18]),
        .O(icmp_ln141_fu_754_p2_carry__1_i_7_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry__1_i_8
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [64]),
        .I1(q1[17]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [63]),
        .I3(q1[16]),
        .O(icmp_ln141_fu_754_p2_carry__1_i_8_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln141_fu_754_p2_carry__2
       (.CI(icmp_ln141_fu_754_p2_carry__1_n_12),
        .CO({icmp_ln141_fu_754_p2,icmp_ln141_fu_754_p2_carry__2_n_13,icmp_ln141_fu_754_p2_carry__2_n_14,icmp_ln141_fu_754_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({icmp_ln141_fu_754_p2_carry__2_i_1_n_12,icmp_ln141_fu_754_p2_carry__2_i_2_n_12,icmp_ln141_fu_754_p2_carry__2_i_3_n_12,icmp_ln141_fu_754_p2_carry__2_i_4_n_12}),
        .O(NLW_icmp_ln141_fu_754_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln141_fu_754_p2_carry__2_i_5_n_12,icmp_ln141_fu_754_p2_carry__2_i_6_n_12,icmp_ln141_fu_754_p2_carry__2_i_7_n_12,icmp_ln141_fu_754_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_fu_754_p2_carry__2_i_1
       (.I0(trunc_ln121_fu_555_p1[31]),
        .I1(trunc_ln121_fu_555_p1[30]),
        .O(icmp_ln141_fu_754_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_fu_754_p2_carry__2_i_2
       (.I0(trunc_ln121_fu_555_p1[29]),
        .I1(trunc_ln121_fu_555_p1[28]),
        .O(icmp_ln141_fu_754_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_fu_754_p2_carry__2_i_3
       (.I0(trunc_ln121_fu_555_p1[27]),
        .I1(trunc_ln121_fu_555_p1[26]),
        .O(icmp_ln141_fu_754_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln141_fu_754_p2_carry__2_i_4
       (.I0(trunc_ln121_fu_555_p1[25]),
        .I1(trunc_ln121_fu_555_p1[24]),
        .O(icmp_ln141_fu_754_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_fu_754_p2_carry__2_i_5
       (.I0(trunc_ln121_fu_555_p1[30]),
        .I1(trunc_ln121_fu_555_p1[31]),
        .O(icmp_ln141_fu_754_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_fu_754_p2_carry__2_i_6
       (.I0(trunc_ln121_fu_555_p1[28]),
        .I1(trunc_ln121_fu_555_p1[29]),
        .O(icmp_ln141_fu_754_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_fu_754_p2_carry__2_i_7
       (.I0(trunc_ln121_fu_555_p1[26]),
        .I1(trunc_ln121_fu_555_p1[27]),
        .O(icmp_ln141_fu_754_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln141_fu_754_p2_carry__2_i_8
       (.I0(trunc_ln121_fu_555_p1[24]),
        .I1(trunc_ln121_fu_555_p1[25]),
        .O(icmp_ln141_fu_754_p2_carry__2_i_8_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry_i_5
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [54]),
        .I1(q1[7]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [53]),
        .I3(q1[6]),
        .O(icmp_ln141_fu_754_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry_i_6
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [52]),
        .I1(q1[5]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [51]),
        .I3(q1[4]),
        .O(icmp_ln141_fu_754_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_fu_754_p2_carry_i_7
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [50]),
        .I1(q1[3]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [49]),
        .I3(q1[2]),
        .O(icmp_ln141_fu_754_p2_carry_i_7_n_12));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln141_fu_754_p2_carry_i_8
       (.I0(Q[0]),
        .I1(q1[0]),
        .I2(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [48]),
        .I3(q1[1]),
        .O(icmp_ln141_fu_754_p2_carry_i_8_n_12));
  FDRE \icmp_ln141_reg_2618_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln141_fu_754_p2),
        .Q(icmp_ln141_reg_2618),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222A22222AAA2A2A)) 
    \icmp_ln149_2_reg_2774[0]_i_1 
       (.I0(\match_length_4_reg_2779[2]_i_3_n_12 ),
        .I1(\match_length_4_reg_2779[2]_i_2_n_12 ),
        .I2(\match_length_4_reg_2779[1]_i_2_n_12 ),
        .I3(\match_length_4_reg_2779[0]_i_4_n_12 ),
        .I4(\match_length_4_reg_2779[0]_i_3_n_12 ),
        .I5(\match_length_4_reg_2779[0]_i_2_n_12 ),
        .O(\icmp_ln149_2_reg_2774[0]_i_1_n_12 ));
  FDRE \icmp_ln149_2_reg_2774_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln149_2_reg_2774[0]_i_1_n_12 ),
        .Q(icmp_ln149_2_reg_2774),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln87_fu_430_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln87_fu_430_p2_carry_n_12,icmp_ln87_fu_430_p2_carry_n_13,icmp_ln87_fu_430_p2_carry_n_14,icmp_ln87_fu_430_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94}),
        .O(NLW_icmp_ln87_fu_430_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln87_fu_430_p2_carry__0
       (.CI(icmp_ln87_fu_430_p2_carry_n_12),
        .CO({icmp_ln87_fu_430_p2_carry__0_n_12,icmp_ln87_fu_430_p2_carry__0_n_13,icmp_ln87_fu_430_p2_carry__0_n_14,icmp_ln87_fu_430_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}),
        .O(NLW_icmp_ln87_fu_430_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln87_fu_430_p2_carry__1
       (.CI(icmp_ln87_fu_430_p2_carry__0_n_12),
        .CO({icmp_ln87_fu_430_p2_carry__1_n_12,icmp_ln87_fu_430_p2_carry__1_n_13,icmp_ln87_fu_430_p2_carry__1_n_14,icmp_ln87_fu_430_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .O(NLW_icmp_ln87_fu_430_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln87_fu_430_p2_carry__2
       (.CI(icmp_ln87_fu_430_p2_carry__1_n_12),
        .CO({icmp_ln87_fu_430_p2,icmp_ln87_fu_430_p2_carry__2_n_13,icmp_ln87_fu_430_p2_carry__2_n_14,icmp_ln87_fu_430_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .O(NLW_icmp_ln87_fu_430_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}));
  FDRE \icmp_ln87_reg_2508_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln87_fu_430_p2),
        .Q(icmp_ln87_reg_2508),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF000888800008888)) 
    inStream_read_INST_0_i_1
       (.I0(\compare_window_16_reg_317_reg[0] [0]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(\compare_window_16_reg_317_reg[0] [2]),
        .I5(icmp_ln87_reg_2508),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE \inStream_read_reg_2572_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStream_dout[0]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [40]),
        .R(1'b0));
  FDRE \inStream_read_reg_2572_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStream_dout[1]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [41]),
        .R(1'b0));
  FDRE \inStream_read_reg_2572_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStream_dout[2]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [42]),
        .R(1'b0));
  FDRE \inStream_read_reg_2572_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStream_dout[3]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [43]),
        .R(1'b0));
  FDRE \inStream_read_reg_2572_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStream_dout[4]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [44]),
        .R(1'b0));
  FDRE \inStream_read_reg_2572_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStream_dout[5]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [45]),
        .R(1'b0));
  FDRE \inStream_read_reg_2572_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStream_dout[6]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [46]),
        .R(1'b0));
  FDRE \inStream_read_reg_2572_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStream_dout[7]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [47]),
        .R(1'b0));
  FDRE \len_18_reg_2633_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_18_fu_924_p3[0]),
        .Q(\len_18_reg_2633_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \len_18_reg_2633_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_18_fu_924_p3[1]),
        .Q(\len_18_reg_2633_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \len_18_reg_2633_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\len_18_reg_2633_reg[2]_1 ),
        .Q(\len_18_reg_2633_reg[2]_0 ),
        .R(1'b0));
  FDRE \len_28_reg_2670_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\len_28_reg_2670_reg[1]_0 [0]),
        .Q(len_28_reg_2670[0]),
        .R(1'b0));
  FDRE \len_28_reg_2670_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\len_28_reg_2670_reg[1]_0 [1]),
        .Q(len_28_reg_2670[1]),
        .R(1'b0));
  FDRE \len_40_reg_2696_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\len_40_reg_2696_reg[1]_0 [0]),
        .Q(len_40_reg_2696[0]),
        .R(1'b0));
  FDRE \len_40_reg_2696_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\len_40_reg_2696_reg[1]_0 [1]),
        .Q(len_40_reg_2696[1]),
        .R(1'b0));
  FDRE \len_52_reg_2722_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\len_52_reg_2722_reg[1]_0 [0]),
        .Q(len_52_reg_2722[0]),
        .R(1'b0));
  FDRE \len_52_reg_2722_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\len_52_reg_2722_reg[1]_0 [1]),
        .Q(len_52_reg_2722[1]),
        .R(1'b0));
  FDRE \len_64_reg_2748_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\len_64_reg_2748_reg[1]_0 [0]),
        .Q(len_64_reg_2748[0]),
        .R(1'b0));
  FDRE \len_64_reg_2748_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\len_64_reg_2748_reg[1]_0 [1]),
        .Q(len_64_reg_2748[1]),
        .R(1'b0));
  FDRE \len_6_reg_2601_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_6_fu_710_p3[0]),
        .Q(\len_6_reg_2601_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \len_6_reg_2601_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_6_fu_710_p3[1]),
        .Q(\len_6_reg_2601_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \len_6_reg_2601_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\len_6_reg_2601_reg[2]_1 ),
        .Q(\len_6_reg_2601_reg[2]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \len_75_reg_2790[0]_i_1 
       (.I0(len_75_fu_2054_p3[2]),
        .I1(done_18_reg_2701),
        .I2(icmp_ln135_21_reg_2707),
        .I3(icmp_ln135_22_reg_2712),
        .I4(len_40_reg_2696[0]),
        .O(len_75_fu_2054_p3[0]));
  LUT6 #(
    .INIT(64'hA00AA208A802A802)) 
    \len_75_reg_2790[1]_i_1 
       (.I0(len_75_fu_2054_p3[2]),
        .I1(icmp_ln135_21_reg_2707),
        .I2(done_18_reg_2701),
        .I3(len_40_reg_2696[1]),
        .I4(icmp_ln135_22_reg_2712),
        .I5(len_40_reg_2696[0]),
        .O(len_75_fu_2054_p3[1]));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \len_75_reg_2790[2]_i_1 
       (.I0(\len_75_reg_2790[2]_i_2_n_12 ),
        .I1(\len_75_reg_2790[2]_i_3_n_12 ),
        .I2(\len_75_reg_2790[2]_i_4_n_12 ),
        .I3(\len_75_reg_2790[2]_i_5_n_12 ),
        .I4(\len_75_reg_2790[2]_i_6_n_12 ),
        .O(len_75_fu_2054_p3[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \len_75_reg_2790[2]_i_11 
       (.I0(match_offset_3_fu_2024_p2[8]),
        .I1(match_offset_3_fu_2024_p2__0[29]),
        .I2(match_offset_3_fu_2024_p2__0[22]),
        .I3(match_offset_3_fu_2024_p2[11]),
        .I4(\len_75_reg_2790[2]_i_33_n_12 ),
        .O(\len_75_reg_2790[2]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_75_reg_2790[2]_i_12 
       (.I0(match_offset_3_fu_2024_p2__0[27]),
        .I1(match_offset_3_fu_2024_p2__0[28]),
        .I2(match_offset_3_fu_2024_p2[0]),
        .I3(match_offset_3_fu_2024_p2[4]),
        .O(\len_75_reg_2790[2]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \len_75_reg_2790[2]_i_14 
       (.I0(match_offset_3_fu_2024_p2[12]),
        .I1(match_offset_3_fu_2024_p2__0[25]),
        .I2(match_offset_3_fu_2024_p2[1]),
        .I3(match_offset_3_fu_2024_p2[10]),
        .I4(\len_75_reg_2790[2]_i_38_n_12 ),
        .O(\len_75_reg_2790[2]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \len_75_reg_2790[2]_i_19 
       (.I0(sub_ln141_3_fu_2003_p22_out[26]),
        .I1(sub_ln141_3_fu_2003_p22_out[24]),
        .I2(icmp_ln141_6_fu_1998_p2),
        .I3(sub_ln141_3_fu_2003_p22_out[29]),
        .O(\len_75_reg_2790[2]_i_19_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_75_reg_2790[2]_i_2 
       (.I0(\len_75_reg_2790[2]_i_7_n_12 ),
        .I1(match_offset_3_fu_2024_p2__0[26]),
        .I2(match_offset_3_fu_2024_p2__0[23]),
        .I3(match_offset_3_fu_2024_p2__0[24]),
        .I4(match_offset_3_fu_2024_p2__0[30]),
        .I5(\len_75_reg_2790[2]_i_11_n_12 ),
        .O(\len_75_reg_2790[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    \len_75_reg_2790[2]_i_20 
       (.I0(icmp_ln135_21_reg_2707),
        .I1(done_18_reg_2701),
        .I2(len_40_reg_2696[1]),
        .I3(sub_ln141_3_fu_2003_p22_out[21]),
        .I4(sub_ln141_3_fu_2003_p22_out[18]),
        .I5(sub_ln141_3_fu_2003_p22_out[23]),
        .O(\len_75_reg_2790[2]_i_20_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_21 
       (.I0(currIdx_reg_2589[27]),
        .O(\len_75_reg_2790[2]_i_21_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_22 
       (.I0(currIdx_reg_2589[26]),
        .O(\len_75_reg_2790[2]_i_22_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_23 
       (.I0(currIdx_reg_2589[25]),
        .O(\len_75_reg_2790[2]_i_23_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_24 
       (.I0(currIdx_reg_2589[24]),
        .O(\len_75_reg_2790[2]_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_25 
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_3_reg_2691[23]),
        .O(\len_75_reg_2790[2]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_26 
       (.I0(\currIdx_reg_2589_reg[23]_0 [16]),
        .I1(compareIdx_3_reg_2691[22]),
        .O(\len_75_reg_2790[2]_i_26_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_27 
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_3_reg_2691[21]),
        .O(\len_75_reg_2790[2]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_28 
       (.I0(\currIdx_reg_2589_reg[23]_0 [14]),
        .I1(compareIdx_3_reg_2691[20]),
        .O(\len_75_reg_2790[2]_i_28_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_29 
       (.I0(currIdx_reg_2589[31]),
        .O(\len_75_reg_2790[2]_i_29_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_75_reg_2790[2]_i_3 
       (.I0(\len_75_reg_2790[2]_i_12_n_12 ),
        .I1(match_offset_3_fu_2024_p2[5]),
        .I2(match_offset_3_fu_2024_p2[6]),
        .I3(match_offset_3_fu_2024_p2__0[19]),
        .I4(match_offset_3_fu_2024_p2__0[17]),
        .I5(\len_75_reg_2790[2]_i_14_n_12 ),
        .O(\len_75_reg_2790[2]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_30 
       (.I0(currIdx_reg_2589[30]),
        .O(\len_75_reg_2790[2]_i_30_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_31 
       (.I0(currIdx_reg_2589[29]),
        .O(\len_75_reg_2790[2]_i_31_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_32 
       (.I0(currIdx_reg_2589[28]),
        .O(\len_75_reg_2790[2]_i_32_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_75_reg_2790[2]_i_33 
       (.I0(match_offset_3_fu_2024_p2[13]),
        .I1(match_offset_3_fu_2024_p2__0[31]),
        .I2(match_offset_3_fu_2024_p2[9]),
        .I3(match_offset_3_fu_2024_p2__0[20]),
        .O(\len_75_reg_2790[2]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_34 
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_3_reg_2691[19]),
        .O(\len_75_reg_2790[2]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_35 
       (.I0(\currIdx_reg_2589_reg[23]_0 [12]),
        .I1(compareIdx_3_reg_2691[18]),
        .O(\len_75_reg_2790[2]_i_35_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_36 
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_3_reg_2691[17]),
        .O(\len_75_reg_2790[2]_i_36_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_37 
       (.I0(\currIdx_reg_2589_reg[23]_0 [10]),
        .I1(compareIdx_3_reg_2691[16]),
        .O(\len_75_reg_2790[2]_i_37_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_75_reg_2790[2]_i_38 
       (.I0(match_offset_3_fu_2024_p2[3]),
        .I1(match_offset_3_fu_2024_p2[2]),
        .I2(match_offset_3_fu_2024_p2__0[18]),
        .I3(match_offset_3_fu_2024_p2__0[21]),
        .O(\len_75_reg_2790[2]_i_38_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_75_reg_2790[2]_i_4 
       (.I0(sub_ln141_3_fu_2003_p22_out[16]),
        .I1(sub_ln141_3_fu_2003_p22_out[20]),
        .I2(sub_ln141_3_fu_2003_p22_out[28]),
        .I3(sub_ln141_3_fu_2003_p22_out[22]),
        .I4(sub_ln141_3_fu_2003_p22_out[30]),
        .I5(sub_ln141_3_fu_2003_p22_out[27]),
        .O(\len_75_reg_2790[2]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_40 
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_3_reg_2691[19]),
        .O(\len_75_reg_2790[2]_i_40_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_41 
       (.I0(\currIdx_reg_2589_reg[23]_0 [12]),
        .I1(compareIdx_3_reg_2691[18]),
        .O(\len_75_reg_2790[2]_i_41_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_42 
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_3_reg_2691[17]),
        .O(\len_75_reg_2790[2]_i_42_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_43 
       (.I0(\currIdx_reg_2589_reg[23]_0 [10]),
        .I1(compareIdx_3_reg_2691[16]),
        .O(\len_75_reg_2790[2]_i_43_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_44 
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_3_reg_2691[23]),
        .O(\len_75_reg_2790[2]_i_44_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_45 
       (.I0(\currIdx_reg_2589_reg[23]_0 [16]),
        .I1(compareIdx_3_reg_2691[22]),
        .O(\len_75_reg_2790[2]_i_45_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_46 
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_3_reg_2691[21]),
        .O(\len_75_reg_2790[2]_i_46_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_47 
       (.I0(\currIdx_reg_2589_reg[23]_0 [14]),
        .I1(compareIdx_3_reg_2691[20]),
        .O(\len_75_reg_2790[2]_i_47_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_48 
       (.I0(currIdx_reg_2589[31]),
        .O(\len_75_reg_2790[2]_i_48_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_49 
       (.I0(currIdx_reg_2589[30]),
        .O(\len_75_reg_2790[2]_i_49_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_75_reg_2790[2]_i_5 
       (.I0(\len_75_reg_2790[2]_i_19_n_12 ),
        .I1(sub_ln141_3_fu_2003_p22_out[17]),
        .I2(sub_ln141_3_fu_2003_p22_out[19]),
        .I3(sub_ln141_3_fu_2003_p22_out[31]),
        .I4(sub_ln141_3_fu_2003_p22_out[25]),
        .I5(\len_75_reg_2790[2]_i_20_n_12 ),
        .O(\len_75_reg_2790[2]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_50 
       (.I0(currIdx_reg_2589[29]),
        .O(\len_75_reg_2790[2]_i_50_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_51 
       (.I0(currIdx_reg_2589[28]),
        .O(\len_75_reg_2790[2]_i_51_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_52 
       (.I0(currIdx_reg_2589[27]),
        .O(\len_75_reg_2790[2]_i_52_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_53 
       (.I0(currIdx_reg_2589[26]),
        .O(\len_75_reg_2790[2]_i_53_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_54 
       (.I0(currIdx_reg_2589[25]),
        .O(\len_75_reg_2790[2]_i_54_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_75_reg_2790[2]_i_55 
       (.I0(currIdx_reg_2589[24]),
        .O(\len_75_reg_2790[2]_i_55_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_57 
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_3_reg_2691[15]),
        .O(\len_75_reg_2790[2]_i_57_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_58 
       (.I0(\currIdx_reg_2589_reg[23]_0 [8]),
        .I1(compareIdx_3_reg_2691[14]),
        .O(\len_75_reg_2790[2]_i_58_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_59 
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_3_reg_2691[13]),
        .O(\len_75_reg_2790[2]_i_59_n_12 ));
  LUT5 #(
    .INIT(32'hF3F5F3F1)) 
    \len_75_reg_2790[2]_i_6 
       (.I0(len_40_reg_2696[1]),
        .I1(len_40_reg_2696[0]),
        .I2(done_18_reg_2701),
        .I3(icmp_ln135_21_reg_2707),
        .I4(icmp_ln135_22_reg_2712),
        .O(\len_75_reg_2790[2]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_60 
       (.I0(\currIdx_reg_2589_reg[23]_0 [6]),
        .I1(compareIdx_3_reg_2691[12]),
        .O(\len_75_reg_2790[2]_i_60_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_62 
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_3_reg_2691[11]),
        .O(\len_75_reg_2790[2]_i_62_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_63 
       (.I0(\currIdx_reg_2589_reg[23]_0 [4]),
        .I1(compareIdx_3_reg_2691[10]),
        .O(\len_75_reg_2790[2]_i_63_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_64 
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_3_reg_2691[9]),
        .O(\len_75_reg_2790[2]_i_64_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_65 
       (.I0(\currIdx_reg_2589_reg[23]_0 [2]),
        .I1(compareIdx_3_reg_2691[8]),
        .O(\len_75_reg_2790[2]_i_65_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_67 
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_3_reg_2691[7]),
        .O(\len_75_reg_2790[2]_i_67_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_68 
       (.I0(\currIdx_reg_2589_reg[23]_0 [0]),
        .I1(compareIdx_3_reg_2691[6]),
        .O(\len_75_reg_2790[2]_i_68_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_69 
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_3_reg_2691[5]),
        .O(\len_75_reg_2790[2]_i_69_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_75_reg_2790[2]_i_7 
       (.I0(match_offset_3_fu_2024_p2[15]),
        .I1(match_offset_3_fu_2024_p2__0[16]),
        .I2(match_offset_3_fu_2024_p2[14]),
        .I3(match_offset_3_fu_2024_p2[7]),
        .O(\len_75_reg_2790[2]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_70 
       (.I0(currIdx_reg_2589[4]),
        .I1(compareIdx_3_reg_2691[4]),
        .O(\len_75_reg_2790[2]_i_70_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_71 
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_3_reg_2691[3]),
        .O(\len_75_reg_2790[2]_i_71_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_72 
       (.I0(currIdx_reg_2589[2]),
        .I1(compareIdx_3_reg_2691[2]),
        .O(\len_75_reg_2790[2]_i_72_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_73 
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_3_reg_2691[1]),
        .O(\len_75_reg_2790[2]_i_73_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_75_reg_2790[2]_i_74 
       (.I0(currIdx_reg_2589[0]),
        .I1(compareIdx_3_reg_2691[0]),
        .O(\len_75_reg_2790[2]_i_74_n_12 ));
  FDRE \len_75_reg_2790_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_75_fu_2054_p3[0]),
        .Q(len_75_reg_2790[0]),
        .R(1'b0));
  FDRE \len_75_reg_2790_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_75_fu_2054_p3[1]),
        .Q(len_75_reg_2790[1]),
        .R(1'b0));
  FDRE \len_75_reg_2790_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_75_fu_2054_p3[2]),
        .Q(len_75_reg_2790[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_10 
       (.CI(\len_75_reg_2790_reg[2]_i_8_n_12 ),
        .CO({\NLW_len_75_reg_2790_reg[2]_i_10_CO_UNCONNECTED [3],\len_75_reg_2790_reg[2]_i_10_n_13 ,\len_75_reg_2790_reg[2]_i_10_n_14 ,\len_75_reg_2790_reg[2]_i_10_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,currIdx_reg_2589[30:28]}),
        .O(match_offset_3_fu_2024_p2__0[31:28]),
        .S({\len_75_reg_2790[2]_i_29_n_12 ,\len_75_reg_2790[2]_i_30_n_12 ,\len_75_reg_2790[2]_i_31_n_12 ,\len_75_reg_2790[2]_i_32_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_13 
       (.CI(\match_offset_3_reg_2785_reg[15]_i_1_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_13_n_12 ,\len_75_reg_2790_reg[2]_i_13_n_13 ,\len_75_reg_2790_reg[2]_i_13_n_14 ,\len_75_reg_2790_reg[2]_i_13_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [13:10]),
        .O(match_offset_3_fu_2024_p2__0[19:16]),
        .S({\len_75_reg_2790[2]_i_34_n_12 ,\len_75_reg_2790[2]_i_35_n_12 ,\len_75_reg_2790[2]_i_36_n_12 ,\len_75_reg_2790[2]_i_37_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_15 
       (.CI(\len_75_reg_2790_reg[2]_i_39_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_15_n_12 ,\len_75_reg_2790_reg[2]_i_15_n_13 ,\len_75_reg_2790_reg[2]_i_15_n_14 ,\len_75_reg_2790_reg[2]_i_15_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [13:10]),
        .O(sub_ln141_3_fu_2003_p22_out[19:16]),
        .S({\len_75_reg_2790[2]_i_40_n_12 ,\len_75_reg_2790[2]_i_41_n_12 ,\len_75_reg_2790[2]_i_42_n_12 ,\len_75_reg_2790[2]_i_43_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_16 
       (.CI(\len_75_reg_2790_reg[2]_i_15_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_16_n_12 ,\len_75_reg_2790_reg[2]_i_16_n_13 ,\len_75_reg_2790_reg[2]_i_16_n_14 ,\len_75_reg_2790_reg[2]_i_16_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [17:14]),
        .O(sub_ln141_3_fu_2003_p22_out[23:20]),
        .S({\len_75_reg_2790[2]_i_44_n_12 ,\len_75_reg_2790[2]_i_45_n_12 ,\len_75_reg_2790[2]_i_46_n_12 ,\len_75_reg_2790[2]_i_47_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_17 
       (.CI(\len_75_reg_2790_reg[2]_i_18_n_12 ),
        .CO({\NLW_len_75_reg_2790_reg[2]_i_17_CO_UNCONNECTED [3],\len_75_reg_2790_reg[2]_i_17_n_13 ,\len_75_reg_2790_reg[2]_i_17_n_14 ,\len_75_reg_2790_reg[2]_i_17_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,currIdx_reg_2589[30:28]}),
        .O(sub_ln141_3_fu_2003_p22_out[31:28]),
        .S({\len_75_reg_2790[2]_i_48_n_12 ,\len_75_reg_2790[2]_i_49_n_12 ,\len_75_reg_2790[2]_i_50_n_12 ,\len_75_reg_2790[2]_i_51_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_18 
       (.CI(\len_75_reg_2790_reg[2]_i_16_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_18_n_12 ,\len_75_reg_2790_reg[2]_i_18_n_13 ,\len_75_reg_2790_reg[2]_i_18_n_14 ,\len_75_reg_2790_reg[2]_i_18_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[27:24]),
        .O(sub_ln141_3_fu_2003_p22_out[27:24]),
        .S({\len_75_reg_2790[2]_i_52_n_12 ,\len_75_reg_2790[2]_i_53_n_12 ,\len_75_reg_2790[2]_i_54_n_12 ,\len_75_reg_2790[2]_i_55_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_39 
       (.CI(\len_75_reg_2790_reg[2]_i_56_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_39_n_12 ,\len_75_reg_2790_reg[2]_i_39_n_13 ,\len_75_reg_2790_reg[2]_i_39_n_14 ,\len_75_reg_2790_reg[2]_i_39_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [9:6]),
        .O(\NLW_len_75_reg_2790_reg[2]_i_39_O_UNCONNECTED [3:0]),
        .S({\len_75_reg_2790[2]_i_57_n_12 ,\len_75_reg_2790[2]_i_58_n_12 ,\len_75_reg_2790[2]_i_59_n_12 ,\len_75_reg_2790[2]_i_60_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_56 
       (.CI(\len_75_reg_2790_reg[2]_i_61_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_56_n_12 ,\len_75_reg_2790_reg[2]_i_56_n_13 ,\len_75_reg_2790_reg[2]_i_56_n_14 ,\len_75_reg_2790_reg[2]_i_56_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [5:2]),
        .O(\NLW_len_75_reg_2790_reg[2]_i_56_O_UNCONNECTED [3:0]),
        .S({\len_75_reg_2790[2]_i_62_n_12 ,\len_75_reg_2790[2]_i_63_n_12 ,\len_75_reg_2790[2]_i_64_n_12 ,\len_75_reg_2790[2]_i_65_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_61 
       (.CI(\len_75_reg_2790_reg[2]_i_66_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_61_n_12 ,\len_75_reg_2790_reg[2]_i_61_n_13 ,\len_75_reg_2790_reg[2]_i_61_n_14 ,\len_75_reg_2790_reg[2]_i_61_n_15 }),
        .CYINIT(1'b0),
        .DI({\currIdx_reg_2589_reg[23]_0 [1:0],currIdx_reg_2589[5:4]}),
        .O(\NLW_len_75_reg_2790_reg[2]_i_61_O_UNCONNECTED [3:0]),
        .S({\len_75_reg_2790[2]_i_67_n_12 ,\len_75_reg_2790[2]_i_68_n_12 ,\len_75_reg_2790[2]_i_69_n_12 ,\len_75_reg_2790[2]_i_70_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_66 
       (.CI(1'b0),
        .CO({\len_75_reg_2790_reg[2]_i_66_n_12 ,\len_75_reg_2790_reg[2]_i_66_n_13 ,\len_75_reg_2790_reg[2]_i_66_n_14 ,\len_75_reg_2790_reg[2]_i_66_n_15 }),
        .CYINIT(1'b1),
        .DI(currIdx_reg_2589[3:0]),
        .O(\NLW_len_75_reg_2790_reg[2]_i_66_O_UNCONNECTED [3:0]),
        .S({\len_75_reg_2790[2]_i_71_n_12 ,\len_75_reg_2790[2]_i_72_n_12 ,\len_75_reg_2790[2]_i_73_n_12 ,\len_75_reg_2790[2]_i_74_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_8 
       (.CI(\len_75_reg_2790_reg[2]_i_9_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_8_n_12 ,\len_75_reg_2790_reg[2]_i_8_n_13 ,\len_75_reg_2790_reg[2]_i_8_n_14 ,\len_75_reg_2790_reg[2]_i_8_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[27:24]),
        .O(match_offset_3_fu_2024_p2__0[27:24]),
        .S({\len_75_reg_2790[2]_i_21_n_12 ,\len_75_reg_2790[2]_i_22_n_12 ,\len_75_reg_2790[2]_i_23_n_12 ,\len_75_reg_2790[2]_i_24_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_75_reg_2790_reg[2]_i_9 
       (.CI(\len_75_reg_2790_reg[2]_i_13_n_12 ),
        .CO({\len_75_reg_2790_reg[2]_i_9_n_12 ,\len_75_reg_2790_reg[2]_i_9_n_13 ,\len_75_reg_2790_reg[2]_i_9_n_14 ,\len_75_reg_2790_reg[2]_i_9_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [17:14]),
        .O(match_offset_3_fu_2024_p2__0[23:20]),
        .S({\len_75_reg_2790[2]_i_25_n_12 ,\len_75_reg_2790[2]_i_26_n_12 ,\len_75_reg_2790[2]_i_27_n_12 ,\len_75_reg_2790[2]_i_28_n_12 }));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \len_76_reg_2801[0]_i_1 
       (.I0(len_76_fu_2182_p3[2]),
        .I1(done_23_reg_2727),
        .I2(icmp_ln135_27_reg_2733),
        .I3(icmp_ln135_28_reg_2738),
        .I4(len_52_reg_2722[0]),
        .O(len_76_fu_2182_p3[0]));
  LUT6 #(
    .INIT(64'hA00AA208A802A802)) 
    \len_76_reg_2801[1]_i_1 
       (.I0(len_76_fu_2182_p3[2]),
        .I1(icmp_ln135_27_reg_2733),
        .I2(done_23_reg_2727),
        .I3(len_52_reg_2722[1]),
        .I4(icmp_ln135_28_reg_2738),
        .I5(len_52_reg_2722[0]),
        .O(len_76_fu_2182_p3[1]));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \len_76_reg_2801[2]_i_1 
       (.I0(\len_76_reg_2801[2]_i_2_n_12 ),
        .I1(\len_76_reg_2801[2]_i_3_n_12 ),
        .I2(\len_76_reg_2801[2]_i_4_n_12 ),
        .I3(\len_76_reg_2801[2]_i_5_n_12 ),
        .I4(\len_76_reg_2801[2]_i_6_n_12 ),
        .O(len_76_fu_2182_p3[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_76_reg_2801[2]_i_10 
       (.I0(match_offset_4_fu_2152_p2__0[26]),
        .I1(match_offset_4_fu_2152_p2__0[19]),
        .I2(match_offset_4_fu_2152_p2__0[30]),
        .I3(match_offset_4_fu_2152_p2__0[23]),
        .O(\len_76_reg_2801[2]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \len_76_reg_2801[2]_i_13 
       (.I0(match_offset_4_fu_2152_p2[12]),
        .I1(match_offset_4_fu_2152_p2[13]),
        .I2(match_offset_4_fu_2152_p2[1]),
        .I3(match_offset_4_fu_2152_p2[10]),
        .I4(\len_76_reg_2801[2]_i_34_n_12 ),
        .O(\len_76_reg_2801[2]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_76_reg_2801[2]_i_17 
       (.I0(sub_ln141_4_fu_2131_p21_out[31]),
        .I1(sub_ln141_4_fu_2131_p21_out[24]),
        .I2(sub_ln141_4_fu_2131_p21_out[25]),
        .I3(sub_ln141_4_fu_2131_p21_out[17]),
        .O(\len_76_reg_2801[2]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    \len_76_reg_2801[2]_i_19 
       (.I0(icmp_ln135_27_reg_2733),
        .I1(done_23_reg_2727),
        .I2(len_52_reg_2722[1]),
        .I3(sub_ln141_4_fu_2131_p21_out[23]),
        .I4(sub_ln141_4_fu_2131_p21_out[21]),
        .I5(sub_ln141_4_fu_2131_p21_out[22]),
        .O(\len_76_reg_2801[2]_i_19_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_76_reg_2801[2]_i_2 
       (.I0(\len_76_reg_2801[2]_i_7_n_12 ),
        .I1(match_offset_4_fu_2152_p2__0[20]),
        .I2(match_offset_4_fu_2152_p2__0[22]),
        .I3(match_offset_4_fu_2152_p2[14]),
        .I4(match_offset_4_fu_2152_p2[11]),
        .I5(\len_76_reg_2801[2]_i_9_n_12 ),
        .O(\len_76_reg_2801[2]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_21 
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_4_reg_2717[23]),
        .O(\len_76_reg_2801[2]_i_21_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_22 
       (.I0(\currIdx_reg_2589_reg[23]_0 [16]),
        .I1(compareIdx_4_reg_2717[22]),
        .O(\len_76_reg_2801[2]_i_22_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_23 
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_4_reg_2717[21]),
        .O(\len_76_reg_2801[2]_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_24 
       (.I0(\currIdx_reg_2589_reg[23]_0 [14]),
        .I1(compareIdx_4_reg_2717[20]),
        .O(\len_76_reg_2801[2]_i_24_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_76_reg_2801[2]_i_25 
       (.I0(match_offset_4_fu_2152_p2__0[29]),
        .I1(match_offset_4_fu_2152_p2__0[27]),
        .I2(match_offset_4_fu_2152_p2[0]),
        .I3(match_offset_4_fu_2152_p2__0[28]),
        .O(\len_76_reg_2801[2]_i_25_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_26 
       (.I0(currIdx_reg_2589[27]),
        .O(\len_76_reg_2801[2]_i_26_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_27 
       (.I0(currIdx_reg_2589[26]),
        .O(\len_76_reg_2801[2]_i_27_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_28 
       (.I0(currIdx_reg_2589[25]),
        .O(\len_76_reg_2801[2]_i_28_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_29 
       (.I0(currIdx_reg_2589[24]),
        .O(\len_76_reg_2801[2]_i_29_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_76_reg_2801[2]_i_3 
       (.I0(\len_76_reg_2801[2]_i_10_n_12 ),
        .I1(match_offset_4_fu_2152_p2__0[25]),
        .I2(match_offset_4_fu_2152_p2__0[16]),
        .I3(match_offset_4_fu_2152_p2[5]),
        .I4(match_offset_4_fu_2152_p2[8]),
        .I5(\len_76_reg_2801[2]_i_13_n_12 ),
        .O(\len_76_reg_2801[2]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_30 
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_4_reg_2717[19]),
        .O(\len_76_reg_2801[2]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_31 
       (.I0(\currIdx_reg_2589_reg[23]_0 [12]),
        .I1(compareIdx_4_reg_2717[18]),
        .O(\len_76_reg_2801[2]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_32 
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_4_reg_2717[17]),
        .O(\len_76_reg_2801[2]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_33 
       (.I0(\currIdx_reg_2589_reg[23]_0 [10]),
        .I1(compareIdx_4_reg_2717[16]),
        .O(\len_76_reg_2801[2]_i_33_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_76_reg_2801[2]_i_34 
       (.I0(match_offset_4_fu_2152_p2[3]),
        .I1(match_offset_4_fu_2152_p2[2]),
        .I2(match_offset_4_fu_2152_p2[9]),
        .I3(match_offset_4_fu_2152_p2__0[21]),
        .O(\len_76_reg_2801[2]_i_34_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_35 
       (.I0(currIdx_reg_2589[31]),
        .O(\len_76_reg_2801[2]_i_35_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_36 
       (.I0(currIdx_reg_2589[30]),
        .O(\len_76_reg_2801[2]_i_36_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_37 
       (.I0(currIdx_reg_2589[29]),
        .O(\len_76_reg_2801[2]_i_37_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_38 
       (.I0(currIdx_reg_2589[28]),
        .O(\len_76_reg_2801[2]_i_38_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_76_reg_2801[2]_i_4 
       (.I0(sub_ln141_4_fu_2131_p21_out[29]),
        .I1(sub_ln141_4_fu_2131_p21_out[19]),
        .I2(sub_ln141_4_fu_2131_p21_out[28]),
        .I3(sub_ln141_4_fu_2131_p21_out[18]),
        .I4(sub_ln141_4_fu_2131_p21_out[16]),
        .I5(sub_ln141_4_fu_2131_p21_out[27]),
        .O(\len_76_reg_2801[2]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_40 
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_4_reg_2717[19]),
        .O(\len_76_reg_2801[2]_i_40_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_41 
       (.I0(\currIdx_reg_2589_reg[23]_0 [12]),
        .I1(compareIdx_4_reg_2717[18]),
        .O(\len_76_reg_2801[2]_i_41_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_42 
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_4_reg_2717[17]),
        .O(\len_76_reg_2801[2]_i_42_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_43 
       (.I0(\currIdx_reg_2589_reg[23]_0 [10]),
        .I1(compareIdx_4_reg_2717[16]),
        .O(\len_76_reg_2801[2]_i_43_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_44 
       (.I0(currIdx_reg_2589[27]),
        .O(\len_76_reg_2801[2]_i_44_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_45 
       (.I0(currIdx_reg_2589[26]),
        .O(\len_76_reg_2801[2]_i_45_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_46 
       (.I0(currIdx_reg_2589[25]),
        .O(\len_76_reg_2801[2]_i_46_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_47 
       (.I0(currIdx_reg_2589[24]),
        .O(\len_76_reg_2801[2]_i_47_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_48 
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_4_reg_2717[23]),
        .O(\len_76_reg_2801[2]_i_48_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_49 
       (.I0(\currIdx_reg_2589_reg[23]_0 [16]),
        .I1(compareIdx_4_reg_2717[22]),
        .O(\len_76_reg_2801[2]_i_49_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \len_76_reg_2801[2]_i_5 
       (.I0(\len_76_reg_2801[2]_i_17_n_12 ),
        .I1(icmp_ln141_8_fu_2126_p2),
        .I2(sub_ln141_4_fu_2131_p21_out[26]),
        .I3(sub_ln141_4_fu_2131_p21_out[20]),
        .I4(sub_ln141_4_fu_2131_p21_out[30]),
        .I5(\len_76_reg_2801[2]_i_19_n_12 ),
        .O(\len_76_reg_2801[2]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_50 
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_4_reg_2717[21]),
        .O(\len_76_reg_2801[2]_i_50_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_51 
       (.I0(\currIdx_reg_2589_reg[23]_0 [14]),
        .I1(compareIdx_4_reg_2717[20]),
        .O(\len_76_reg_2801[2]_i_51_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_52 
       (.I0(currIdx_reg_2589[31]),
        .O(\len_76_reg_2801[2]_i_52_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_53 
       (.I0(currIdx_reg_2589[30]),
        .O(\len_76_reg_2801[2]_i_53_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_54 
       (.I0(currIdx_reg_2589[29]),
        .O(\len_76_reg_2801[2]_i_54_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_76_reg_2801[2]_i_55 
       (.I0(currIdx_reg_2589[28]),
        .O(\len_76_reg_2801[2]_i_55_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_57 
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_4_reg_2717[15]),
        .O(\len_76_reg_2801[2]_i_57_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_58 
       (.I0(\currIdx_reg_2589_reg[23]_0 [8]),
        .I1(compareIdx_4_reg_2717[14]),
        .O(\len_76_reg_2801[2]_i_58_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_59 
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_4_reg_2717[13]),
        .O(\len_76_reg_2801[2]_i_59_n_12 ));
  LUT5 #(
    .INIT(32'hF3F5F3F1)) 
    \len_76_reg_2801[2]_i_6 
       (.I0(len_52_reg_2722[1]),
        .I1(len_52_reg_2722[0]),
        .I2(done_23_reg_2727),
        .I3(icmp_ln135_27_reg_2733),
        .I4(icmp_ln135_28_reg_2738),
        .O(\len_76_reg_2801[2]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_60 
       (.I0(\currIdx_reg_2589_reg[23]_0 [6]),
        .I1(compareIdx_4_reg_2717[12]),
        .O(\len_76_reg_2801[2]_i_60_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_62 
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_4_reg_2717[11]),
        .O(\len_76_reg_2801[2]_i_62_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_63 
       (.I0(\currIdx_reg_2589_reg[23]_0 [4]),
        .I1(compareIdx_4_reg_2717[10]),
        .O(\len_76_reg_2801[2]_i_63_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_64 
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_4_reg_2717[9]),
        .O(\len_76_reg_2801[2]_i_64_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_65 
       (.I0(\currIdx_reg_2589_reg[23]_0 [2]),
        .I1(compareIdx_4_reg_2717[8]),
        .O(\len_76_reg_2801[2]_i_65_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_67 
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_4_reg_2717[7]),
        .O(\len_76_reg_2801[2]_i_67_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_68 
       (.I0(\currIdx_reg_2589_reg[23]_0 [0]),
        .I1(compareIdx_4_reg_2717[6]),
        .O(\len_76_reg_2801[2]_i_68_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_69 
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_4_reg_2717[5]),
        .O(\len_76_reg_2801[2]_i_69_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_76_reg_2801[2]_i_7 
       (.I0(match_offset_4_fu_2152_p2__0[24]),
        .I1(match_offset_4_fu_2152_p2__0[31]),
        .I2(match_offset_4_fu_2152_p2[15]),
        .I3(match_offset_4_fu_2152_p2__0[18]),
        .O(\len_76_reg_2801[2]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_70 
       (.I0(currIdx_reg_2589[4]),
        .I1(compareIdx_4_reg_2717[4]),
        .O(\len_76_reg_2801[2]_i_70_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_71 
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_4_reg_2717[3]),
        .O(\len_76_reg_2801[2]_i_71_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_72 
       (.I0(currIdx_reg_2589[2]),
        .I1(compareIdx_4_reg_2717[2]),
        .O(\len_76_reg_2801[2]_i_72_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_73 
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_4_reg_2717[1]),
        .O(\len_76_reg_2801[2]_i_73_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_76_reg_2801[2]_i_74 
       (.I0(currIdx_reg_2589[0]),
        .I1(compareIdx_4_reg_2717[0]),
        .O(\len_76_reg_2801[2]_i_74_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \len_76_reg_2801[2]_i_9 
       (.I0(match_offset_4_fu_2152_p2__0[17]),
        .I1(match_offset_4_fu_2152_p2[6]),
        .I2(match_offset_4_fu_2152_p2[4]),
        .I3(match_offset_4_fu_2152_p2[7]),
        .I4(\len_76_reg_2801[2]_i_25_n_12 ),
        .O(\len_76_reg_2801[2]_i_9_n_12 ));
  FDRE \len_76_reg_2801_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_76_fu_2182_p3[0]),
        .Q(len_76_reg_2801[0]),
        .R(1'b0));
  FDRE \len_76_reg_2801_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_76_fu_2182_p3[1]),
        .Q(len_76_reg_2801[1]),
        .R(1'b0));
  FDRE \len_76_reg_2801_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_76_fu_2182_p3[2]),
        .Q(len_76_reg_2801[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_11 
       (.CI(\len_76_reg_2801_reg[2]_i_8_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_11_n_12 ,\len_76_reg_2801_reg[2]_i_11_n_13 ,\len_76_reg_2801_reg[2]_i_11_n_14 ,\len_76_reg_2801_reg[2]_i_11_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[27:24]),
        .O(match_offset_4_fu_2152_p2__0[27:24]),
        .S({\len_76_reg_2801[2]_i_26_n_12 ,\len_76_reg_2801[2]_i_27_n_12 ,\len_76_reg_2801[2]_i_28_n_12 ,\len_76_reg_2801[2]_i_29_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_12 
       (.CI(\match_offset_4_reg_2796_reg[15]_i_1_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_12_n_12 ,\len_76_reg_2801_reg[2]_i_12_n_13 ,\len_76_reg_2801_reg[2]_i_12_n_14 ,\len_76_reg_2801_reg[2]_i_12_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [13:10]),
        .O(match_offset_4_fu_2152_p2__0[19:16]),
        .S({\len_76_reg_2801[2]_i_30_n_12 ,\len_76_reg_2801[2]_i_31_n_12 ,\len_76_reg_2801[2]_i_32_n_12 ,\len_76_reg_2801[2]_i_33_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_14 
       (.CI(\len_76_reg_2801_reg[2]_i_16_n_12 ),
        .CO({\NLW_len_76_reg_2801_reg[2]_i_14_CO_UNCONNECTED [3],\len_76_reg_2801_reg[2]_i_14_n_13 ,\len_76_reg_2801_reg[2]_i_14_n_14 ,\len_76_reg_2801_reg[2]_i_14_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,currIdx_reg_2589[30:28]}),
        .O(sub_ln141_4_fu_2131_p21_out[31:28]),
        .S({\len_76_reg_2801[2]_i_35_n_12 ,\len_76_reg_2801[2]_i_36_n_12 ,\len_76_reg_2801[2]_i_37_n_12 ,\len_76_reg_2801[2]_i_38_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_15 
       (.CI(\len_76_reg_2801_reg[2]_i_39_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_15_n_12 ,\len_76_reg_2801_reg[2]_i_15_n_13 ,\len_76_reg_2801_reg[2]_i_15_n_14 ,\len_76_reg_2801_reg[2]_i_15_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [13:10]),
        .O(sub_ln141_4_fu_2131_p21_out[19:16]),
        .S({\len_76_reg_2801[2]_i_40_n_12 ,\len_76_reg_2801[2]_i_41_n_12 ,\len_76_reg_2801[2]_i_42_n_12 ,\len_76_reg_2801[2]_i_43_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_16 
       (.CI(\len_76_reg_2801_reg[2]_i_18_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_16_n_12 ,\len_76_reg_2801_reg[2]_i_16_n_13 ,\len_76_reg_2801_reg[2]_i_16_n_14 ,\len_76_reg_2801_reg[2]_i_16_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[27:24]),
        .O(sub_ln141_4_fu_2131_p21_out[27:24]),
        .S({\len_76_reg_2801[2]_i_44_n_12 ,\len_76_reg_2801[2]_i_45_n_12 ,\len_76_reg_2801[2]_i_46_n_12 ,\len_76_reg_2801[2]_i_47_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_18 
       (.CI(\len_76_reg_2801_reg[2]_i_15_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_18_n_12 ,\len_76_reg_2801_reg[2]_i_18_n_13 ,\len_76_reg_2801_reg[2]_i_18_n_14 ,\len_76_reg_2801_reg[2]_i_18_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [17:14]),
        .O(sub_ln141_4_fu_2131_p21_out[23:20]),
        .S({\len_76_reg_2801[2]_i_48_n_12 ,\len_76_reg_2801[2]_i_49_n_12 ,\len_76_reg_2801[2]_i_50_n_12 ,\len_76_reg_2801[2]_i_51_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_20 
       (.CI(\len_76_reg_2801_reg[2]_i_11_n_12 ),
        .CO({\NLW_len_76_reg_2801_reg[2]_i_20_CO_UNCONNECTED [3],\len_76_reg_2801_reg[2]_i_20_n_13 ,\len_76_reg_2801_reg[2]_i_20_n_14 ,\len_76_reg_2801_reg[2]_i_20_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,currIdx_reg_2589[30:28]}),
        .O(match_offset_4_fu_2152_p2__0[31:28]),
        .S({\len_76_reg_2801[2]_i_52_n_12 ,\len_76_reg_2801[2]_i_53_n_12 ,\len_76_reg_2801[2]_i_54_n_12 ,\len_76_reg_2801[2]_i_55_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_39 
       (.CI(\len_76_reg_2801_reg[2]_i_56_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_39_n_12 ,\len_76_reg_2801_reg[2]_i_39_n_13 ,\len_76_reg_2801_reg[2]_i_39_n_14 ,\len_76_reg_2801_reg[2]_i_39_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [9:6]),
        .O(\NLW_len_76_reg_2801_reg[2]_i_39_O_UNCONNECTED [3:0]),
        .S({\len_76_reg_2801[2]_i_57_n_12 ,\len_76_reg_2801[2]_i_58_n_12 ,\len_76_reg_2801[2]_i_59_n_12 ,\len_76_reg_2801[2]_i_60_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_56 
       (.CI(\len_76_reg_2801_reg[2]_i_61_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_56_n_12 ,\len_76_reg_2801_reg[2]_i_56_n_13 ,\len_76_reg_2801_reg[2]_i_56_n_14 ,\len_76_reg_2801_reg[2]_i_56_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [5:2]),
        .O(\NLW_len_76_reg_2801_reg[2]_i_56_O_UNCONNECTED [3:0]),
        .S({\len_76_reg_2801[2]_i_62_n_12 ,\len_76_reg_2801[2]_i_63_n_12 ,\len_76_reg_2801[2]_i_64_n_12 ,\len_76_reg_2801[2]_i_65_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_61 
       (.CI(\len_76_reg_2801_reg[2]_i_66_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_61_n_12 ,\len_76_reg_2801_reg[2]_i_61_n_13 ,\len_76_reg_2801_reg[2]_i_61_n_14 ,\len_76_reg_2801_reg[2]_i_61_n_15 }),
        .CYINIT(1'b0),
        .DI({\currIdx_reg_2589_reg[23]_0 [1:0],currIdx_reg_2589[5:4]}),
        .O(\NLW_len_76_reg_2801_reg[2]_i_61_O_UNCONNECTED [3:0]),
        .S({\len_76_reg_2801[2]_i_67_n_12 ,\len_76_reg_2801[2]_i_68_n_12 ,\len_76_reg_2801[2]_i_69_n_12 ,\len_76_reg_2801[2]_i_70_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_66 
       (.CI(1'b0),
        .CO({\len_76_reg_2801_reg[2]_i_66_n_12 ,\len_76_reg_2801_reg[2]_i_66_n_13 ,\len_76_reg_2801_reg[2]_i_66_n_14 ,\len_76_reg_2801_reg[2]_i_66_n_15 }),
        .CYINIT(1'b1),
        .DI(currIdx_reg_2589[3:0]),
        .O(\NLW_len_76_reg_2801_reg[2]_i_66_O_UNCONNECTED [3:0]),
        .S({\len_76_reg_2801[2]_i_71_n_12 ,\len_76_reg_2801[2]_i_72_n_12 ,\len_76_reg_2801[2]_i_73_n_12 ,\len_76_reg_2801[2]_i_74_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_76_reg_2801_reg[2]_i_8 
       (.CI(\len_76_reg_2801_reg[2]_i_12_n_12 ),
        .CO({\len_76_reg_2801_reg[2]_i_8_n_12 ,\len_76_reg_2801_reg[2]_i_8_n_13 ,\len_76_reg_2801_reg[2]_i_8_n_14 ,\len_76_reg_2801_reg[2]_i_8_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [17:14]),
        .O(match_offset_4_fu_2152_p2__0[23:20]),
        .S({\len_76_reg_2801[2]_i_21_n_12 ,\len_76_reg_2801[2]_i_22_n_12 ,\len_76_reg_2801[2]_i_23_n_12 ,\len_76_reg_2801[2]_i_24_n_12 }));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \len_77_reg_2812[0]_i_1 
       (.I0(len_77_fu_2310_p3[2]),
        .I1(done_28_reg_2753),
        .I2(icmp_ln135_33_reg_2759),
        .I3(icmp_ln135_34_reg_2764),
        .I4(len_64_reg_2748[0]),
        .O(len_77_fu_2310_p3[0]));
  LUT6 #(
    .INIT(64'hA00AA208A802A802)) 
    \len_77_reg_2812[1]_i_1 
       (.I0(len_77_fu_2310_p3[2]),
        .I1(icmp_ln135_33_reg_2759),
        .I2(done_28_reg_2753),
        .I3(len_64_reg_2748[1]),
        .I4(icmp_ln135_34_reg_2764),
        .I5(len_64_reg_2748[0]),
        .O(len_77_fu_2310_p3[1]));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \len_77_reg_2812[2]_i_1 
       (.I0(\len_77_reg_2812[2]_i_2_n_12 ),
        .I1(\len_77_reg_2812[2]_i_3_n_12 ),
        .I2(\len_77_reg_2812[2]_i_4_n_12 ),
        .I3(\len_77_reg_2812[2]_i_5_n_12 ),
        .I4(\len_77_reg_2812[2]_i_6_n_12 ),
        .O(len_77_fu_2310_p3[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_77_reg_2812[2]_i_10 
       (.I0(match_offset_5_fu_2280_p2__0[26]),
        .I1(match_offset_5_fu_2280_p2__0[24]),
        .I2(match_offset_5_fu_2280_p2[5]),
        .I3(match_offset_5_fu_2280_p2[7]),
        .O(\len_77_reg_2812[2]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \len_77_reg_2812[2]_i_12 
       (.I0(match_offset_5_fu_2280_p2[15]),
        .I1(match_offset_5_fu_2280_p2[6]),
        .I2(match_offset_5_fu_2280_p2__0[21]),
        .I3(match_offset_5_fu_2280_p2[1]),
        .I4(\len_77_reg_2812[2]_i_30_n_12 ),
        .O(\len_77_reg_2812[2]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_77_reg_2812[2]_i_17 
       (.I0(sub_ln141_5_fu_2259_p20_out[31]),
        .I1(sub_ln141_5_fu_2259_p20_out[21]),
        .I2(sub_ln141_5_fu_2259_p20_out[19]),
        .I3(sub_ln141_5_fu_2259_p20_out[20]),
        .O(\len_77_reg_2812[2]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    \len_77_reg_2812[2]_i_18 
       (.I0(icmp_ln135_33_reg_2759),
        .I1(done_28_reg_2753),
        .I2(len_64_reg_2748[1]),
        .I3(sub_ln141_5_fu_2259_p20_out[26]),
        .I4(sub_ln141_5_fu_2259_p20_out[17]),
        .I5(sub_ln141_5_fu_2259_p20_out[18]),
        .O(\len_77_reg_2812[2]_i_18_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_77_reg_2812[2]_i_2 
       (.I0(\len_77_reg_2812[2]_i_7_n_12 ),
        .I1(match_offset_5_fu_2280_p2__0[25]),
        .I2(match_offset_5_fu_2280_p2__0[27]),
        .I3(match_offset_5_fu_2280_p2[9]),
        .I4(match_offset_5_fu_2280_p2[12]),
        .I5(\len_77_reg_2812[2]_i_9_n_12 ),
        .O(\len_77_reg_2812[2]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_20 
       (.I0(currIdx_reg_2589[27]),
        .O(\len_77_reg_2812[2]_i_20_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_21 
       (.I0(currIdx_reg_2589[26]),
        .O(\len_77_reg_2812[2]_i_21_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_22 
       (.I0(currIdx_reg_2589[25]),
        .O(\len_77_reg_2812[2]_i_22_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_23 
       (.I0(currIdx_reg_2589[24]),
        .O(\len_77_reg_2812[2]_i_23_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_77_reg_2812[2]_i_25 
       (.I0(match_offset_5_fu_2280_p2[13]),
        .I1(match_offset_5_fu_2280_p2__0[29]),
        .I2(match_offset_5_fu_2280_p2__0[28]),
        .I3(match_offset_5_fu_2280_p2__0[20]),
        .O(\len_77_reg_2812[2]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_26 
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(q1[144]),
        .O(\len_77_reg_2812[2]_i_26_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_27 
       (.I0(\currIdx_reg_2589_reg[23]_0 [12]),
        .I1(q1[143]),
        .O(\len_77_reg_2812[2]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_28 
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(q1[142]),
        .O(\len_77_reg_2812[2]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_29 
       (.I0(\currIdx_reg_2589_reg[23]_0 [10]),
        .I1(q1[141]),
        .O(\len_77_reg_2812[2]_i_29_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_77_reg_2812[2]_i_3 
       (.I0(\len_77_reg_2812[2]_i_10_n_12 ),
        .I1(match_offset_5_fu_2280_p2[2]),
        .I2(match_offset_5_fu_2280_p2[4]),
        .I3(match_offset_5_fu_2280_p2__0[18]),
        .I4(match_offset_5_fu_2280_p2[3]),
        .I5(\len_77_reg_2812[2]_i_12_n_12 ),
        .O(\len_77_reg_2812[2]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_77_reg_2812[2]_i_30 
       (.I0(match_offset_5_fu_2280_p2__0[19]),
        .I1(match_offset_5_fu_2280_p2__0[30]),
        .I2(match_offset_5_fu_2280_p2__0[23]),
        .I3(match_offset_5_fu_2280_p2[10]),
        .O(\len_77_reg_2812[2]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_32 
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(q1[144]),
        .O(\len_77_reg_2812[2]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_33 
       (.I0(\currIdx_reg_2589_reg[23]_0 [12]),
        .I1(q1[143]),
        .O(\len_77_reg_2812[2]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_34 
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(q1[142]),
        .O(\len_77_reg_2812[2]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_35 
       (.I0(\currIdx_reg_2589_reg[23]_0 [10]),
        .I1(q1[141]),
        .O(\len_77_reg_2812[2]_i_35_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_36 
       (.I0(currIdx_reg_2589[31]),
        .O(\len_77_reg_2812[2]_i_36_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_37 
       (.I0(currIdx_reg_2589[30]),
        .O(\len_77_reg_2812[2]_i_37_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_38 
       (.I0(currIdx_reg_2589[29]),
        .O(\len_77_reg_2812[2]_i_38_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_39 
       (.I0(currIdx_reg_2589[28]),
        .O(\len_77_reg_2812[2]_i_39_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \len_77_reg_2812[2]_i_4 
       (.I0(sub_ln141_5_fu_2259_p20_out[16]),
        .I1(sub_ln141_5_fu_2259_p20_out[28]),
        .I2(sub_ln141_5_fu_2259_p20_out[24]),
        .I3(icmp_ln141_10_fu_2254_p2),
        .I4(sub_ln141_5_fu_2259_p20_out[23]),
        .I5(sub_ln141_5_fu_2259_p20_out[22]),
        .O(\len_77_reg_2812[2]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_40 
       (.I0(currIdx_reg_2589[27]),
        .O(\len_77_reg_2812[2]_i_40_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_41 
       (.I0(currIdx_reg_2589[26]),
        .O(\len_77_reg_2812[2]_i_41_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_42 
       (.I0(currIdx_reg_2589[25]),
        .O(\len_77_reg_2812[2]_i_42_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_43 
       (.I0(currIdx_reg_2589[24]),
        .O(\len_77_reg_2812[2]_i_43_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_44 
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(q1[148]),
        .O(\len_77_reg_2812[2]_i_44_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_45 
       (.I0(\currIdx_reg_2589_reg[23]_0 [16]),
        .I1(q1[147]),
        .O(\len_77_reg_2812[2]_i_45_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_46 
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(q1[146]),
        .O(\len_77_reg_2812[2]_i_46_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_47 
       (.I0(\currIdx_reg_2589_reg[23]_0 [14]),
        .I1(q1[145]),
        .O(\len_77_reg_2812[2]_i_47_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_48 
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(q1[148]),
        .O(\len_77_reg_2812[2]_i_48_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_49 
       (.I0(\currIdx_reg_2589_reg[23]_0 [16]),
        .I1(q1[147]),
        .O(\len_77_reg_2812[2]_i_49_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \len_77_reg_2812[2]_i_5 
       (.I0(\len_77_reg_2812[2]_i_17_n_12 ),
        .I1(sub_ln141_5_fu_2259_p20_out[27]),
        .I2(sub_ln141_5_fu_2259_p20_out[25]),
        .I3(sub_ln141_5_fu_2259_p20_out[30]),
        .I4(sub_ln141_5_fu_2259_p20_out[29]),
        .I5(\len_77_reg_2812[2]_i_18_n_12 ),
        .O(\len_77_reg_2812[2]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_50 
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(q1[146]),
        .O(\len_77_reg_2812[2]_i_50_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_51 
       (.I0(\currIdx_reg_2589_reg[23]_0 [14]),
        .I1(q1[145]),
        .O(\len_77_reg_2812[2]_i_51_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_52 
       (.I0(currIdx_reg_2589[31]),
        .O(\len_77_reg_2812[2]_i_52_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_53 
       (.I0(currIdx_reg_2589[30]),
        .O(\len_77_reg_2812[2]_i_53_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_54 
       (.I0(currIdx_reg_2589[29]),
        .O(\len_77_reg_2812[2]_i_54_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \len_77_reg_2812[2]_i_55 
       (.I0(currIdx_reg_2589[28]),
        .O(\len_77_reg_2812[2]_i_55_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_57 
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(q1[140]),
        .O(\len_77_reg_2812[2]_i_57_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_58 
       (.I0(\currIdx_reg_2589_reg[23]_0 [8]),
        .I1(q1[139]),
        .O(\len_77_reg_2812[2]_i_58_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_59 
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(q1[138]),
        .O(\len_77_reg_2812[2]_i_59_n_12 ));
  LUT5 #(
    .INIT(32'hF3F5F3F1)) 
    \len_77_reg_2812[2]_i_6 
       (.I0(len_64_reg_2748[1]),
        .I1(len_64_reg_2748[0]),
        .I2(done_28_reg_2753),
        .I3(icmp_ln135_33_reg_2759),
        .I4(icmp_ln135_34_reg_2764),
        .O(\len_77_reg_2812[2]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_60 
       (.I0(\currIdx_reg_2589_reg[23]_0 [6]),
        .I1(q1[137]),
        .O(\len_77_reg_2812[2]_i_60_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_62 
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(q1[136]),
        .O(\len_77_reg_2812[2]_i_62_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_63 
       (.I0(\currIdx_reg_2589_reg[23]_0 [4]),
        .I1(q1[135]),
        .O(\len_77_reg_2812[2]_i_63_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_64 
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(q1[134]),
        .O(\len_77_reg_2812[2]_i_64_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_65 
       (.I0(\currIdx_reg_2589_reg[23]_0 [2]),
        .I1(q1[133]),
        .O(\len_77_reg_2812[2]_i_65_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_67 
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(q1[132]),
        .O(\len_77_reg_2812[2]_i_67_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_68 
       (.I0(\currIdx_reg_2589_reg[23]_0 [0]),
        .I1(q1[131]),
        .O(\len_77_reg_2812[2]_i_68_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_69 
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_5_reg_2743[5]),
        .O(\len_77_reg_2812[2]_i_69_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \len_77_reg_2812[2]_i_7 
       (.I0(match_offset_5_fu_2280_p2__0[16]),
        .I1(match_offset_5_fu_2280_p2[0]),
        .I2(match_offset_5_fu_2280_p2[14]),
        .I3(match_offset_5_fu_2280_p2__0[17]),
        .O(\len_77_reg_2812[2]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_70 
       (.I0(currIdx_reg_2589[4]),
        .I1(compareIdx_5_reg_2743[4]),
        .O(\len_77_reg_2812[2]_i_70_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_71 
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_5_reg_2743[3]),
        .O(\len_77_reg_2812[2]_i_71_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_72 
       (.I0(currIdx_reg_2589[2]),
        .I1(compareIdx_5_reg_2743[2]),
        .O(\len_77_reg_2812[2]_i_72_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_73 
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_5_reg_2743[1]),
        .O(\len_77_reg_2812[2]_i_73_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \len_77_reg_2812[2]_i_74 
       (.I0(currIdx_reg_2589[0]),
        .I1(compareIdx_5_reg_2743[0]),
        .O(\len_77_reg_2812[2]_i_74_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \len_77_reg_2812[2]_i_9 
       (.I0(match_offset_5_fu_2280_p2[8]),
        .I1(match_offset_5_fu_2280_p2__0[22]),
        .I2(match_offset_5_fu_2280_p2__0[31]),
        .I3(match_offset_5_fu_2280_p2[11]),
        .I4(\len_77_reg_2812[2]_i_25_n_12 ),
        .O(\len_77_reg_2812[2]_i_9_n_12 ));
  FDRE \len_77_reg_2812_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_77_fu_2310_p3[0]),
        .Q(len_77_reg_2812[0]),
        .R(1'b0));
  FDRE \len_77_reg_2812_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_77_fu_2310_p3[1]),
        .Q(len_77_reg_2812[1]),
        .R(1'b0));
  FDRE \len_77_reg_2812_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(len_77_fu_2310_p3[2]),
        .Q(len_77_reg_2812[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_11 
       (.CI(\match_offset_5_reg_2807_reg[15]_i_1_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_11_n_12 ,\len_77_reg_2812_reg[2]_i_11_n_13 ,\len_77_reg_2812_reg[2]_i_11_n_14 ,\len_77_reg_2812_reg[2]_i_11_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [13:10]),
        .O(match_offset_5_fu_2280_p2__0[19:16]),
        .S({\len_77_reg_2812[2]_i_26_n_12 ,\len_77_reg_2812[2]_i_27_n_12 ,\len_77_reg_2812[2]_i_28_n_12 ,\len_77_reg_2812[2]_i_29_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_13 
       (.CI(\len_77_reg_2812_reg[2]_i_31_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_13_n_12 ,\len_77_reg_2812_reg[2]_i_13_n_13 ,\len_77_reg_2812_reg[2]_i_13_n_14 ,\len_77_reg_2812_reg[2]_i_13_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [13:10]),
        .O(sub_ln141_5_fu_2259_p20_out[19:16]),
        .S({\len_77_reg_2812[2]_i_32_n_12 ,\len_77_reg_2812[2]_i_33_n_12 ,\len_77_reg_2812[2]_i_34_n_12 ,\len_77_reg_2812[2]_i_35_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_14 
       (.CI(\len_77_reg_2812_reg[2]_i_15_n_12 ),
        .CO({\NLW_len_77_reg_2812_reg[2]_i_14_CO_UNCONNECTED [3],\len_77_reg_2812_reg[2]_i_14_n_13 ,\len_77_reg_2812_reg[2]_i_14_n_14 ,\len_77_reg_2812_reg[2]_i_14_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,currIdx_reg_2589[30:28]}),
        .O(sub_ln141_5_fu_2259_p20_out[31:28]),
        .S({\len_77_reg_2812[2]_i_36_n_12 ,\len_77_reg_2812[2]_i_37_n_12 ,\len_77_reg_2812[2]_i_38_n_12 ,\len_77_reg_2812[2]_i_39_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_15 
       (.CI(\len_77_reg_2812_reg[2]_i_16_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_15_n_12 ,\len_77_reg_2812_reg[2]_i_15_n_13 ,\len_77_reg_2812_reg[2]_i_15_n_14 ,\len_77_reg_2812_reg[2]_i_15_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[27:24]),
        .O(sub_ln141_5_fu_2259_p20_out[27:24]),
        .S({\len_77_reg_2812[2]_i_40_n_12 ,\len_77_reg_2812[2]_i_41_n_12 ,\len_77_reg_2812[2]_i_42_n_12 ,\len_77_reg_2812[2]_i_43_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_16 
       (.CI(\len_77_reg_2812_reg[2]_i_13_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_16_n_12 ,\len_77_reg_2812_reg[2]_i_16_n_13 ,\len_77_reg_2812_reg[2]_i_16_n_14 ,\len_77_reg_2812_reg[2]_i_16_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [17:14]),
        .O(sub_ln141_5_fu_2259_p20_out[23:20]),
        .S({\len_77_reg_2812[2]_i_44_n_12 ,\len_77_reg_2812[2]_i_45_n_12 ,\len_77_reg_2812[2]_i_46_n_12 ,\len_77_reg_2812[2]_i_47_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_19 
       (.CI(\len_77_reg_2812_reg[2]_i_11_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_19_n_12 ,\len_77_reg_2812_reg[2]_i_19_n_13 ,\len_77_reg_2812_reg[2]_i_19_n_14 ,\len_77_reg_2812_reg[2]_i_19_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [17:14]),
        .O(match_offset_5_fu_2280_p2__0[23:20]),
        .S({\len_77_reg_2812[2]_i_48_n_12 ,\len_77_reg_2812[2]_i_49_n_12 ,\len_77_reg_2812[2]_i_50_n_12 ,\len_77_reg_2812[2]_i_51_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_24 
       (.CI(\len_77_reg_2812_reg[2]_i_8_n_12 ),
        .CO({\NLW_len_77_reg_2812_reg[2]_i_24_CO_UNCONNECTED [3],\len_77_reg_2812_reg[2]_i_24_n_13 ,\len_77_reg_2812_reg[2]_i_24_n_14 ,\len_77_reg_2812_reg[2]_i_24_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,currIdx_reg_2589[30:28]}),
        .O(match_offset_5_fu_2280_p2__0[31:28]),
        .S({\len_77_reg_2812[2]_i_52_n_12 ,\len_77_reg_2812[2]_i_53_n_12 ,\len_77_reg_2812[2]_i_54_n_12 ,\len_77_reg_2812[2]_i_55_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_31 
       (.CI(\len_77_reg_2812_reg[2]_i_56_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_31_n_12 ,\len_77_reg_2812_reg[2]_i_31_n_13 ,\len_77_reg_2812_reg[2]_i_31_n_14 ,\len_77_reg_2812_reg[2]_i_31_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [9:6]),
        .O(\NLW_len_77_reg_2812_reg[2]_i_31_O_UNCONNECTED [3:0]),
        .S({\len_77_reg_2812[2]_i_57_n_12 ,\len_77_reg_2812[2]_i_58_n_12 ,\len_77_reg_2812[2]_i_59_n_12 ,\len_77_reg_2812[2]_i_60_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_56 
       (.CI(\len_77_reg_2812_reg[2]_i_61_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_56_n_12 ,\len_77_reg_2812_reg[2]_i_56_n_13 ,\len_77_reg_2812_reg[2]_i_56_n_14 ,\len_77_reg_2812_reg[2]_i_56_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [5:2]),
        .O(\NLW_len_77_reg_2812_reg[2]_i_56_O_UNCONNECTED [3:0]),
        .S({\len_77_reg_2812[2]_i_62_n_12 ,\len_77_reg_2812[2]_i_63_n_12 ,\len_77_reg_2812[2]_i_64_n_12 ,\len_77_reg_2812[2]_i_65_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_61 
       (.CI(\len_77_reg_2812_reg[2]_i_66_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_61_n_12 ,\len_77_reg_2812_reg[2]_i_61_n_13 ,\len_77_reg_2812_reg[2]_i_61_n_14 ,\len_77_reg_2812_reg[2]_i_61_n_15 }),
        .CYINIT(1'b0),
        .DI({\currIdx_reg_2589_reg[23]_0 [1:0],currIdx_reg_2589[5:4]}),
        .O(\NLW_len_77_reg_2812_reg[2]_i_61_O_UNCONNECTED [3:0]),
        .S({\len_77_reg_2812[2]_i_67_n_12 ,\len_77_reg_2812[2]_i_68_n_12 ,\len_77_reg_2812[2]_i_69_n_12 ,\len_77_reg_2812[2]_i_70_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_66 
       (.CI(1'b0),
        .CO({\len_77_reg_2812_reg[2]_i_66_n_12 ,\len_77_reg_2812_reg[2]_i_66_n_13 ,\len_77_reg_2812_reg[2]_i_66_n_14 ,\len_77_reg_2812_reg[2]_i_66_n_15 }),
        .CYINIT(1'b1),
        .DI(currIdx_reg_2589[3:0]),
        .O(\NLW_len_77_reg_2812_reg[2]_i_66_O_UNCONNECTED [3:0]),
        .S({\len_77_reg_2812[2]_i_71_n_12 ,\len_77_reg_2812[2]_i_72_n_12 ,\len_77_reg_2812[2]_i_73_n_12 ,\len_77_reg_2812[2]_i_74_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \len_77_reg_2812_reg[2]_i_8 
       (.CI(\len_77_reg_2812_reg[2]_i_19_n_12 ),
        .CO({\len_77_reg_2812_reg[2]_i_8_n_12 ,\len_77_reg_2812_reg[2]_i_8_n_13 ,\len_77_reg_2812_reg[2]_i_8_n_14 ,\len_77_reg_2812_reg[2]_i_8_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[27:24]),
        .O(match_offset_5_fu_2280_p2__0[27:24]),
        .S({\len_77_reg_2812[2]_i_20_n_12 ,\len_77_reg_2812[2]_i_21_n_12 ,\len_77_reg_2812[2]_i_22_n_12 ,\len_77_reg_2812[2]_i_23_n_12 }));
  LUT6 #(
    .INIT(64'hF0AC000CF0F0F0F0)) 
    \match_length_4_reg_2779[0]_i_1 
       (.I0(\match_length_4_reg_2779[0]_i_2_n_12 ),
        .I1(\match_length_4_reg_2779[0]_i_3_n_12 ),
        .I2(\match_length_4_reg_2779[0]_i_4_n_12 ),
        .I3(\match_length_4_reg_2779[1]_i_2_n_12 ),
        .I4(\match_length_4_reg_2779[2]_i_2_n_12 ),
        .I5(\match_length_4_reg_2779[2]_i_3_n_12 ),
        .O(match_length_4_fu_1926_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00CBFF34)) 
    \match_length_4_reg_2779[0]_i_2 
       (.I0(icmp_ln135_16_reg_2686),
        .I1(len_28_reg_2670[0]),
        .I2(icmp_ln135_15_reg_2681),
        .I3(done_13_reg_2675),
        .I4(len_28_reg_2670[1]),
        .O(\match_length_4_reg_2779[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hAA59)) 
    \match_length_4_reg_2779[0]_i_3 
       (.I0(len_28_reg_2670[0]),
        .I1(icmp_ln135_16_reg_2686),
        .I2(icmp_ln135_15_reg_2681),
        .I3(done_13_reg_2675),
        .O(\match_length_4_reg_2779[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0B00DFFF0F000F00)) 
    \match_length_4_reg_2779[0]_i_4 
       (.I0(\match_length_4_reg_2779[1]_i_4_n_12 ),
        .I1(\match_length_4_reg_2779[1]_i_5_n_12 ),
        .I2(\match_length_4_reg_2779[0]_i_5_n_12 ),
        .I3(\match_length_4_reg_2779[2]_i_4_n_12 ),
        .I4(\match_length_4_reg_2779[0]_i_6_n_12 ),
        .I5(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .O(\match_length_4_reg_2779[0]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h59)) 
    \match_length_4_reg_2779[0]_i_5 
       (.I0(\len_18_reg_2633_reg_n_12_[0] ),
        .I1(icmp_ln135_10_reg_2645),
        .I2(done_9_reg_2639),
        .O(\match_length_4_reg_2779[0]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h59)) 
    \match_length_4_reg_2779[0]_i_6 
       (.I0(\len_6_reg_2601_reg_n_12_[0] ),
        .I1(icmp_ln135_4_reg_2613),
        .I2(done_4_reg_2607),
        .O(\match_length_4_reg_2779[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hEEEBBBBEAAAAAAAA)) 
    \match_length_4_reg_2779[1]_i_1 
       (.I0(\match_length_4_reg_2779[1]_i_2_n_12 ),
        .I1(\match_length_4_reg_2779[1]_i_3_n_12 ),
        .I2(icmp_ln135_15_reg_2681),
        .I3(done_13_reg_2675),
        .I4(len_28_reg_2670[1]),
        .I5(\match_length_4_reg_2779[2]_i_3_n_12 ),
        .O(match_length_4_fu_1926_p3[1]));
  LUT4 #(
    .INIT(16'h7530)) 
    \match_length_4_reg_2779[1]_i_2 
       (.I0(\match_length_4_reg_2779[1]_i_4_n_12 ),
        .I1(\match_length_4_reg_2779[1]_i_5_n_12 ),
        .I2(\match_length_4_reg_2779[2]_i_4_n_12 ),
        .I3(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .O(\match_length_4_reg_2779[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFF5D)) 
    \match_length_4_reg_2779[1]_i_3 
       (.I0(len_28_reg_2670[0]),
        .I1(icmp_ln135_16_reg_2686),
        .I2(icmp_ln135_15_reg_2681),
        .I3(done_13_reg_2675),
        .O(\match_length_4_reg_2779[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h55A6)) 
    \match_length_4_reg_2779[1]_i_4 
       (.I0(\len_6_reg_2601_reg_n_12_[1] ),
        .I1(icmp_ln135_4_reg_2613),
        .I2(\len_6_reg_2601_reg_n_12_[0] ),
        .I3(done_4_reg_2607),
        .O(\match_length_4_reg_2779[1]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h559A)) 
    \match_length_4_reg_2779[1]_i_5 
       (.I0(\len_18_reg_2633_reg_n_12_[1] ),
        .I1(\len_18_reg_2633_reg_n_12_[0] ),
        .I2(icmp_ln135_10_reg_2645),
        .I3(done_9_reg_2639),
        .O(\match_length_4_reg_2779[1]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \match_length_4_reg_2779[2]_i_1 
       (.I0(\match_length_4_reg_2779[2]_i_2_n_12 ),
        .I1(\match_length_4_reg_2779[2]_i_3_n_12 ),
        .O(match_length_4_fu_1926_p3[2]));
  LUT5 #(
    .INIT(32'h80880800)) 
    \match_length_4_reg_2779[2]_i_10 
       (.I0(\icmp_ln141_3_reg_2660_reg_n_12_[0] ),
        .I1(icmp_ln141_2_reg_2650),
        .I2(\match_length_4_reg_2779[2]_i_26_n_12 ),
        .I3(\len_18_reg_2633_reg_n_12_[1] ),
        .I4(\len_18_reg_2633_reg[2]_0 ),
        .O(\match_length_4_reg_2779[2]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \match_length_4_reg_2779[2]_i_11 
       (.I0(match_offset_1_fu_1743_p2_carry__1_n_19),
        .I1(match_offset_1_fu_1743_p2_carry__2_n_18),
        .I2(match_offset_1_fu_1743_p2_carry__6_n_17),
        .I3(match_offset_1_fu_1743_p2_carry__4_n_19),
        .I4(\match_length_4_reg_2779[2]_i_27_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \match_length_4_reg_2779[2]_i_12 
       (.I0(match_offset_1_fu_1743_p2_carry__4_n_17),
        .I1(match_offset_1_fu_1743_p2_carry__5_n_16),
        .I2(match_offset_1_fu_1743_p2_carry_n_17),
        .I3(match_offset_1_fu_1743_p2_carry__3_n_17),
        .I4(\match_length_4_reg_2779[2]_i_28_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \match_length_4_reg_2779[2]_i_13 
       (.I0(match_offset_1_fu_1743_p2_carry__2_n_16),
        .I1(match_offset_1_fu_1743_p2_carry__4_n_18),
        .I2(match_offset_1_fu_1743_p2_carry__6_n_18),
        .I3(match_offset_1_fu_1743_p2_carry__3_n_18),
        .I4(\match_length_4_reg_2779[2]_i_29_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \match_length_4_reg_2779[2]_i_14 
       (.I0(match_offset_1_fu_1743_p2_carry__2_n_19),
        .I1(sub_ln141_1_reg_2655[0]),
        .I2(match_offset_1_fu_1743_p2_carry__0_n_17),
        .I3(match_offset_1_fu_1743_p2_carry__0_n_18),
        .I4(\match_length_4_reg_2779[2]_i_30_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_15 
       (.I0(match_offset_2_fu_1882_p2__0[30]),
        .I1(match_offset_2_fu_1882_p2[12]),
        .I2(match_offset_2_fu_1882_p2[15]),
        .I3(match_offset_2_fu_1882_p2__0[18]),
        .O(\match_length_4_reg_2779[2]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \match_length_4_reg_2779[2]_i_17 
       (.I0(match_offset_2_fu_1882_p2[10]),
        .I1(match_offset_2_fu_1882_p2[3]),
        .I2(match_offset_2_fu_1882_p2__0[16]),
        .I3(match_offset_2_fu_1882_p2[7]),
        .I4(\match_length_4_reg_2779[2]_i_36_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_17_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_18 
       (.I0(match_offset_2_fu_1882_p2__0[26]),
        .I1(match_offset_2_fu_1882_p2[0]),
        .I2(match_offset_2_fu_1882_p2__0[31]),
        .I3(match_offset_2_fu_1882_p2__0[23]),
        .O(\match_length_4_reg_2779[2]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \match_length_4_reg_2779[2]_i_2 
       (.I0(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I1(\match_length_4_reg_2779[2]_i_4_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \match_length_4_reg_2779[2]_i_20 
       (.I0(match_offset_2_fu_1882_p2__0[29]),
        .I1(match_offset_2_fu_1882_p2[13]),
        .I2(match_offset_2_fu_1882_p2__0[24]),
        .I3(match_offset_2_fu_1882_p2[4]),
        .I4(\match_length_4_reg_2779[2]_i_42_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_20_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_24 
       (.I0(sub_ln141_2_fu_1861_p23_out[23]),
        .I1(sub_ln141_2_fu_1861_p23_out[16]),
        .I2(sub_ln141_2_fu_1861_p23_out[20]),
        .I3(sub_ln141_2_fu_1861_p23_out[19]),
        .O(\match_length_4_reg_2779[2]_i_24_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    \match_length_4_reg_2779[2]_i_25 
       (.I0(icmp_ln135_15_reg_2681),
        .I1(done_13_reg_2675),
        .I2(len_28_reg_2670[1]),
        .I3(sub_ln141_2_fu_1861_p23_out[22]),
        .I4(sub_ln141_2_fu_1861_p23_out[21]),
        .I5(sub_ln141_2_fu_1861_p23_out[24]),
        .O(\match_length_4_reg_2779[2]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \match_length_4_reg_2779[2]_i_26 
       (.I0(done_9_reg_2639),
        .I1(icmp_ln135_10_reg_2645),
        .I2(\len_18_reg_2633_reg_n_12_[0] ),
        .O(\match_length_4_reg_2779[2]_i_26_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_27 
       (.I0(match_offset_1_fu_1743_p2_carry__3_n_19),
        .I1(match_offset_1_fu_1743_p2_carry__3_n_16),
        .I2(match_offset_1_fu_1743_p2_carry_n_18),
        .I3(match_offset_1_fu_1743_p2_carry__5_n_17),
        .O(\match_length_4_reg_2779[2]_i_27_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_28 
       (.I0(match_offset_1_fu_1743_p2_carry__6_n_19),
        .I1(match_offset_1_fu_1743_p2_carry__1_n_17),
        .I2(match_offset_1_fu_1743_p2_carry__0_n_19),
        .I3(match_offset_1_fu_1743_p2_carry_n_16),
        .O(\match_length_4_reg_2779[2]_i_28_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_29 
       (.I0(match_offset_1_fu_1743_p2_carry__1_n_16),
        .I1(match_offset_1_fu_1743_p2_carry__5_n_19),
        .I2(match_offset_1_fu_1743_p2_carry__1_n_18),
        .I3(match_offset_1_fu_1743_p2_carry__5_n_18),
        .O(\match_length_4_reg_2779[2]_i_29_n_12 ));
  LUT5 #(
    .INIT(32'h0000000B)) 
    \match_length_4_reg_2779[2]_i_3 
       (.I0(\match_length_4_reg_2779[2]_i_5_n_12 ),
        .I1(\match_length_4_reg_2779[2]_i_6_n_12 ),
        .I2(\match_length_4_reg_2779[2]_i_7_n_12 ),
        .I3(\match_length_4_reg_2779[2]_i_8_n_12 ),
        .I4(\match_length_4_reg_2779[2]_i_9_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_30 
       (.I0(match_offset_1_fu_1743_p2_carry_n_19),
        .I1(match_offset_1_fu_1743_p2_carry__4_n_16),
        .I2(match_offset_1_fu_1743_p2_carry__2_n_17),
        .I3(match_offset_1_fu_1743_p2_carry__0_n_16),
        .O(\match_length_4_reg_2779[2]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_32 
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_2_reg_2665[23]),
        .O(\match_length_4_reg_2779[2]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_33 
       (.I0(\currIdx_reg_2589_reg[23]_0 [16]),
        .I1(compareIdx_2_reg_2665[22]),
        .O(\match_length_4_reg_2779[2]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_34 
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_2_reg_2665[21]),
        .O(\match_length_4_reg_2779[2]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_35 
       (.I0(\currIdx_reg_2589_reg[23]_0 [14]),
        .I1(compareIdx_2_reg_2665[20]),
        .O(\match_length_4_reg_2779[2]_i_35_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_36 
       (.I0(match_offset_2_fu_1882_p2__0[25]),
        .I1(match_offset_2_fu_1882_p2__0[21]),
        .I2(match_offset_2_fu_1882_p2[6]),
        .I3(match_offset_2_fu_1882_p2__0[28]),
        .O(\match_length_4_reg_2779[2]_i_36_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_38 
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_2_reg_2665[19]),
        .O(\match_length_4_reg_2779[2]_i_38_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_39 
       (.I0(\currIdx_reg_2589_reg[23]_0 [12]),
        .I1(compareIdx_2_reg_2665[18]),
        .O(\match_length_4_reg_2779[2]_i_39_n_12 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \match_length_4_reg_2779[2]_i_4 
       (.I0(\match_length_4_reg_2779[2]_i_10_n_12 ),
        .I1(\match_length_4_reg_2779[2]_i_11_n_12 ),
        .I2(\match_length_4_reg_2779[2]_i_12_n_12 ),
        .I3(\match_length_4_reg_2779[2]_i_13_n_12 ),
        .I4(\match_length_4_reg_2779[2]_i_14_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_40 
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_2_reg_2665[17]),
        .O(\match_length_4_reg_2779[2]_i_40_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_41 
       (.I0(\currIdx_reg_2589_reg[23]_0 [10]),
        .I1(compareIdx_2_reg_2665[16]),
        .O(\match_length_4_reg_2779[2]_i_41_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \match_length_4_reg_2779[2]_i_42 
       (.I0(match_offset_2_fu_1882_p2[1]),
        .I1(match_offset_2_fu_1882_p2__0[17]),
        .I2(match_offset_2_fu_1882_p2[9]),
        .I3(match_offset_2_fu_1882_p2__0[27]),
        .O(\match_length_4_reg_2779[2]_i_42_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_44 
       (.I0(\currIdx_reg_2589_reg[23]_0 [13]),
        .I1(compareIdx_2_reg_2665[19]),
        .O(\match_length_4_reg_2779[2]_i_44_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_45 
       (.I0(\currIdx_reg_2589_reg[23]_0 [12]),
        .I1(compareIdx_2_reg_2665[18]),
        .O(\match_length_4_reg_2779[2]_i_45_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_46 
       (.I0(\currIdx_reg_2589_reg[23]_0 [11]),
        .I1(compareIdx_2_reg_2665[17]),
        .O(\match_length_4_reg_2779[2]_i_46_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_47 
       (.I0(\currIdx_reg_2589_reg[23]_0 [10]),
        .I1(compareIdx_2_reg_2665[16]),
        .O(\match_length_4_reg_2779[2]_i_47_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_48 
       (.I0(currIdx_reg_2589[31]),
        .O(\match_length_4_reg_2779[2]_i_48_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_49 
       (.I0(currIdx_reg_2589[30]),
        .O(\match_length_4_reg_2779[2]_i_49_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \match_length_4_reg_2779[2]_i_5 
       (.I0(\match_length_4_reg_2779[2]_i_15_n_12 ),
        .I1(match_offset_2_fu_1882_p2__0[20]),
        .I2(match_offset_2_fu_1882_p2__0[22]),
        .I3(match_offset_2_fu_1882_p2[14]),
        .I4(match_offset_2_fu_1882_p2[11]),
        .I5(\match_length_4_reg_2779[2]_i_17_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_50 
       (.I0(currIdx_reg_2589[29]),
        .O(\match_length_4_reg_2779[2]_i_50_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_51 
       (.I0(currIdx_reg_2589[28]),
        .O(\match_length_4_reg_2779[2]_i_51_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_53 
       (.I0(currIdx_reg_2589[27]),
        .O(\match_length_4_reg_2779[2]_i_53_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_54 
       (.I0(currIdx_reg_2589[26]),
        .O(\match_length_4_reg_2779[2]_i_54_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_55 
       (.I0(currIdx_reg_2589[25]),
        .O(\match_length_4_reg_2779[2]_i_55_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_56 
       (.I0(currIdx_reg_2589[24]),
        .O(\match_length_4_reg_2779[2]_i_56_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_57 
       (.I0(currIdx_reg_2589[31]),
        .O(\match_length_4_reg_2779[2]_i_57_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_58 
       (.I0(currIdx_reg_2589[30]),
        .O(\match_length_4_reg_2779[2]_i_58_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_59 
       (.I0(currIdx_reg_2589[29]),
        .O(\match_length_4_reg_2779[2]_i_59_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \match_length_4_reg_2779[2]_i_6 
       (.I0(\match_length_4_reg_2779[2]_i_18_n_12 ),
        .I1(match_offset_2_fu_1882_p2__0[19]),
        .I2(match_offset_2_fu_1882_p2[2]),
        .I3(match_offset_2_fu_1882_p2[5]),
        .I4(match_offset_2_fu_1882_p2[8]),
        .I5(\match_length_4_reg_2779[2]_i_20_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_6_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_60 
       (.I0(currIdx_reg_2589[28]),
        .O(\match_length_4_reg_2779[2]_i_60_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_61 
       (.I0(currIdx_reg_2589[27]),
        .O(\match_length_4_reg_2779[2]_i_61_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_62 
       (.I0(currIdx_reg_2589[26]),
        .O(\match_length_4_reg_2779[2]_i_62_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_63 
       (.I0(currIdx_reg_2589[25]),
        .O(\match_length_4_reg_2779[2]_i_63_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \match_length_4_reg_2779[2]_i_64 
       (.I0(currIdx_reg_2589[24]),
        .O(\match_length_4_reg_2779[2]_i_64_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_66 
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_2_reg_2665[15]),
        .O(\match_length_4_reg_2779[2]_i_66_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_67 
       (.I0(\currIdx_reg_2589_reg[23]_0 [8]),
        .I1(compareIdx_2_reg_2665[14]),
        .O(\match_length_4_reg_2779[2]_i_67_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_68 
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_2_reg_2665[13]),
        .O(\match_length_4_reg_2779[2]_i_68_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_69 
       (.I0(\currIdx_reg_2589_reg[23]_0 [6]),
        .I1(compareIdx_2_reg_2665[12]),
        .O(\match_length_4_reg_2779[2]_i_69_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \match_length_4_reg_2779[2]_i_7 
       (.I0(sub_ln141_2_fu_1861_p23_out[17]),
        .I1(sub_ln141_2_fu_1861_p23_out[28]),
        .I2(sub_ln141_2_fu_1861_p23_out[25]),
        .I3(sub_ln141_2_fu_1861_p23_out[29]),
        .I4(sub_ln141_2_fu_1861_p23_out[18]),
        .I5(sub_ln141_2_fu_1861_p23_out[31]),
        .O(\match_length_4_reg_2779[2]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_70 
       (.I0(\currIdx_reg_2589_reg[23]_0 [17]),
        .I1(compareIdx_2_reg_2665[23]),
        .O(\match_length_4_reg_2779[2]_i_70_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_71 
       (.I0(\currIdx_reg_2589_reg[23]_0 [16]),
        .I1(compareIdx_2_reg_2665[22]),
        .O(\match_length_4_reg_2779[2]_i_71_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_72 
       (.I0(\currIdx_reg_2589_reg[23]_0 [15]),
        .I1(compareIdx_2_reg_2665[21]),
        .O(\match_length_4_reg_2779[2]_i_72_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_73 
       (.I0(\currIdx_reg_2589_reg[23]_0 [14]),
        .I1(compareIdx_2_reg_2665[20]),
        .O(\match_length_4_reg_2779[2]_i_73_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_75 
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_2_reg_2665[11]),
        .O(\match_length_4_reg_2779[2]_i_75_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_76 
       (.I0(\currIdx_reg_2589_reg[23]_0 [4]),
        .I1(compareIdx_2_reg_2665[10]),
        .O(\match_length_4_reg_2779[2]_i_76_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_77 
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_2_reg_2665[9]),
        .O(\match_length_4_reg_2779[2]_i_77_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_78 
       (.I0(\currIdx_reg_2589_reg[23]_0 [2]),
        .I1(compareIdx_2_reg_2665[8]),
        .O(\match_length_4_reg_2779[2]_i_78_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \match_length_4_reg_2779[2]_i_8 
       (.I0(\match_length_4_reg_2779[2]_i_24_n_12 ),
        .I1(icmp_ln141_4_fu_1856_p2),
        .I2(sub_ln141_2_fu_1861_p23_out[30]),
        .I3(sub_ln141_2_fu_1861_p23_out[27]),
        .I4(sub_ln141_2_fu_1861_p23_out[26]),
        .I5(\match_length_4_reg_2779[2]_i_25_n_12 ),
        .O(\match_length_4_reg_2779[2]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_80 
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_2_reg_2665[7]),
        .O(\match_length_4_reg_2779[2]_i_80_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_81 
       (.I0(\currIdx_reg_2589_reg[23]_0 [0]),
        .I1(compareIdx_2_reg_2665[6]),
        .O(\match_length_4_reg_2779[2]_i_81_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_82 
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_2_reg_2665[5]),
        .O(\match_length_4_reg_2779[2]_i_82_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_83 
       (.I0(currIdx_reg_2589[4]),
        .I1(compareIdx_2_reg_2665[4]),
        .O(\match_length_4_reg_2779[2]_i_83_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_84 
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_2_reg_2665[3]),
        .O(\match_length_4_reg_2779[2]_i_84_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_85 
       (.I0(currIdx_reg_2589[2]),
        .I1(compareIdx_2_reg_2665[2]),
        .O(\match_length_4_reg_2779[2]_i_85_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_86 
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_2_reg_2665[1]),
        .O(\match_length_4_reg_2779[2]_i_86_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_length_4_reg_2779[2]_i_87 
       (.I0(currIdx_reg_2589[0]),
        .I1(compareIdx_2_reg_2665[0]),
        .O(\match_length_4_reg_2779[2]_i_87_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFFFF330B)) 
    \match_length_4_reg_2779[2]_i_9 
       (.I0(icmp_ln135_16_reg_2686),
        .I1(len_28_reg_2670[0]),
        .I2(len_28_reg_2670[1]),
        .I3(icmp_ln135_15_reg_2681),
        .I4(done_13_reg_2675),
        .O(\match_length_4_reg_2779[2]_i_9_n_12 ));
  FDRE \match_length_4_reg_2779_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_length_4_fu_1926_p3[0]),
        .Q(match_length_4_reg_2779[0]),
        .R(1'b0));
  FDRE \match_length_4_reg_2779_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_length_4_fu_1926_p3[1]),
        .Q(match_length_4_reg_2779[1]),
        .R(1'b0));
  FDRE \match_length_4_reg_2779_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_length_4_fu_1926_p3[2]),
        .Q(match_length_4_reg_2779[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_16 
       (.CI(\match_length_4_reg_2779_reg[2]_i_19_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_16_n_12 ,\match_length_4_reg_2779_reg[2]_i_16_n_13 ,\match_length_4_reg_2779_reg[2]_i_16_n_14 ,\match_length_4_reg_2779_reg[2]_i_16_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [17:14]),
        .O(match_offset_2_fu_1882_p2__0[23:20]),
        .S({\match_length_4_reg_2779[2]_i_32_n_12 ,\match_length_4_reg_2779[2]_i_33_n_12 ,\match_length_4_reg_2779[2]_i_34_n_12 ,\match_length_4_reg_2779[2]_i_35_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_19 
       (.CI(\match_offset_2_reg_2769_reg[15]_i_1_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_19_n_12 ,\match_length_4_reg_2779_reg[2]_i_19_n_13 ,\match_length_4_reg_2779_reg[2]_i_19_n_14 ,\match_length_4_reg_2779_reg[2]_i_19_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [13:10]),
        .O(match_offset_2_fu_1882_p2__0[19:16]),
        .S({\match_length_4_reg_2779[2]_i_38_n_12 ,\match_length_4_reg_2779[2]_i_39_n_12 ,\match_length_4_reg_2779[2]_i_40_n_12 ,\match_length_4_reg_2779[2]_i_41_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_21 
       (.CI(\match_length_4_reg_2779_reg[2]_i_43_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_21_n_12 ,\match_length_4_reg_2779_reg[2]_i_21_n_13 ,\match_length_4_reg_2779_reg[2]_i_21_n_14 ,\match_length_4_reg_2779_reg[2]_i_21_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [13:10]),
        .O(sub_ln141_2_fu_1861_p23_out[19:16]),
        .S({\match_length_4_reg_2779[2]_i_44_n_12 ,\match_length_4_reg_2779[2]_i_45_n_12 ,\match_length_4_reg_2779[2]_i_46_n_12 ,\match_length_4_reg_2779[2]_i_47_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_22 
       (.CI(\match_length_4_reg_2779_reg[2]_i_23_n_12 ),
        .CO({\NLW_match_length_4_reg_2779_reg[2]_i_22_CO_UNCONNECTED [3],\match_length_4_reg_2779_reg[2]_i_22_n_13 ,\match_length_4_reg_2779_reg[2]_i_22_n_14 ,\match_length_4_reg_2779_reg[2]_i_22_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,currIdx_reg_2589[30:28]}),
        .O(sub_ln141_2_fu_1861_p23_out[31:28]),
        .S({\match_length_4_reg_2779[2]_i_48_n_12 ,\match_length_4_reg_2779[2]_i_49_n_12 ,\match_length_4_reg_2779[2]_i_50_n_12 ,\match_length_4_reg_2779[2]_i_51_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_23 
       (.CI(\match_length_4_reg_2779_reg[2]_i_52_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_23_n_12 ,\match_length_4_reg_2779_reg[2]_i_23_n_13 ,\match_length_4_reg_2779_reg[2]_i_23_n_14 ,\match_length_4_reg_2779_reg[2]_i_23_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[27:24]),
        .O(sub_ln141_2_fu_1861_p23_out[27:24]),
        .S({\match_length_4_reg_2779[2]_i_53_n_12 ,\match_length_4_reg_2779[2]_i_54_n_12 ,\match_length_4_reg_2779[2]_i_55_n_12 ,\match_length_4_reg_2779[2]_i_56_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_31 
       (.CI(\match_length_4_reg_2779_reg[2]_i_37_n_12 ),
        .CO({\NLW_match_length_4_reg_2779_reg[2]_i_31_CO_UNCONNECTED [3],\match_length_4_reg_2779_reg[2]_i_31_n_13 ,\match_length_4_reg_2779_reg[2]_i_31_n_14 ,\match_length_4_reg_2779_reg[2]_i_31_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,currIdx_reg_2589[30:28]}),
        .O(match_offset_2_fu_1882_p2__0[31:28]),
        .S({\match_length_4_reg_2779[2]_i_57_n_12 ,\match_length_4_reg_2779[2]_i_58_n_12 ,\match_length_4_reg_2779[2]_i_59_n_12 ,\match_length_4_reg_2779[2]_i_60_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_37 
       (.CI(\match_length_4_reg_2779_reg[2]_i_16_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_37_n_12 ,\match_length_4_reg_2779_reg[2]_i_37_n_13 ,\match_length_4_reg_2779_reg[2]_i_37_n_14 ,\match_length_4_reg_2779_reg[2]_i_37_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[27:24]),
        .O(match_offset_2_fu_1882_p2__0[27:24]),
        .S({\match_length_4_reg_2779[2]_i_61_n_12 ,\match_length_4_reg_2779[2]_i_62_n_12 ,\match_length_4_reg_2779[2]_i_63_n_12 ,\match_length_4_reg_2779[2]_i_64_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_43 
       (.CI(\match_length_4_reg_2779_reg[2]_i_65_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_43_n_12 ,\match_length_4_reg_2779_reg[2]_i_43_n_13 ,\match_length_4_reg_2779_reg[2]_i_43_n_14 ,\match_length_4_reg_2779_reg[2]_i_43_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [9:6]),
        .O(\NLW_match_length_4_reg_2779_reg[2]_i_43_O_UNCONNECTED [3:0]),
        .S({\match_length_4_reg_2779[2]_i_66_n_12 ,\match_length_4_reg_2779[2]_i_67_n_12 ,\match_length_4_reg_2779[2]_i_68_n_12 ,\match_length_4_reg_2779[2]_i_69_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_52 
       (.CI(\match_length_4_reg_2779_reg[2]_i_21_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_52_n_12 ,\match_length_4_reg_2779_reg[2]_i_52_n_13 ,\match_length_4_reg_2779_reg[2]_i_52_n_14 ,\match_length_4_reg_2779_reg[2]_i_52_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [17:14]),
        .O(sub_ln141_2_fu_1861_p23_out[23:20]),
        .S({\match_length_4_reg_2779[2]_i_70_n_12 ,\match_length_4_reg_2779[2]_i_71_n_12 ,\match_length_4_reg_2779[2]_i_72_n_12 ,\match_length_4_reg_2779[2]_i_73_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_65 
       (.CI(\match_length_4_reg_2779_reg[2]_i_74_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_65_n_12 ,\match_length_4_reg_2779_reg[2]_i_65_n_13 ,\match_length_4_reg_2779_reg[2]_i_65_n_14 ,\match_length_4_reg_2779_reg[2]_i_65_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [5:2]),
        .O(\NLW_match_length_4_reg_2779_reg[2]_i_65_O_UNCONNECTED [3:0]),
        .S({\match_length_4_reg_2779[2]_i_75_n_12 ,\match_length_4_reg_2779[2]_i_76_n_12 ,\match_length_4_reg_2779[2]_i_77_n_12 ,\match_length_4_reg_2779[2]_i_78_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_74 
       (.CI(\match_length_4_reg_2779_reg[2]_i_79_n_12 ),
        .CO({\match_length_4_reg_2779_reg[2]_i_74_n_12 ,\match_length_4_reg_2779_reg[2]_i_74_n_13 ,\match_length_4_reg_2779_reg[2]_i_74_n_14 ,\match_length_4_reg_2779_reg[2]_i_74_n_15 }),
        .CYINIT(1'b0),
        .DI({\currIdx_reg_2589_reg[23]_0 [1:0],currIdx_reg_2589[5:4]}),
        .O(\NLW_match_length_4_reg_2779_reg[2]_i_74_O_UNCONNECTED [3:0]),
        .S({\match_length_4_reg_2779[2]_i_80_n_12 ,\match_length_4_reg_2779[2]_i_81_n_12 ,\match_length_4_reg_2779[2]_i_82_n_12 ,\match_length_4_reg_2779[2]_i_83_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_length_4_reg_2779_reg[2]_i_79 
       (.CI(1'b0),
        .CO({\match_length_4_reg_2779_reg[2]_i_79_n_12 ,\match_length_4_reg_2779_reg[2]_i_79_n_13 ,\match_length_4_reg_2779_reg[2]_i_79_n_14 ,\match_length_4_reg_2779_reg[2]_i_79_n_15 }),
        .CYINIT(1'b1),
        .DI(currIdx_reg_2589[3:0]),
        .O(\NLW_match_length_4_reg_2779_reg[2]_i_79_O_UNCONNECTED [3:0]),
        .S({\match_length_4_reg_2779[2]_i_84_n_12 ,\match_length_4_reg_2779[2]_i_85_n_12 ,\match_length_4_reg_2779[2]_i_86_n_12 ,\match_length_4_reg_2779[2]_i_87_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_1_fu_1743_p2_carry
       (.CI(1'b0),
        .CO({match_offset_1_fu_1743_p2_carry_n_12,match_offset_1_fu_1743_p2_carry_n_13,match_offset_1_fu_1743_p2_carry_n_14,match_offset_1_fu_1743_p2_carry_n_15}),
        .CYINIT(sub_ln141_1_reg_2655[0]),
        .DI(sub_ln141_1_reg_2655[4:1]),
        .O({match_offset_1_fu_1743_p2_carry_n_16,match_offset_1_fu_1743_p2_carry_n_17,match_offset_1_fu_1743_p2_carry_n_18,match_offset_1_fu_1743_p2_carry_n_19}),
        .S({match_offset_1_fu_1743_p2_carry_i_1_n_12,match_offset_1_fu_1743_p2_carry_i_2_n_12,match_offset_1_fu_1743_p2_carry_i_3_n_12,match_offset_1_fu_1743_p2_carry_i_4_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_1_fu_1743_p2_carry__0
       (.CI(match_offset_1_fu_1743_p2_carry_n_12),
        .CO({match_offset_1_fu_1743_p2_carry__0_n_12,match_offset_1_fu_1743_p2_carry__0_n_13,match_offset_1_fu_1743_p2_carry__0_n_14,match_offset_1_fu_1743_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_1_reg_2655[8:5]),
        .O({match_offset_1_fu_1743_p2_carry__0_n_16,match_offset_1_fu_1743_p2_carry__0_n_17,match_offset_1_fu_1743_p2_carry__0_n_18,match_offset_1_fu_1743_p2_carry__0_n_19}),
        .S({match_offset_1_fu_1743_p2_carry__0_i_1_n_12,match_offset_1_fu_1743_p2_carry__0_i_2_n_12,match_offset_1_fu_1743_p2_carry__0_i_3_n_12,match_offset_1_fu_1743_p2_carry__0_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__0_i_1
       (.I0(sub_ln141_1_reg_2655[8]),
        .O(match_offset_1_fu_1743_p2_carry__0_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__0_i_2
       (.I0(sub_ln141_1_reg_2655[7]),
        .O(match_offset_1_fu_1743_p2_carry__0_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__0_i_3
       (.I0(sub_ln141_1_reg_2655[6]),
        .O(match_offset_1_fu_1743_p2_carry__0_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__0_i_4
       (.I0(sub_ln141_1_reg_2655[5]),
        .O(match_offset_1_fu_1743_p2_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_1_fu_1743_p2_carry__1
       (.CI(match_offset_1_fu_1743_p2_carry__0_n_12),
        .CO({match_offset_1_fu_1743_p2_carry__1_n_12,match_offset_1_fu_1743_p2_carry__1_n_13,match_offset_1_fu_1743_p2_carry__1_n_14,match_offset_1_fu_1743_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_1_reg_2655[12:9]),
        .O({match_offset_1_fu_1743_p2_carry__1_n_16,match_offset_1_fu_1743_p2_carry__1_n_17,match_offset_1_fu_1743_p2_carry__1_n_18,match_offset_1_fu_1743_p2_carry__1_n_19}),
        .S({match_offset_1_fu_1743_p2_carry__1_i_1_n_12,match_offset_1_fu_1743_p2_carry__1_i_2_n_12,match_offset_1_fu_1743_p2_carry__1_i_3_n_12,match_offset_1_fu_1743_p2_carry__1_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__1_i_1
       (.I0(sub_ln141_1_reg_2655[12]),
        .O(match_offset_1_fu_1743_p2_carry__1_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__1_i_2
       (.I0(sub_ln141_1_reg_2655[11]),
        .O(match_offset_1_fu_1743_p2_carry__1_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__1_i_3
       (.I0(sub_ln141_1_reg_2655[10]),
        .O(match_offset_1_fu_1743_p2_carry__1_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__1_i_4
       (.I0(sub_ln141_1_reg_2655[9]),
        .O(match_offset_1_fu_1743_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_1_fu_1743_p2_carry__2
       (.CI(match_offset_1_fu_1743_p2_carry__1_n_12),
        .CO({match_offset_1_fu_1743_p2_carry__2_n_12,match_offset_1_fu_1743_p2_carry__2_n_13,match_offset_1_fu_1743_p2_carry__2_n_14,match_offset_1_fu_1743_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_1_reg_2655[16:13]),
        .O({match_offset_1_fu_1743_p2_carry__2_n_16,match_offset_1_fu_1743_p2_carry__2_n_17,match_offset_1_fu_1743_p2_carry__2_n_18,match_offset_1_fu_1743_p2_carry__2_n_19}),
        .S({match_offset_1_fu_1743_p2_carry__2_i_1_n_12,match_offset_1_fu_1743_p2_carry__2_i_2_n_12,match_offset_1_fu_1743_p2_carry__2_i_3_n_12,match_offset_1_fu_1743_p2_carry__2_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__2_i_1
       (.I0(sub_ln141_1_reg_2655[16]),
        .O(match_offset_1_fu_1743_p2_carry__2_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__2_i_2
       (.I0(sub_ln141_1_reg_2655[15]),
        .O(match_offset_1_fu_1743_p2_carry__2_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__2_i_3
       (.I0(sub_ln141_1_reg_2655[14]),
        .O(match_offset_1_fu_1743_p2_carry__2_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__2_i_4
       (.I0(sub_ln141_1_reg_2655[13]),
        .O(match_offset_1_fu_1743_p2_carry__2_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_1_fu_1743_p2_carry__3
       (.CI(match_offset_1_fu_1743_p2_carry__2_n_12),
        .CO({match_offset_1_fu_1743_p2_carry__3_n_12,match_offset_1_fu_1743_p2_carry__3_n_13,match_offset_1_fu_1743_p2_carry__3_n_14,match_offset_1_fu_1743_p2_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_1_reg_2655[20:17]),
        .O({match_offset_1_fu_1743_p2_carry__3_n_16,match_offset_1_fu_1743_p2_carry__3_n_17,match_offset_1_fu_1743_p2_carry__3_n_18,match_offset_1_fu_1743_p2_carry__3_n_19}),
        .S({match_offset_1_fu_1743_p2_carry__3_i_1_n_12,match_offset_1_fu_1743_p2_carry__3_i_2_n_12,match_offset_1_fu_1743_p2_carry__3_i_3_n_12,match_offset_1_fu_1743_p2_carry__3_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__3_i_1
       (.I0(sub_ln141_1_reg_2655[20]),
        .O(match_offset_1_fu_1743_p2_carry__3_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__3_i_2
       (.I0(sub_ln141_1_reg_2655[19]),
        .O(match_offset_1_fu_1743_p2_carry__3_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__3_i_3
       (.I0(sub_ln141_1_reg_2655[18]),
        .O(match_offset_1_fu_1743_p2_carry__3_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__3_i_4
       (.I0(sub_ln141_1_reg_2655[17]),
        .O(match_offset_1_fu_1743_p2_carry__3_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_1_fu_1743_p2_carry__4
       (.CI(match_offset_1_fu_1743_p2_carry__3_n_12),
        .CO({match_offset_1_fu_1743_p2_carry__4_n_12,match_offset_1_fu_1743_p2_carry__4_n_13,match_offset_1_fu_1743_p2_carry__4_n_14,match_offset_1_fu_1743_p2_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_1_reg_2655[24:21]),
        .O({match_offset_1_fu_1743_p2_carry__4_n_16,match_offset_1_fu_1743_p2_carry__4_n_17,match_offset_1_fu_1743_p2_carry__4_n_18,match_offset_1_fu_1743_p2_carry__4_n_19}),
        .S({match_offset_1_fu_1743_p2_carry__4_i_1_n_12,match_offset_1_fu_1743_p2_carry__4_i_2_n_12,match_offset_1_fu_1743_p2_carry__4_i_3_n_12,match_offset_1_fu_1743_p2_carry__4_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__4_i_1
       (.I0(sub_ln141_1_reg_2655[24]),
        .O(match_offset_1_fu_1743_p2_carry__4_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__4_i_2
       (.I0(sub_ln141_1_reg_2655[23]),
        .O(match_offset_1_fu_1743_p2_carry__4_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__4_i_3
       (.I0(sub_ln141_1_reg_2655[22]),
        .O(match_offset_1_fu_1743_p2_carry__4_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__4_i_4
       (.I0(sub_ln141_1_reg_2655[21]),
        .O(match_offset_1_fu_1743_p2_carry__4_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_1_fu_1743_p2_carry__5
       (.CI(match_offset_1_fu_1743_p2_carry__4_n_12),
        .CO({match_offset_1_fu_1743_p2_carry__5_n_12,match_offset_1_fu_1743_p2_carry__5_n_13,match_offset_1_fu_1743_p2_carry__5_n_14,match_offset_1_fu_1743_p2_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_1_reg_2655[28:25]),
        .O({match_offset_1_fu_1743_p2_carry__5_n_16,match_offset_1_fu_1743_p2_carry__5_n_17,match_offset_1_fu_1743_p2_carry__5_n_18,match_offset_1_fu_1743_p2_carry__5_n_19}),
        .S({match_offset_1_fu_1743_p2_carry__5_i_1_n_12,match_offset_1_fu_1743_p2_carry__5_i_2_n_12,match_offset_1_fu_1743_p2_carry__5_i_3_n_12,match_offset_1_fu_1743_p2_carry__5_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__5_i_1
       (.I0(sub_ln141_1_reg_2655[28]),
        .O(match_offset_1_fu_1743_p2_carry__5_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__5_i_2
       (.I0(sub_ln141_1_reg_2655[27]),
        .O(match_offset_1_fu_1743_p2_carry__5_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__5_i_3
       (.I0(sub_ln141_1_reg_2655[26]),
        .O(match_offset_1_fu_1743_p2_carry__5_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__5_i_4
       (.I0(sub_ln141_1_reg_2655[25]),
        .O(match_offset_1_fu_1743_p2_carry__5_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_1_fu_1743_p2_carry__6
       (.CI(match_offset_1_fu_1743_p2_carry__5_n_12),
        .CO({NLW_match_offset_1_fu_1743_p2_carry__6_CO_UNCONNECTED[3:2],match_offset_1_fu_1743_p2_carry__6_n_14,match_offset_1_fu_1743_p2_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln141_1_reg_2655[30:29]}),
        .O({NLW_match_offset_1_fu_1743_p2_carry__6_O_UNCONNECTED[3],match_offset_1_fu_1743_p2_carry__6_n_17,match_offset_1_fu_1743_p2_carry__6_n_18,match_offset_1_fu_1743_p2_carry__6_n_19}),
        .S({1'b0,match_offset_1_fu_1743_p2_carry__6_i_1_n_12,match_offset_1_fu_1743_p2_carry__6_i_2_n_12,match_offset_1_fu_1743_p2_carry__6_i_3_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__6_i_1
       (.I0(sub_ln141_1_reg_2655[31]),
        .O(match_offset_1_fu_1743_p2_carry__6_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__6_i_2
       (.I0(sub_ln141_1_reg_2655[30]),
        .O(match_offset_1_fu_1743_p2_carry__6_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry__6_i_3
       (.I0(sub_ln141_1_reg_2655[29]),
        .O(match_offset_1_fu_1743_p2_carry__6_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry_i_1
       (.I0(sub_ln141_1_reg_2655[4]),
        .O(match_offset_1_fu_1743_p2_carry_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry_i_2
       (.I0(sub_ln141_1_reg_2655[3]),
        .O(match_offset_1_fu_1743_p2_carry_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry_i_3
       (.I0(sub_ln141_1_reg_2655[2]),
        .O(match_offset_1_fu_1743_p2_carry_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_1_fu_1743_p2_carry_i_4
       (.I0(sub_ln141_1_reg_2655[1]),
        .O(match_offset_1_fu_1743_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[11]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_2_reg_2665[11]),
        .O(\match_offset_2_reg_2769[11]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[11]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [4]),
        .I1(compareIdx_2_reg_2665[10]),
        .O(\match_offset_2_reg_2769[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[11]_i_4 
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_2_reg_2665[9]),
        .O(\match_offset_2_reg_2769[11]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[11]_i_5 
       (.I0(\currIdx_reg_2589_reg[23]_0 [2]),
        .I1(compareIdx_2_reg_2665[8]),
        .O(\match_offset_2_reg_2769[11]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[15]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_2_reg_2665[15]),
        .O(\match_offset_2_reg_2769[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[15]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [8]),
        .I1(compareIdx_2_reg_2665[14]),
        .O(\match_offset_2_reg_2769[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[15]_i_4 
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_2_reg_2665[13]),
        .O(\match_offset_2_reg_2769[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[15]_i_5 
       (.I0(\currIdx_reg_2589_reg[23]_0 [6]),
        .I1(compareIdx_2_reg_2665[12]),
        .O(\match_offset_2_reg_2769[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[3]_i_2 
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_2_reg_2665[3]),
        .O(\match_offset_2_reg_2769[3]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[3]_i_3 
       (.I0(currIdx_reg_2589[2]),
        .I1(compareIdx_2_reg_2665[2]),
        .O(\match_offset_2_reg_2769[3]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[3]_i_4 
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_2_reg_2665[1]),
        .O(\match_offset_2_reg_2769[3]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[3]_i_5 
       (.I0(currIdx_reg_2589[0]),
        .I1(compareIdx_2_reg_2665[0]),
        .O(\match_offset_2_reg_2769[3]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[7]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_2_reg_2665[7]),
        .O(\match_offset_2_reg_2769[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[7]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [0]),
        .I1(compareIdx_2_reg_2665[6]),
        .O(\match_offset_2_reg_2769[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[7]_i_4 
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_2_reg_2665[5]),
        .O(\match_offset_2_reg_2769[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_2_reg_2769[7]_i_5 
       (.I0(currIdx_reg_2589[4]),
        .I1(compareIdx_2_reg_2665[4]),
        .O(\match_offset_2_reg_2769[7]_i_5_n_12 ));
  FDRE \match_offset_2_reg_2769_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[0]),
        .Q(match_offset_2_reg_2769[0]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[10]),
        .Q(match_offset_2_reg_2769[10]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[11]),
        .Q(match_offset_2_reg_2769[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_2_reg_2769_reg[11]_i_1 
       (.CI(\match_offset_2_reg_2769_reg[7]_i_1_n_12 ),
        .CO({\match_offset_2_reg_2769_reg[11]_i_1_n_12 ,\match_offset_2_reg_2769_reg[11]_i_1_n_13 ,\match_offset_2_reg_2769_reg[11]_i_1_n_14 ,\match_offset_2_reg_2769_reg[11]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [5:2]),
        .O(match_offset_2_fu_1882_p2[11:8]),
        .S({\match_offset_2_reg_2769[11]_i_2_n_12 ,\match_offset_2_reg_2769[11]_i_3_n_12 ,\match_offset_2_reg_2769[11]_i_4_n_12 ,\match_offset_2_reg_2769[11]_i_5_n_12 }));
  FDRE \match_offset_2_reg_2769_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[12]),
        .Q(match_offset_2_reg_2769[12]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[13]),
        .Q(match_offset_2_reg_2769[13]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[14]),
        .Q(match_offset_2_reg_2769[14]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[15]),
        .Q(match_offset_2_reg_2769[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_2_reg_2769_reg[15]_i_1 
       (.CI(\match_offset_2_reg_2769_reg[11]_i_1_n_12 ),
        .CO({\match_offset_2_reg_2769_reg[15]_i_1_n_12 ,\match_offset_2_reg_2769_reg[15]_i_1_n_13 ,\match_offset_2_reg_2769_reg[15]_i_1_n_14 ,\match_offset_2_reg_2769_reg[15]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [9:6]),
        .O(match_offset_2_fu_1882_p2[15:12]),
        .S({\match_offset_2_reg_2769[15]_i_2_n_12 ,\match_offset_2_reg_2769[15]_i_3_n_12 ,\match_offset_2_reg_2769[15]_i_4_n_12 ,\match_offset_2_reg_2769[15]_i_5_n_12 }));
  FDRE \match_offset_2_reg_2769_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[1]),
        .Q(match_offset_2_reg_2769[1]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[2]),
        .Q(match_offset_2_reg_2769[2]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[3]),
        .Q(match_offset_2_reg_2769[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_2_reg_2769_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\match_offset_2_reg_2769_reg[3]_i_1_n_12 ,\match_offset_2_reg_2769_reg[3]_i_1_n_13 ,\match_offset_2_reg_2769_reg[3]_i_1_n_14 ,\match_offset_2_reg_2769_reg[3]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[3:0]),
        .O(match_offset_2_fu_1882_p2[3:0]),
        .S({\match_offset_2_reg_2769[3]_i_2_n_12 ,\match_offset_2_reg_2769[3]_i_3_n_12 ,\match_offset_2_reg_2769[3]_i_4_n_12 ,\match_offset_2_reg_2769[3]_i_5_n_12 }));
  FDRE \match_offset_2_reg_2769_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[4]),
        .Q(match_offset_2_reg_2769[4]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[5]),
        .Q(match_offset_2_reg_2769[5]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[6]),
        .Q(match_offset_2_reg_2769[6]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[7]),
        .Q(match_offset_2_reg_2769[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_2_reg_2769_reg[7]_i_1 
       (.CI(\match_offset_2_reg_2769_reg[3]_i_1_n_12 ),
        .CO({\match_offset_2_reg_2769_reg[7]_i_1_n_12 ,\match_offset_2_reg_2769_reg[7]_i_1_n_13 ,\match_offset_2_reg_2769_reg[7]_i_1_n_14 ,\match_offset_2_reg_2769_reg[7]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\currIdx_reg_2589_reg[23]_0 [1:0],currIdx_reg_2589[5:4]}),
        .O(match_offset_2_fu_1882_p2[7:4]),
        .S({\match_offset_2_reg_2769[7]_i_2_n_12 ,\match_offset_2_reg_2769[7]_i_3_n_12 ,\match_offset_2_reg_2769[7]_i_4_n_12 ,\match_offset_2_reg_2769[7]_i_5_n_12 }));
  FDRE \match_offset_2_reg_2769_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[8]),
        .Q(match_offset_2_reg_2769[8]),
        .R(1'b0));
  FDRE \match_offset_2_reg_2769_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_2_fu_1882_p2[9]),
        .Q(match_offset_2_reg_2769[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[11]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_3_reg_2691[11]),
        .O(\match_offset_3_reg_2785[11]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[11]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [4]),
        .I1(compareIdx_3_reg_2691[10]),
        .O(\match_offset_3_reg_2785[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[11]_i_4 
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_3_reg_2691[9]),
        .O(\match_offset_3_reg_2785[11]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[11]_i_5 
       (.I0(\currIdx_reg_2589_reg[23]_0 [2]),
        .I1(compareIdx_3_reg_2691[8]),
        .O(\match_offset_3_reg_2785[11]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[15]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_3_reg_2691[15]),
        .O(\match_offset_3_reg_2785[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[15]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [8]),
        .I1(compareIdx_3_reg_2691[14]),
        .O(\match_offset_3_reg_2785[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[15]_i_4 
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_3_reg_2691[13]),
        .O(\match_offset_3_reg_2785[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[15]_i_5 
       (.I0(\currIdx_reg_2589_reg[23]_0 [6]),
        .I1(compareIdx_3_reg_2691[12]),
        .O(\match_offset_3_reg_2785[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[3]_i_2 
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_3_reg_2691[3]),
        .O(\match_offset_3_reg_2785[3]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[3]_i_3 
       (.I0(currIdx_reg_2589[2]),
        .I1(compareIdx_3_reg_2691[2]),
        .O(\match_offset_3_reg_2785[3]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[3]_i_4 
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_3_reg_2691[1]),
        .O(\match_offset_3_reg_2785[3]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[3]_i_5 
       (.I0(currIdx_reg_2589[0]),
        .I1(compareIdx_3_reg_2691[0]),
        .O(\match_offset_3_reg_2785[3]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[7]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_3_reg_2691[7]),
        .O(\match_offset_3_reg_2785[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[7]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [0]),
        .I1(compareIdx_3_reg_2691[6]),
        .O(\match_offset_3_reg_2785[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[7]_i_4 
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_3_reg_2691[5]),
        .O(\match_offset_3_reg_2785[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_3_reg_2785[7]_i_5 
       (.I0(currIdx_reg_2589[4]),
        .I1(compareIdx_3_reg_2691[4]),
        .O(\match_offset_3_reg_2785[7]_i_5_n_12 ));
  FDRE \match_offset_3_reg_2785_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[0]),
        .Q(match_offset_3_reg_2785[0]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[10]),
        .Q(match_offset_3_reg_2785[10]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[11]),
        .Q(match_offset_3_reg_2785[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_3_reg_2785_reg[11]_i_1 
       (.CI(\match_offset_3_reg_2785_reg[7]_i_1_n_12 ),
        .CO({\match_offset_3_reg_2785_reg[11]_i_1_n_12 ,\match_offset_3_reg_2785_reg[11]_i_1_n_13 ,\match_offset_3_reg_2785_reg[11]_i_1_n_14 ,\match_offset_3_reg_2785_reg[11]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [5:2]),
        .O(match_offset_3_fu_2024_p2[11:8]),
        .S({\match_offset_3_reg_2785[11]_i_2_n_12 ,\match_offset_3_reg_2785[11]_i_3_n_12 ,\match_offset_3_reg_2785[11]_i_4_n_12 ,\match_offset_3_reg_2785[11]_i_5_n_12 }));
  FDRE \match_offset_3_reg_2785_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[12]),
        .Q(match_offset_3_reg_2785[12]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[13]),
        .Q(match_offset_3_reg_2785[13]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[14]),
        .Q(match_offset_3_reg_2785[14]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[15]),
        .Q(match_offset_3_reg_2785[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_3_reg_2785_reg[15]_i_1 
       (.CI(\match_offset_3_reg_2785_reg[11]_i_1_n_12 ),
        .CO({\match_offset_3_reg_2785_reg[15]_i_1_n_12 ,\match_offset_3_reg_2785_reg[15]_i_1_n_13 ,\match_offset_3_reg_2785_reg[15]_i_1_n_14 ,\match_offset_3_reg_2785_reg[15]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [9:6]),
        .O(match_offset_3_fu_2024_p2[15:12]),
        .S({\match_offset_3_reg_2785[15]_i_2_n_12 ,\match_offset_3_reg_2785[15]_i_3_n_12 ,\match_offset_3_reg_2785[15]_i_4_n_12 ,\match_offset_3_reg_2785[15]_i_5_n_12 }));
  FDRE \match_offset_3_reg_2785_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[1]),
        .Q(match_offset_3_reg_2785[1]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[2]),
        .Q(match_offset_3_reg_2785[2]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[3]),
        .Q(match_offset_3_reg_2785[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_3_reg_2785_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\match_offset_3_reg_2785_reg[3]_i_1_n_12 ,\match_offset_3_reg_2785_reg[3]_i_1_n_13 ,\match_offset_3_reg_2785_reg[3]_i_1_n_14 ,\match_offset_3_reg_2785_reg[3]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[3:0]),
        .O(match_offset_3_fu_2024_p2[3:0]),
        .S({\match_offset_3_reg_2785[3]_i_2_n_12 ,\match_offset_3_reg_2785[3]_i_3_n_12 ,\match_offset_3_reg_2785[3]_i_4_n_12 ,\match_offset_3_reg_2785[3]_i_5_n_12 }));
  FDRE \match_offset_3_reg_2785_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[4]),
        .Q(match_offset_3_reg_2785[4]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[5]),
        .Q(match_offset_3_reg_2785[5]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[6]),
        .Q(match_offset_3_reg_2785[6]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[7]),
        .Q(match_offset_3_reg_2785[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_3_reg_2785_reg[7]_i_1 
       (.CI(\match_offset_3_reg_2785_reg[3]_i_1_n_12 ),
        .CO({\match_offset_3_reg_2785_reg[7]_i_1_n_12 ,\match_offset_3_reg_2785_reg[7]_i_1_n_13 ,\match_offset_3_reg_2785_reg[7]_i_1_n_14 ,\match_offset_3_reg_2785_reg[7]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\currIdx_reg_2589_reg[23]_0 [1:0],currIdx_reg_2589[5:4]}),
        .O(match_offset_3_fu_2024_p2[7:4]),
        .S({\match_offset_3_reg_2785[7]_i_2_n_12 ,\match_offset_3_reg_2785[7]_i_3_n_12 ,\match_offset_3_reg_2785[7]_i_4_n_12 ,\match_offset_3_reg_2785[7]_i_5_n_12 }));
  FDRE \match_offset_3_reg_2785_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[8]),
        .Q(match_offset_3_reg_2785[8]),
        .R(1'b0));
  FDRE \match_offset_3_reg_2785_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_3_fu_2024_p2[9]),
        .Q(match_offset_3_reg_2785[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[11]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(compareIdx_4_reg_2717[11]),
        .O(\match_offset_4_reg_2796[11]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[11]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [4]),
        .I1(compareIdx_4_reg_2717[10]),
        .O(\match_offset_4_reg_2796[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[11]_i_4 
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(compareIdx_4_reg_2717[9]),
        .O(\match_offset_4_reg_2796[11]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[11]_i_5 
       (.I0(\currIdx_reg_2589_reg[23]_0 [2]),
        .I1(compareIdx_4_reg_2717[8]),
        .O(\match_offset_4_reg_2796[11]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[15]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(compareIdx_4_reg_2717[15]),
        .O(\match_offset_4_reg_2796[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[15]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [8]),
        .I1(compareIdx_4_reg_2717[14]),
        .O(\match_offset_4_reg_2796[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[15]_i_4 
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(compareIdx_4_reg_2717[13]),
        .O(\match_offset_4_reg_2796[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[15]_i_5 
       (.I0(\currIdx_reg_2589_reg[23]_0 [6]),
        .I1(compareIdx_4_reg_2717[12]),
        .O(\match_offset_4_reg_2796[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[3]_i_2 
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_4_reg_2717[3]),
        .O(\match_offset_4_reg_2796[3]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[3]_i_3 
       (.I0(currIdx_reg_2589[2]),
        .I1(compareIdx_4_reg_2717[2]),
        .O(\match_offset_4_reg_2796[3]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[3]_i_4 
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_4_reg_2717[1]),
        .O(\match_offset_4_reg_2796[3]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[3]_i_5 
       (.I0(currIdx_reg_2589[0]),
        .I1(compareIdx_4_reg_2717[0]),
        .O(\match_offset_4_reg_2796[3]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[7]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(compareIdx_4_reg_2717[7]),
        .O(\match_offset_4_reg_2796[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[7]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [0]),
        .I1(compareIdx_4_reg_2717[6]),
        .O(\match_offset_4_reg_2796[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[7]_i_4 
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_4_reg_2717[5]),
        .O(\match_offset_4_reg_2796[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_4_reg_2796[7]_i_5 
       (.I0(currIdx_reg_2589[4]),
        .I1(compareIdx_4_reg_2717[4]),
        .O(\match_offset_4_reg_2796[7]_i_5_n_12 ));
  FDRE \match_offset_4_reg_2796_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[0]),
        .Q(match_offset_4_reg_2796[0]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[10]),
        .Q(match_offset_4_reg_2796[10]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[11]),
        .Q(match_offset_4_reg_2796[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_4_reg_2796_reg[11]_i_1 
       (.CI(\match_offset_4_reg_2796_reg[7]_i_1_n_12 ),
        .CO({\match_offset_4_reg_2796_reg[11]_i_1_n_12 ,\match_offset_4_reg_2796_reg[11]_i_1_n_13 ,\match_offset_4_reg_2796_reg[11]_i_1_n_14 ,\match_offset_4_reg_2796_reg[11]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [5:2]),
        .O(match_offset_4_fu_2152_p2[11:8]),
        .S({\match_offset_4_reg_2796[11]_i_2_n_12 ,\match_offset_4_reg_2796[11]_i_3_n_12 ,\match_offset_4_reg_2796[11]_i_4_n_12 ,\match_offset_4_reg_2796[11]_i_5_n_12 }));
  FDRE \match_offset_4_reg_2796_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[12]),
        .Q(match_offset_4_reg_2796[12]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[13]),
        .Q(match_offset_4_reg_2796[13]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[14]),
        .Q(match_offset_4_reg_2796[14]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[15]),
        .Q(match_offset_4_reg_2796[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_4_reg_2796_reg[15]_i_1 
       (.CI(\match_offset_4_reg_2796_reg[11]_i_1_n_12 ),
        .CO({\match_offset_4_reg_2796_reg[15]_i_1_n_12 ,\match_offset_4_reg_2796_reg[15]_i_1_n_13 ,\match_offset_4_reg_2796_reg[15]_i_1_n_14 ,\match_offset_4_reg_2796_reg[15]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [9:6]),
        .O(match_offset_4_fu_2152_p2[15:12]),
        .S({\match_offset_4_reg_2796[15]_i_2_n_12 ,\match_offset_4_reg_2796[15]_i_3_n_12 ,\match_offset_4_reg_2796[15]_i_4_n_12 ,\match_offset_4_reg_2796[15]_i_5_n_12 }));
  FDRE \match_offset_4_reg_2796_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[1]),
        .Q(match_offset_4_reg_2796[1]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[2]),
        .Q(match_offset_4_reg_2796[2]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[3]),
        .Q(match_offset_4_reg_2796[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_4_reg_2796_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\match_offset_4_reg_2796_reg[3]_i_1_n_12 ,\match_offset_4_reg_2796_reg[3]_i_1_n_13 ,\match_offset_4_reg_2796_reg[3]_i_1_n_14 ,\match_offset_4_reg_2796_reg[3]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[3:0]),
        .O(match_offset_4_fu_2152_p2[3:0]),
        .S({\match_offset_4_reg_2796[3]_i_2_n_12 ,\match_offset_4_reg_2796[3]_i_3_n_12 ,\match_offset_4_reg_2796[3]_i_4_n_12 ,\match_offset_4_reg_2796[3]_i_5_n_12 }));
  FDRE \match_offset_4_reg_2796_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[4]),
        .Q(match_offset_4_reg_2796[4]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[5]),
        .Q(match_offset_4_reg_2796[5]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[6]),
        .Q(match_offset_4_reg_2796[6]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[7]),
        .Q(match_offset_4_reg_2796[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_4_reg_2796_reg[7]_i_1 
       (.CI(\match_offset_4_reg_2796_reg[3]_i_1_n_12 ),
        .CO({\match_offset_4_reg_2796_reg[7]_i_1_n_12 ,\match_offset_4_reg_2796_reg[7]_i_1_n_13 ,\match_offset_4_reg_2796_reg[7]_i_1_n_14 ,\match_offset_4_reg_2796_reg[7]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\currIdx_reg_2589_reg[23]_0 [1:0],currIdx_reg_2589[5:4]}),
        .O(match_offset_4_fu_2152_p2[7:4]),
        .S({\match_offset_4_reg_2796[7]_i_2_n_12 ,\match_offset_4_reg_2796[7]_i_3_n_12 ,\match_offset_4_reg_2796[7]_i_4_n_12 ,\match_offset_4_reg_2796[7]_i_5_n_12 }));
  FDRE \match_offset_4_reg_2796_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[8]),
        .Q(match_offset_4_reg_2796[8]),
        .R(1'b0));
  FDRE \match_offset_4_reg_2796_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_4_fu_2152_p2[9]),
        .Q(match_offset_4_reg_2796[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[11]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [5]),
        .I1(q1[136]),
        .O(\match_offset_5_reg_2807[11]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[11]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [4]),
        .I1(q1[135]),
        .O(\match_offset_5_reg_2807[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[11]_i_4 
       (.I0(\currIdx_reg_2589_reg[23]_0 [3]),
        .I1(q1[134]),
        .O(\match_offset_5_reg_2807[11]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[11]_i_5 
       (.I0(\currIdx_reg_2589_reg[23]_0 [2]),
        .I1(q1[133]),
        .O(\match_offset_5_reg_2807[11]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[15]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [9]),
        .I1(q1[140]),
        .O(\match_offset_5_reg_2807[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[15]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [8]),
        .I1(q1[139]),
        .O(\match_offset_5_reg_2807[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[15]_i_4 
       (.I0(\currIdx_reg_2589_reg[23]_0 [7]),
        .I1(q1[138]),
        .O(\match_offset_5_reg_2807[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[15]_i_5 
       (.I0(\currIdx_reg_2589_reg[23]_0 [6]),
        .I1(q1[137]),
        .O(\match_offset_5_reg_2807[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[3]_i_2 
       (.I0(currIdx_reg_2589[3]),
        .I1(compareIdx_5_reg_2743[3]),
        .O(\match_offset_5_reg_2807[3]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[3]_i_3 
       (.I0(currIdx_reg_2589[2]),
        .I1(compareIdx_5_reg_2743[2]),
        .O(\match_offset_5_reg_2807[3]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[3]_i_4 
       (.I0(currIdx_reg_2589[1]),
        .I1(compareIdx_5_reg_2743[1]),
        .O(\match_offset_5_reg_2807[3]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[3]_i_5 
       (.I0(currIdx_reg_2589[0]),
        .I1(compareIdx_5_reg_2743[0]),
        .O(\match_offset_5_reg_2807[3]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[7]_i_2 
       (.I0(\currIdx_reg_2589_reg[23]_0 [1]),
        .I1(q1[132]),
        .O(\match_offset_5_reg_2807[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[7]_i_3 
       (.I0(\currIdx_reg_2589_reg[23]_0 [0]),
        .I1(q1[131]),
        .O(\match_offset_5_reg_2807[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[7]_i_4 
       (.I0(currIdx_reg_2589[5]),
        .I1(compareIdx_5_reg_2743[5]),
        .O(\match_offset_5_reg_2807[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \match_offset_5_reg_2807[7]_i_5 
       (.I0(currIdx_reg_2589[4]),
        .I1(compareIdx_5_reg_2743[4]),
        .O(\match_offset_5_reg_2807[7]_i_5_n_12 ));
  FDRE \match_offset_5_reg_2807_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[0]),
        .Q(match_offset_5_reg_2807[0]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[10]),
        .Q(match_offset_5_reg_2807[10]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[11]),
        .Q(match_offset_5_reg_2807[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_5_reg_2807_reg[11]_i_1 
       (.CI(\match_offset_5_reg_2807_reg[7]_i_1_n_12 ),
        .CO({\match_offset_5_reg_2807_reg[11]_i_1_n_12 ,\match_offset_5_reg_2807_reg[11]_i_1_n_13 ,\match_offset_5_reg_2807_reg[11]_i_1_n_14 ,\match_offset_5_reg_2807_reg[11]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [5:2]),
        .O(match_offset_5_fu_2280_p2[11:8]),
        .S({\match_offset_5_reg_2807[11]_i_2_n_12 ,\match_offset_5_reg_2807[11]_i_3_n_12 ,\match_offset_5_reg_2807[11]_i_4_n_12 ,\match_offset_5_reg_2807[11]_i_5_n_12 }));
  FDRE \match_offset_5_reg_2807_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[12]),
        .Q(match_offset_5_reg_2807[12]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[13]),
        .Q(match_offset_5_reg_2807[13]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[14]),
        .Q(match_offset_5_reg_2807[14]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[15]),
        .Q(match_offset_5_reg_2807[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_5_reg_2807_reg[15]_i_1 
       (.CI(\match_offset_5_reg_2807_reg[11]_i_1_n_12 ),
        .CO({\match_offset_5_reg_2807_reg[15]_i_1_n_12 ,\match_offset_5_reg_2807_reg[15]_i_1_n_13 ,\match_offset_5_reg_2807_reg[15]_i_1_n_14 ,\match_offset_5_reg_2807_reg[15]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(\currIdx_reg_2589_reg[23]_0 [9:6]),
        .O(match_offset_5_fu_2280_p2[15:12]),
        .S({\match_offset_5_reg_2807[15]_i_2_n_12 ,\match_offset_5_reg_2807[15]_i_3_n_12 ,\match_offset_5_reg_2807[15]_i_4_n_12 ,\match_offset_5_reg_2807[15]_i_5_n_12 }));
  FDRE \match_offset_5_reg_2807_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[1]),
        .Q(match_offset_5_reg_2807[1]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[2]),
        .Q(match_offset_5_reg_2807[2]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[3]),
        .Q(match_offset_5_reg_2807[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_5_reg_2807_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\match_offset_5_reg_2807_reg[3]_i_1_n_12 ,\match_offset_5_reg_2807_reg[3]_i_1_n_13 ,\match_offset_5_reg_2807_reg[3]_i_1_n_14 ,\match_offset_5_reg_2807_reg[3]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(currIdx_reg_2589[3:0]),
        .O(match_offset_5_fu_2280_p2[3:0]),
        .S({\match_offset_5_reg_2807[3]_i_2_n_12 ,\match_offset_5_reg_2807[3]_i_3_n_12 ,\match_offset_5_reg_2807[3]_i_4_n_12 ,\match_offset_5_reg_2807[3]_i_5_n_12 }));
  FDRE \match_offset_5_reg_2807_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[4]),
        .Q(match_offset_5_reg_2807[4]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[5]),
        .Q(match_offset_5_reg_2807[5]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[6]),
        .Q(match_offset_5_reg_2807[6]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[7]),
        .Q(match_offset_5_reg_2807[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \match_offset_5_reg_2807_reg[7]_i_1 
       (.CI(\match_offset_5_reg_2807_reg[3]_i_1_n_12 ),
        .CO({\match_offset_5_reg_2807_reg[7]_i_1_n_12 ,\match_offset_5_reg_2807_reg[7]_i_1_n_13 ,\match_offset_5_reg_2807_reg[7]_i_1_n_14 ,\match_offset_5_reg_2807_reg[7]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\currIdx_reg_2589_reg[23]_0 [1:0],currIdx_reg_2589[5:4]}),
        .O(match_offset_5_fu_2280_p2[7:4]),
        .S({\match_offset_5_reg_2807[7]_i_2_n_12 ,\match_offset_5_reg_2807[7]_i_3_n_12 ,\match_offset_5_reg_2807[7]_i_4_n_12 ,\match_offset_5_reg_2807[7]_i_5_n_12 }));
  FDRE \match_offset_5_reg_2807_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[8]),
        .Q(match_offset_5_reg_2807[8]),
        .R(1'b0));
  FDRE \match_offset_5_reg_2807_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(match_offset_5_fu_2280_p2[9]),
        .Q(match_offset_5_reg_2807[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_fu_1665_p2_carry
       (.CI(1'b0),
        .CO({match_offset_fu_1665_p2_carry_n_12,match_offset_fu_1665_p2_carry_n_13,match_offset_fu_1665_p2_carry_n_14,match_offset_fu_1665_p2_carry_n_15}),
        .CYINIT(sub_ln141_reg_2623[0]),
        .DI(sub_ln141_reg_2623[4:1]),
        .O({match_offset_fu_1665_p2_carry_n_16,match_offset_fu_1665_p2_carry_n_17,match_offset_fu_1665_p2_carry_n_18,match_offset_fu_1665_p2_carry_n_19}),
        .S({match_offset_fu_1665_p2_carry_i_1_n_12,match_offset_fu_1665_p2_carry_i_2_n_12,match_offset_fu_1665_p2_carry_i_3_n_12,match_offset_fu_1665_p2_carry_i_4_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_fu_1665_p2_carry__0
       (.CI(match_offset_fu_1665_p2_carry_n_12),
        .CO({match_offset_fu_1665_p2_carry__0_n_12,match_offset_fu_1665_p2_carry__0_n_13,match_offset_fu_1665_p2_carry__0_n_14,match_offset_fu_1665_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_reg_2623[8:5]),
        .O({match_offset_fu_1665_p2_carry__0_n_16,match_offset_fu_1665_p2_carry__0_n_17,match_offset_fu_1665_p2_carry__0_n_18,match_offset_fu_1665_p2_carry__0_n_19}),
        .S({match_offset_fu_1665_p2_carry__0_i_1_n_12,match_offset_fu_1665_p2_carry__0_i_2_n_12,match_offset_fu_1665_p2_carry__0_i_3_n_12,match_offset_fu_1665_p2_carry__0_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__0_i_1
       (.I0(sub_ln141_reg_2623[8]),
        .O(match_offset_fu_1665_p2_carry__0_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__0_i_2
       (.I0(sub_ln141_reg_2623[7]),
        .O(match_offset_fu_1665_p2_carry__0_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__0_i_3
       (.I0(sub_ln141_reg_2623[6]),
        .O(match_offset_fu_1665_p2_carry__0_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__0_i_4
       (.I0(sub_ln141_reg_2623[5]),
        .O(match_offset_fu_1665_p2_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_fu_1665_p2_carry__1
       (.CI(match_offset_fu_1665_p2_carry__0_n_12),
        .CO({match_offset_fu_1665_p2_carry__1_n_12,match_offset_fu_1665_p2_carry__1_n_13,match_offset_fu_1665_p2_carry__1_n_14,match_offset_fu_1665_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_reg_2623[12:9]),
        .O({match_offset_fu_1665_p2_carry__1_n_16,match_offset_fu_1665_p2_carry__1_n_17,match_offset_fu_1665_p2_carry__1_n_18,match_offset_fu_1665_p2_carry__1_n_19}),
        .S({match_offset_fu_1665_p2_carry__1_i_1_n_12,match_offset_fu_1665_p2_carry__1_i_2_n_12,match_offset_fu_1665_p2_carry__1_i_3_n_12,match_offset_fu_1665_p2_carry__1_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__1_i_1
       (.I0(sub_ln141_reg_2623[12]),
        .O(match_offset_fu_1665_p2_carry__1_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__1_i_2
       (.I0(sub_ln141_reg_2623[11]),
        .O(match_offset_fu_1665_p2_carry__1_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__1_i_3
       (.I0(sub_ln141_reg_2623[10]),
        .O(match_offset_fu_1665_p2_carry__1_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__1_i_4
       (.I0(sub_ln141_reg_2623[9]),
        .O(match_offset_fu_1665_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_fu_1665_p2_carry__2
       (.CI(match_offset_fu_1665_p2_carry__1_n_12),
        .CO({match_offset_fu_1665_p2_carry__2_n_12,match_offset_fu_1665_p2_carry__2_n_13,match_offset_fu_1665_p2_carry__2_n_14,match_offset_fu_1665_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_reg_2623[16:13]),
        .O({match_offset_fu_1665_p2_carry__2_n_16,match_offset_fu_1665_p2_carry__2_n_17,match_offset_fu_1665_p2_carry__2_n_18,match_offset_fu_1665_p2_carry__2_n_19}),
        .S({match_offset_fu_1665_p2_carry__2_i_1_n_12,match_offset_fu_1665_p2_carry__2_i_2_n_12,match_offset_fu_1665_p2_carry__2_i_3_n_12,match_offset_fu_1665_p2_carry__2_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__2_i_1
       (.I0(sub_ln141_reg_2623[16]),
        .O(match_offset_fu_1665_p2_carry__2_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__2_i_2
       (.I0(sub_ln141_reg_2623[15]),
        .O(match_offset_fu_1665_p2_carry__2_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__2_i_3
       (.I0(sub_ln141_reg_2623[14]),
        .O(match_offset_fu_1665_p2_carry__2_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__2_i_4
       (.I0(sub_ln141_reg_2623[13]),
        .O(match_offset_fu_1665_p2_carry__2_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_fu_1665_p2_carry__3
       (.CI(match_offset_fu_1665_p2_carry__2_n_12),
        .CO({match_offset_fu_1665_p2_carry__3_n_12,match_offset_fu_1665_p2_carry__3_n_13,match_offset_fu_1665_p2_carry__3_n_14,match_offset_fu_1665_p2_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_reg_2623[20:17]),
        .O({match_offset_fu_1665_p2_carry__3_n_16,match_offset_fu_1665_p2_carry__3_n_17,match_offset_fu_1665_p2_carry__3_n_18,match_offset_fu_1665_p2_carry__3_n_19}),
        .S({match_offset_fu_1665_p2_carry__3_i_1_n_12,match_offset_fu_1665_p2_carry__3_i_2_n_12,match_offset_fu_1665_p2_carry__3_i_3_n_12,match_offset_fu_1665_p2_carry__3_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__3_i_1
       (.I0(sub_ln141_reg_2623[20]),
        .O(match_offset_fu_1665_p2_carry__3_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__3_i_2
       (.I0(sub_ln141_reg_2623[19]),
        .O(match_offset_fu_1665_p2_carry__3_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__3_i_3
       (.I0(sub_ln141_reg_2623[18]),
        .O(match_offset_fu_1665_p2_carry__3_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__3_i_4
       (.I0(sub_ln141_reg_2623[17]),
        .O(match_offset_fu_1665_p2_carry__3_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_fu_1665_p2_carry__4
       (.CI(match_offset_fu_1665_p2_carry__3_n_12),
        .CO({match_offset_fu_1665_p2_carry__4_n_12,match_offset_fu_1665_p2_carry__4_n_13,match_offset_fu_1665_p2_carry__4_n_14,match_offset_fu_1665_p2_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_reg_2623[24:21]),
        .O({match_offset_fu_1665_p2_carry__4_n_16,match_offset_fu_1665_p2_carry__4_n_17,match_offset_fu_1665_p2_carry__4_n_18,match_offset_fu_1665_p2_carry__4_n_19}),
        .S({match_offset_fu_1665_p2_carry__4_i_1_n_12,match_offset_fu_1665_p2_carry__4_i_2_n_12,match_offset_fu_1665_p2_carry__4_i_3_n_12,match_offset_fu_1665_p2_carry__4_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__4_i_1
       (.I0(sub_ln141_reg_2623[24]),
        .O(match_offset_fu_1665_p2_carry__4_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__4_i_2
       (.I0(sub_ln141_reg_2623[23]),
        .O(match_offset_fu_1665_p2_carry__4_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__4_i_3
       (.I0(sub_ln141_reg_2623[22]),
        .O(match_offset_fu_1665_p2_carry__4_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__4_i_4
       (.I0(sub_ln141_reg_2623[21]),
        .O(match_offset_fu_1665_p2_carry__4_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_fu_1665_p2_carry__5
       (.CI(match_offset_fu_1665_p2_carry__4_n_12),
        .CO({match_offset_fu_1665_p2_carry__5_n_12,match_offset_fu_1665_p2_carry__5_n_13,match_offset_fu_1665_p2_carry__5_n_14,match_offset_fu_1665_p2_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI(sub_ln141_reg_2623[28:25]),
        .O({match_offset_fu_1665_p2_carry__5_n_16,match_offset_fu_1665_p2_carry__5_n_17,match_offset_fu_1665_p2_carry__5_n_18,match_offset_fu_1665_p2_carry__5_n_19}),
        .S({match_offset_fu_1665_p2_carry__5_i_1_n_12,match_offset_fu_1665_p2_carry__5_i_2_n_12,match_offset_fu_1665_p2_carry__5_i_3_n_12,match_offset_fu_1665_p2_carry__5_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__5_i_1
       (.I0(sub_ln141_reg_2623[28]),
        .O(match_offset_fu_1665_p2_carry__5_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__5_i_2
       (.I0(sub_ln141_reg_2623[27]),
        .O(match_offset_fu_1665_p2_carry__5_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__5_i_3
       (.I0(sub_ln141_reg_2623[26]),
        .O(match_offset_fu_1665_p2_carry__5_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__5_i_4
       (.I0(sub_ln141_reg_2623[25]),
        .O(match_offset_fu_1665_p2_carry__5_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 match_offset_fu_1665_p2_carry__6
       (.CI(match_offset_fu_1665_p2_carry__5_n_12),
        .CO({NLW_match_offset_fu_1665_p2_carry__6_CO_UNCONNECTED[3:2],match_offset_fu_1665_p2_carry__6_n_14,match_offset_fu_1665_p2_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln141_reg_2623[30:29]}),
        .O({NLW_match_offset_fu_1665_p2_carry__6_O_UNCONNECTED[3],match_offset_fu_1665_p2_carry__6_n_17,match_offset_fu_1665_p2_carry__6_n_18,match_offset_fu_1665_p2_carry__6_n_19}),
        .S({1'b0,match_offset_fu_1665_p2_carry__6_i_1_n_12,match_offset_fu_1665_p2_carry__6_i_2_n_12,match_offset_fu_1665_p2_carry__6_i_3_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__6_i_1
       (.I0(sub_ln141_reg_2623[31]),
        .O(match_offset_fu_1665_p2_carry__6_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__6_i_2
       (.I0(sub_ln141_reg_2623[30]),
        .O(match_offset_fu_1665_p2_carry__6_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry__6_i_3
       (.I0(sub_ln141_reg_2623[29]),
        .O(match_offset_fu_1665_p2_carry__6_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry_i_1
       (.I0(sub_ln141_reg_2623[4]),
        .O(match_offset_fu_1665_p2_carry_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry_i_2
       (.I0(sub_ln141_reg_2623[3]),
        .O(match_offset_fu_1665_p2_carry_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry_i_3
       (.I0(sub_ln141_reg_2623[2]),
        .O(match_offset_fu_1665_p2_carry_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    match_offset_fu_1665_p2_carry_i_4
       (.I0(sub_ln141_reg_2623[1]),
        .O(match_offset_fu_1665_p2_carry_i_4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_11_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_11_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_11_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_11_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_11_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_11_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_11_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_11_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[7]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [0]),
        .Q(present_window_11_load_reg_2560_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [1]),
        .Q(present_window_11_load_reg_2560_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [2]),
        .Q(present_window_11_load_reg_2560_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [3]),
        .Q(present_window_11_load_reg_2560_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [4]),
        .Q(present_window_11_load_reg_2560_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [5]),
        .Q(present_window_11_load_reg_2560_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [6]),
        .Q(present_window_11_load_reg_2560_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [7]),
        .Q(present_window_11_load_reg_2560_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(present_window_11_load_reg_2560_pp0_iter2_reg[0]),
        .Q(\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(present_window_11_load_reg_2560_pp0_iter2_reg[1]),
        .Q(\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(present_window_11_load_reg_2560_pp0_iter2_reg[2]),
        .Q(\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(present_window_11_load_reg_2560_pp0_iter2_reg[3]),
        .Q(\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(present_window_11_load_reg_2560_pp0_iter2_reg[4]),
        .Q(\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(present_window_11_load_reg_2560_pp0_iter2_reg[5]),
        .Q(\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(present_window_11_load_reg_2560_pp0_iter2_reg[6]),
        .Q(\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(present_window_11_load_reg_2560_pp0_iter2_reg[7]),
        .Q(\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[0]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [0]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[1]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [1]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[2]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [2]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[3]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [3]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[4]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [4]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[5]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [5]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[6]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [6]),
        .R(1'b0));
  FDRE \present_window_11_load_reg_2560_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[7]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_12_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(shl_ln109_1_fu_474_p3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_12_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(shl_ln109_1_fu_474_p3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_12_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(shl_ln109_1_fu_474_p3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_12_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(shl_ln109_1_fu_474_p3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_12_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(shl_ln109_1_fu_474_p3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_12_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(shl_ln109_1_fu_474_p3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_12_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(shl_ln109_1_fu_474_p3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_12_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(shl_ln109_1_fu_474_p3[10]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \present_window_12_load_reg_2512[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1));
  FDRE \present_window_12_load_reg_2512_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [8]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[0]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [9]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[1]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [10]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[2]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [11]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[3]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [12]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[4]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [13]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[5]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [14]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[6]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [15]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[7]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_reg[0] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_1_fu_474_p3[3]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [8]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_reg[1] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_1_fu_474_p3[4]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [9]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_reg[2] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_1_fu_474_p3[5]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [10]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_reg[3] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_1_fu_474_p3[6]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [11]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_reg[4] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_1_fu_474_p3[7]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [12]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_reg[5] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_1_fu_474_p3[8]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [13]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_reg[6] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_1_fu_474_p3[9]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [14]),
        .R(1'b0));
  FDRE \present_window_12_load_reg_2512_reg[7] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_1_fu_474_p3[10]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_13_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(shl_ln109_2_fu_482_p3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_13_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(shl_ln109_2_fu_482_p3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_13_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(shl_ln109_2_fu_482_p3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_13_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(shl_ln109_2_fu_482_p3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_13_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(shl_ln109_2_fu_482_p3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_13_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(shl_ln109_2_fu_482_p3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_13_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(shl_ln109_2_fu_482_p3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_13_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(shl_ln109_2_fu_482_p3[9]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [16]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[0]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [17]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[1]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [18]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[2]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [19]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[3]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [20]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[4]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [21]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[5]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [22]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[6]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [23]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[7]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_reg[0] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_2_fu_482_p3[2]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [16]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_reg[1] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_2_fu_482_p3[3]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [17]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_reg[2] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_2_fu_482_p3[4]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [18]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_reg[3] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_2_fu_482_p3[5]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [19]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_reg[4] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_2_fu_482_p3[6]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [20]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_reg[5] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_2_fu_482_p3[7]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [21]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_reg[6] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_2_fu_482_p3[8]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [22]),
        .R(1'b0));
  FDRE \present_window_13_load_reg_2524_reg[7] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(shl_ln109_2_fu_482_p3[9]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_14_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\present_window_14_fu_288_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_14_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\present_window_14_fu_288_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_14_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(present_window_14_fu_288[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_14_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(present_window_14_fu_288[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_14_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(present_window_14_fu_288[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_14_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(present_window_14_fu_288[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_14_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(present_window_14_fu_288[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_14_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(present_window_14_fu_288[7]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [24]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[0]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [25]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[1]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [26]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[2]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [27]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[3]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [28]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[4]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [29]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[5]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [30]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[6]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [31]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[7]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_reg[0] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(\present_window_14_fu_288_reg[1]_0 [0]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [24]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_reg[1] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(\present_window_14_fu_288_reg[1]_0 [1]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [25]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_reg[2] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_14_fu_288[2]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [26]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_reg[3] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_14_fu_288[3]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [27]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_reg[4] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_14_fu_288[4]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [28]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_reg[5] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_14_fu_288[5]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [29]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_reg[6] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_14_fu_288[6]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [30]),
        .R(1'b0));
  FDRE \present_window_14_load_reg_2536_reg[7] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_14_fu_288[7]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_15_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(present_window_15_fu_292__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_15_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(present_window_15_fu_292__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_15_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(present_window_15_fu_292__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_15_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(present_window_15_fu_292__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_15_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(present_window_15_fu_292__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_15_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(present_window_15_fu_292__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_15_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(present_window_15_fu_292__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \present_window_15_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(present_window_11_fu_276),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(present_window_15_fu_292__0[7]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [32]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[0]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [33]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[1]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [34]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[2]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [35]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[3]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [36]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[4]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [37]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[5]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [38]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[6]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [39]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[7]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_reg[0] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_15_fu_292__0[0]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [32]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_reg[1] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_15_fu_292__0[1]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [33]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_reg[2] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_15_fu_292__0[2]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [34]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_reg[3] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_15_fu_292__0[3]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [35]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_reg[4] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_15_fu_292__0[4]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [36]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_reg[5] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_15_fu_292__0[5]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [37]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_reg[6] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_15_fu_292__0[6]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [38]),
        .R(1'b0));
  FDRE \present_window_15_load_reg_2548_reg[7] 
       (.C(ap_clk),
        .CE(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_ce1),
        .D(present_window_15_fu_292__0[7]),
        .Q(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [39]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8080808)) 
    ram_reg_0_i_1
       (.I0(\compare_window_16_reg_317_reg[0] [0]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .I2(ram_reg_23),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(dict_ce1));
  LUT6 #(
    .INIT(64'h9600960096FF9600)) 
    ram_reg_0_i_10
       (.I0(shl_ln109_1_fu_474_p3[3]),
        .I1(present_window_14_fu_288[3]),
        .I2(shl_ln109_2_fu_482_p3[3]),
        .I3(ram_reg_23),
        .I4(ram_reg_23_2),
        .I5(ram_reg_23_3),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h60606F606F606F60)) 
    ram_reg_0_i_11
       (.I0(shl_ln109_2_fu_482_p3[2]),
        .I1(present_window_14_fu_288[2]),
        .I2(ram_reg_23),
        .I3(ram_reg_23_1),
        .I4(ap_loop_init_int),
        .I5(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(i_fu_46),
        .O(dict_we0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_24
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address0),
        .I1(ram_reg_23),
        .O(ADDRBWRADDR));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_25
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [15]),
        .I1(ram_reg_23),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_26
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [14]),
        .I1(ram_reg_23),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_27
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [13]),
        .I1(ram_reg_23),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_28
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [12]),
        .I1(ram_reg_23),
        .O(d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_29
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [11]),
        .I1(ram_reg_23),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'h60606F606F606F60)) 
    ram_reg_0_i_3
       (.I0(shl_ln109_1_fu_474_p3[10]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[6]),
        .I2(ram_reg_23),
        .I3(ram_reg_23_6),
        .I4(ap_loop_init_int),
        .I5(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ADDRARDADDR[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_30
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [10]),
        .I1(ram_reg_23),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_31
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [9]),
        .I1(ram_reg_23),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_32
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [8]),
        .I1(ram_reg_23),
        .O(d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_33
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [7]),
        .I1(ram_reg_23),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_34
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [6]),
        .I1(ram_reg_23),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_35
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [5]),
        .I1(ram_reg_23),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_36
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [4]),
        .I1(ram_reg_23),
        .O(d0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_37
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [3]),
        .I1(ram_reg_23),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_38
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [2]),
        .I1(ram_reg_23),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_39
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [1]),
        .I1(ram_reg_23),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h9600960096FF9600)) 
    ram_reg_0_i_4
       (.I0(shl_ln109_1_fu_474_p3[9]),
        .I1(shl_ln109_2_fu_482_p3[9]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[5]),
        .I3(ram_reg_23),
        .I4(ram_reg_23_5),
        .I5(ram_reg_23_3),
        .O(ADDRARDADDR[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_40
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [0]),
        .I1(ram_reg_23),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_41
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [17]),
        .I1(ram_reg_23),
        .O(d0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_42
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [16]),
        .I1(ram_reg_23),
        .O(d0[16]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_0_i_44
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(WEBWE[0]));
  LUT6 #(
    .INIT(64'h9600960096FF9600)) 
    ram_reg_0_i_5
       (.I0(shl_ln109_1_fu_474_p3[8]),
        .I1(shl_ln109_2_fu_482_p3[8]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[4]),
        .I3(ram_reg_23),
        .I4(ram_reg_23_4),
        .I5(ram_reg_23_3),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    ram_reg_0_i_6
       (.I0(present_window_14_fu_288[7]),
        .I1(shl_ln109_2_fu_482_p3[7]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[3]),
        .I3(shl_ln109_1_fu_474_p3[7]),
        .I4(ram_reg_23),
        .I5(ram_reg_23_0[3]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    ram_reg_0_i_7
       (.I0(present_window_14_fu_288[6]),
        .I1(shl_ln109_2_fu_482_p3[6]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[2]),
        .I3(shl_ln109_1_fu_474_p3[6]),
        .I4(ram_reg_23),
        .I5(ram_reg_23_0[2]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    ram_reg_0_i_8
       (.I0(present_window_14_fu_288[5]),
        .I1(shl_ln109_2_fu_482_p3[5]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[1]),
        .I3(shl_ln109_1_fu_474_p3[5]),
        .I4(ram_reg_23),
        .I5(ram_reg_23_0[1]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    ram_reg_0_i_9
       (.I0(present_window_14_fu_288[4]),
        .I1(shl_ln109_2_fu_482_p3[4]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[0]),
        .I3(shl_ln109_1_fu_474_p3[4]),
        .I4(ram_reg_23),
        .I5(ram_reg_23_0[0]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_11_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_5));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_12_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_2));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_15_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_4[0]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_16_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_1
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [33]),
        .I1(ram_reg_23),
        .O(d0[33]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_10
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [24]),
        .I1(ram_reg_23),
        .O(d0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_11
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [23]),
        .I1(ram_reg_23),
        .O(d0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_12
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [22]),
        .I1(ram_reg_23),
        .O(d0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_13
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [21]),
        .I1(ram_reg_23),
        .O(d0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_14
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [20]),
        .I1(ram_reg_23),
        .O(d0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_15
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [19]),
        .I1(ram_reg_23),
        .O(d0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_16
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [18]),
        .I1(ram_reg_23),
        .O(d0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_17
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [35]),
        .I1(ram_reg_23),
        .O(d0[35]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_18
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [34]),
        .I1(ram_reg_23),
        .O(d0[34]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_2
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [32]),
        .I1(ram_reg_23),
        .O(d0[32]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_3
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [31]),
        .I1(ram_reg_23),
        .O(d0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_4
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [30]),
        .I1(ram_reg_23),
        .O(d0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_5
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [29]),
        .I1(ram_reg_23),
        .O(d0[29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_6
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [28]),
        .I1(ram_reg_23),
        .O(d0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_7
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [27]),
        .I1(ram_reg_23),
        .O(d0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_8
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [26]),
        .I1(ram_reg_23),
        .O(d0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_9
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [25]),
        .I1(ram_reg_23),
        .O(d0[25]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_20_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_2_i_1
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [50]),
        .I1(ram_reg_23),
        .O(d0[51]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_10
       (.I0(ram_reg_23),
        .I1(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [42]),
        .O(d0[42]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_11
       (.I0(ram_reg_23),
        .I1(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [41]),
        .O(d0[41]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_12
       (.I0(ram_reg_23),
        .I1(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [40]),
        .O(d0[40]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_13
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [39]),
        .I1(ram_reg_23),
        .O(d0[39]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_14
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [38]),
        .I1(ram_reg_23),
        .O(d0[38]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_15
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [37]),
        .I1(ram_reg_23),
        .O(d0[37]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_16
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [36]),
        .I1(ram_reg_23),
        .O(d0[36]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_2_i_17
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [52]),
        .I1(ram_reg_23),
        .O(d0[53]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_2_i_18
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [51]),
        .I1(ram_reg_23),
        .O(d0[52]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_2_i_2
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [49]),
        .I1(ram_reg_23),
        .O(d0[50]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_2_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(WEBWE[1]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_2_i_3
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [48]),
        .I1(ram_reg_23),
        .O(d0[49]));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_2_i_4
       (.I0(Q[0]),
        .I1(ram_reg_23),
        .O(d0[48]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_5
       (.I0(ram_reg_23),
        .I1(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [47]),
        .O(d0[47]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_6
       (.I0(ram_reg_23),
        .I1(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [46]),
        .O(d0[46]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_7
       (.I0(ram_reg_23),
        .I1(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [45]),
        .O(d0[45]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_8
       (.I0(ram_reg_23),
        .I1(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [44]),
        .O(d0[44]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_9
       (.I0(ram_reg_23),
        .I1(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [43]),
        .O(d0[43]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_1
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [68]),
        .I1(ram_reg_23),
        .O(d0[69]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_10
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [59]),
        .I1(ram_reg_23),
        .O(d0[60]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_11
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [58]),
        .I1(ram_reg_23),
        .O(d0[59]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_12
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [57]),
        .I1(ram_reg_23),
        .O(d0[58]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_13
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [56]),
        .I1(ram_reg_23),
        .O(d0[57]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_14
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [55]),
        .I1(ram_reg_23),
        .O(d0[56]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_15
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [54]),
        .I1(ram_reg_23),
        .O(d0[55]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_16
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [53]),
        .I1(ram_reg_23),
        .O(d0[54]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_17
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [70]),
        .I1(ram_reg_23),
        .O(d0[71]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_18
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [69]),
        .I1(ram_reg_23),
        .O(d0[70]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_2
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [67]),
        .I1(ram_reg_23),
        .O(d0[68]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_3
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [66]),
        .I1(ram_reg_23),
        .O(d0[67]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_4
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [65]),
        .I1(ram_reg_23),
        .O(d0[66]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_5
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [64]),
        .I1(ram_reg_23),
        .O(d0[65]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_6
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [63]),
        .I1(ram_reg_23),
        .O(d0[64]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_7
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [62]),
        .I1(ram_reg_23),
        .O(d0[63]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_8
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [61]),
        .I1(ram_reg_23),
        .O(d0[62]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_3_i_9
       (.I0(\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 [60]),
        .I1(ram_reg_23),
        .O(d0[61]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_5_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_6[0]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_7_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_6[1]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_8_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_3));
  LUT5 #(
    .INIT(32'h8F808080)) 
    ram_reg_9_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ram_reg_23),
        .I3(\compare_window_16_reg_317_reg[0] [0]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_4[1]));
  LUT4 #(
    .INIT(16'h085D)) 
    \select_ln149_4_reg_2818[0]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(sub_ln141_reg_2623[0]),
        .I3(sub_ln141_1_reg_2655[0]),
        .O(\select_ln149_4_reg_2818[0]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[10]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__1_n_18),
        .I3(match_offset_1_fu_1743_p2_carry__1_n_18),
        .O(\select_ln149_4_reg_2818[10]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[11]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__1_n_17),
        .I3(match_offset_1_fu_1743_p2_carry__1_n_17),
        .O(\select_ln149_4_reg_2818[11]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[12]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__1_n_16),
        .I3(match_offset_1_fu_1743_p2_carry__1_n_16),
        .O(\select_ln149_4_reg_2818[12]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[13]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__2_n_19),
        .I3(match_offset_1_fu_1743_p2_carry__2_n_19),
        .O(\select_ln149_4_reg_2818[13]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[14]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__2_n_18),
        .I3(match_offset_1_fu_1743_p2_carry__2_n_18),
        .O(\select_ln149_4_reg_2818[14]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[15]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__2_n_17),
        .I3(match_offset_1_fu_1743_p2_carry__2_n_17),
        .O(\select_ln149_4_reg_2818[15]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln149_4_reg_2818[15]_i_10 
       (.I0(match_offset_fu_1665_p2_carry__1_n_18),
        .I1(match_offset_fu_1665_p2_carry__1_n_16),
        .I2(match_offset_fu_1665_p2_carry__1_n_17),
        .I3(match_offset_fu_1665_p2_carry__2_n_16),
        .O(\select_ln149_4_reg_2818[15]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln149_4_reg_2818[15]_i_11 
       (.I0(match_offset_fu_1665_p2_carry__1_n_19),
        .I1(match_offset_fu_1665_p2_carry__3_n_16),
        .I2(match_offset_fu_1665_p2_carry__3_n_19),
        .I3(match_offset_fu_1665_p2_carry__4_n_17),
        .O(\select_ln149_4_reg_2818[15]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln149_4_reg_2818[15]_i_12 
       (.I0(match_offset_fu_1665_p2_carry__0_n_16),
        .I1(match_offset_fu_1665_p2_carry__6_n_18),
        .I2(match_offset_fu_1665_p2_carry__2_n_18),
        .I3(match_offset_fu_1665_p2_carry__5_n_16),
        .O(\select_ln149_4_reg_2818[15]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \select_ln149_4_reg_2818[15]_i_13 
       (.I0(sub_ln141_reg_2623[0]),
        .I1(match_offset_fu_1665_p2_carry__6_n_19),
        .I2(match_offset_fu_1665_p2_carry_n_19),
        .I3(match_offset_fu_1665_p2_carry__4_n_19),
        .O(\select_ln149_4_reg_2818[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'hD4FFDDFF00FF00FF)) 
    \select_ln149_4_reg_2818[15]_i_2 
       (.I0(\match_length_4_reg_2779[1]_i_4_n_12 ),
        .I1(\match_length_4_reg_2779[1]_i_5_n_12 ),
        .I2(\match_length_4_reg_2779[0]_i_5_n_12 ),
        .I3(\match_length_4_reg_2779[2]_i_4_n_12 ),
        .I4(\match_length_4_reg_2779[0]_i_6_n_12 ),
        .I5(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .O(\select_ln149_4_reg_2818[15]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \select_ln149_4_reg_2818[15]_i_3 
       (.I0(\select_ln149_4_reg_2818[15]_i_4_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_5_n_12 ),
        .I2(\select_ln149_4_reg_2818[15]_i_6_n_12 ),
        .I3(\select_ln149_4_reg_2818[15]_i_7_n_12 ),
        .I4(\select_ln149_4_reg_2818[15]_i_8_n_12 ),
        .O(\select_ln149_4_reg_2818[15]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h80880800)) 
    \select_ln149_4_reg_2818[15]_i_4 
       (.I0(\icmp_ln141_1_reg_2628_reg_n_12_[0] ),
        .I1(icmp_ln141_reg_2618),
        .I2(\select_ln149_4_reg_2818[15]_i_9_n_12 ),
        .I3(\len_6_reg_2601_reg_n_12_[1] ),
        .I4(\len_6_reg_2601_reg[2]_0 ),
        .O(\select_ln149_4_reg_2818[15]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln149_4_reg_2818[15]_i_5 
       (.I0(match_offset_fu_1665_p2_carry__6_n_17),
        .I1(match_offset_fu_1665_p2_carry__4_n_16),
        .I2(match_offset_fu_1665_p2_carry__4_n_18),
        .I3(match_offset_fu_1665_p2_carry_n_16),
        .I4(\select_ln149_4_reg_2818[15]_i_10_n_12 ),
        .O(\select_ln149_4_reg_2818[15]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln149_4_reg_2818[15]_i_6 
       (.I0(match_offset_fu_1665_p2_carry__5_n_19),
        .I1(match_offset_fu_1665_p2_carry__2_n_17),
        .I2(match_offset_fu_1665_p2_carry__3_n_18),
        .I3(match_offset_fu_1665_p2_carry__2_n_19),
        .I4(\select_ln149_4_reg_2818[15]_i_11_n_12 ),
        .O(\select_ln149_4_reg_2818[15]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln149_4_reg_2818[15]_i_7 
       (.I0(match_offset_fu_1665_p2_carry__5_n_17),
        .I1(match_offset_fu_1665_p2_carry__3_n_17),
        .I2(match_offset_fu_1665_p2_carry__5_n_18),
        .I3(match_offset_fu_1665_p2_carry_n_18),
        .I4(\select_ln149_4_reg_2818[15]_i_12_n_12 ),
        .O(\select_ln149_4_reg_2818[15]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln149_4_reg_2818[15]_i_8 
       (.I0(match_offset_fu_1665_p2_carry__0_n_19),
        .I1(match_offset_fu_1665_p2_carry_n_17),
        .I2(match_offset_fu_1665_p2_carry__0_n_17),
        .I3(match_offset_fu_1665_p2_carry__0_n_18),
        .I4(\select_ln149_4_reg_2818[15]_i_13_n_12 ),
        .O(\select_ln149_4_reg_2818[15]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \select_ln149_4_reg_2818[15]_i_9 
       (.I0(done_4_reg_2607),
        .I1(\len_6_reg_2601_reg_n_12_[0] ),
        .I2(icmp_ln135_4_reg_2613),
        .O(\select_ln149_4_reg_2818[15]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[1]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry_n_19),
        .I3(match_offset_1_fu_1743_p2_carry_n_19),
        .O(\select_ln149_4_reg_2818[1]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[2]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry_n_18),
        .I3(match_offset_1_fu_1743_p2_carry_n_18),
        .O(\select_ln149_4_reg_2818[2]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[3]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry_n_17),
        .I3(match_offset_1_fu_1743_p2_carry_n_17),
        .O(\select_ln149_4_reg_2818[3]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[4]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry_n_16),
        .I3(match_offset_1_fu_1743_p2_carry_n_16),
        .O(\select_ln149_4_reg_2818[4]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[5]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__0_n_19),
        .I3(match_offset_1_fu_1743_p2_carry__0_n_19),
        .O(\select_ln149_4_reg_2818[5]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[6]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__0_n_18),
        .I3(match_offset_1_fu_1743_p2_carry__0_n_18),
        .O(\select_ln149_4_reg_2818[6]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[7]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__0_n_17),
        .I3(match_offset_1_fu_1743_p2_carry__0_n_17),
        .O(\select_ln149_4_reg_2818[7]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[8]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__0_n_16),
        .I3(match_offset_1_fu_1743_p2_carry__0_n_16),
        .O(\select_ln149_4_reg_2818[8]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hD580)) 
    \select_ln149_4_reg_2818[9]_i_1 
       (.I0(\select_ln149_4_reg_2818[15]_i_2_n_12 ),
        .I1(\select_ln149_4_reg_2818[15]_i_3_n_12 ),
        .I2(match_offset_fu_1665_p2_carry__1_n_19),
        .I3(match_offset_1_fu_1743_p2_carry__1_n_19),
        .O(\select_ln149_4_reg_2818[9]_i_1_n_12 ));
  FDRE \select_ln149_4_reg_2818_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[0]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[10]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[11]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[12]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[13]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[14]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[15]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[1]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[2]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[3]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[4]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[5]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[6]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[7]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[8]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \select_ln149_4_reg_2818_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln149_4_reg_2818[9]_i_1_n_12 ),
        .Q(\select_ln149_4_reg_2818_reg_n_12_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_1_reg_529[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[0]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_3_loc_fu_112[0]),
        .O(\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_1_reg_529[1]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[1]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_3_loc_fu_112[1]),
        .O(\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_1_reg_529[2]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[2]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_3_loc_fu_112[2]),
        .O(\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_1_reg_529[3]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[3]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_3_loc_fu_112[3]),
        .O(\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_1_reg_529[4]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[4]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_3_loc_fu_112[4]),
        .O(\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_1_reg_529[5]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[5]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_3_loc_fu_112[5]),
        .O(\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_1_reg_529[6]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[6]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_3_loc_fu_112[6]),
        .O(\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_1_reg_529[7]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_14_out[7]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_3_loc_fu_112[7]),
        .O(\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_2_reg_534[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[0]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_2_loc_fu_108[0]),
        .O(\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_2_reg_534[1]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[1]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_2_loc_fu_108[1]),
        .O(\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_2_reg_534[2]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[2]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_2_loc_fu_108[2]),
        .O(\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_2_reg_534[3]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[3]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_2_loc_fu_108[3]),
        .O(\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_2_reg_534[4]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[4]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_2_loc_fu_108[4]),
        .O(\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_2_reg_534[5]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[5]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_2_loc_fu_108[5]),
        .O(\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_2_reg_534[6]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[6]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_2_loc_fu_108[6]),
        .O(\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_2_reg_534[7]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_13_out[7]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_2_loc_fu_108[7]),
        .O(\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_3_reg_539[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[0]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_1_loc_fu_104[0]),
        .O(\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_3_reg_539[1]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[1]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_1_loc_fu_104[1]),
        .O(\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_3_reg_539[2]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[2]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_1_loc_fu_104[2]),
        .O(\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_3_reg_539[3]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[3]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_1_loc_fu_104[3]),
        .O(\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_3_reg_539[4]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[4]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_1_loc_fu_104[4]),
        .O(\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_3_reg_539[5]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[5]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_1_loc_fu_104[5]),
        .O(\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_3_reg_539[6]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[6]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_1_loc_fu_104[6]),
        .O(\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_3_reg_539[7]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_12_out[7]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_1_loc_fu_104[7]),
        .O(\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_4_reg_544[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[0]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_loc_fu_100[0]),
        .O(\present_window_11_fu_276_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_4_reg_544[1]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[1]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_loc_fu_100[1]),
        .O(\present_window_11_fu_276_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_4_reg_544[2]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[2]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_loc_fu_100[2]),
        .O(\present_window_11_fu_276_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_4_reg_544[3]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[3]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_loc_fu_100[3]),
        .O(\present_window_11_fu_276_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_4_reg_544[4]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[4]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_loc_fu_100[4]),
        .O(\present_window_11_fu_276_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_4_reg_544[5]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[5]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_loc_fu_100[5]),
        .O(\present_window_11_fu_276_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_4_reg_544[6]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[6]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_loc_fu_100[6]),
        .O(\present_window_11_fu_276_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_4_reg_544[7]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_11_out[7]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_loc_fu_100[7]),
        .O(\present_window_11_fu_276_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_reg_524[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[0]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_4_loc_fu_116[0]),
        .O(\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_reg_524[1]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[1]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_4_loc_fu_116[1]),
        .O(\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_reg_524[2]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[2]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_4_loc_fu_116[2]),
        .O(\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_reg_524[3]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[3]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_4_loc_fu_116[3]),
        .O(\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_reg_524[4]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[4]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_4_loc_fu_116[4]),
        .O(\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_reg_524[5]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[5]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_4_loc_fu_116[5]),
        .O(\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_reg_524[6]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[6]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_4_loc_fu_116[6]),
        .O(\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln80_reg_524[7]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_present_window_15_out[7]),
        .I1(icmp_ln87_reg_515),
        .I2(present_window_4_loc_fu_116[7]),
        .O(\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_1_fu_974_p2_carry
       (.CI(1'b0),
        .CO({sub_ln141_1_fu_974_p2_carry_n_12,sub_ln141_1_fu_974_p2_carry_n_13,sub_ln141_1_fu_974_p2_carry_n_14,sub_ln141_1_fu_974_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_1_fu_974_p2_carry_i_1_n_12,q1[26],i_1_reg_2503_pp0_iter1_reg[1],Q[0]}),
        .O(sub_ln141_1_fu_974_p24_out[3:0]),
        .S({\sub_ln141_1_reg_2655_reg[3]_0 ,sub_ln141_1_fu_974_p2_carry_i_4_n_12,sub_ln141_1_fu_974_p2_carry_i_5_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_1_fu_974_p2_carry__0
       (.CI(sub_ln141_1_fu_974_p2_carry_n_12),
        .CO({sub_ln141_1_fu_974_p2_carry__0_n_12,sub_ln141_1_fu_974_p2_carry__0_n_13,sub_ln141_1_fu_974_p2_carry__0_n_14,sub_ln141_1_fu_974_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_1_fu_974_p2_carry__0_i_1_n_12,sub_ln141_1_fu_974_p2_carry__0_i_2_n_12,sub_ln141_1_fu_974_p2_carry__0_i_3_n_12,sub_ln141_1_fu_974_p2_carry__0_i_4_n_12}),
        .O(sub_ln141_1_fu_974_p24_out[7:4]),
        .S(\sub_ln141_1_reg_2655_reg[7]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__0_i_1
       (.I0(Q[5]),
        .I1(q1[30]),
        .O(sub_ln141_1_fu_974_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__0_i_2
       (.I0(Q[4]),
        .I1(q1[29]),
        .O(sub_ln141_1_fu_974_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__0_i_3
       (.I0(Q[3]),
        .I1(q1[28]),
        .O(sub_ln141_1_fu_974_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__0_i_4
       (.I0(Q[2]),
        .I1(q1[27]),
        .O(sub_ln141_1_fu_974_p2_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_1_fu_974_p2_carry__1
       (.CI(sub_ln141_1_fu_974_p2_carry__0_n_12),
        .CO({sub_ln141_1_fu_974_p2_carry__1_n_12,sub_ln141_1_fu_974_p2_carry__1_n_13,sub_ln141_1_fu_974_p2_carry__1_n_14,sub_ln141_1_fu_974_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_1_fu_974_p2_carry__1_i_1_n_12,sub_ln141_1_fu_974_p2_carry__1_i_2_n_12,sub_ln141_1_fu_974_p2_carry__1_i_3_n_12,sub_ln141_1_fu_974_p2_carry__1_i_4_n_12}),
        .O(sub_ln141_1_fu_974_p24_out[11:8]),
        .S(\sub_ln141_1_reg_2655_reg[11]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__1_i_1
       (.I0(Q[9]),
        .I1(q1[34]),
        .O(sub_ln141_1_fu_974_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__1_i_2
       (.I0(Q[8]),
        .I1(q1[33]),
        .O(sub_ln141_1_fu_974_p2_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__1_i_3
       (.I0(Q[7]),
        .I1(q1[32]),
        .O(sub_ln141_1_fu_974_p2_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__1_i_4
       (.I0(Q[6]),
        .I1(q1[31]),
        .O(sub_ln141_1_fu_974_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_1_fu_974_p2_carry__2
       (.CI(sub_ln141_1_fu_974_p2_carry__1_n_12),
        .CO({sub_ln141_1_fu_974_p2_carry__2_n_12,sub_ln141_1_fu_974_p2_carry__2_n_13,sub_ln141_1_fu_974_p2_carry__2_n_14,sub_ln141_1_fu_974_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_1_fu_974_p2_carry__2_i_1_n_12,sub_ln141_1_fu_974_p2_carry__2_i_2_n_12,sub_ln141_1_fu_974_p2_carry__2_i_3_n_12,sub_ln141_1_fu_974_p2_carry__2_i_4_n_12}),
        .O(sub_ln141_1_fu_974_p24_out[15:12]),
        .S(\sub_ln141_1_reg_2655_reg[15]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__2_i_1
       (.I0(Q[13]),
        .I1(q1[38]),
        .O(sub_ln141_1_fu_974_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__2_i_2
       (.I0(Q[12]),
        .I1(q1[37]),
        .O(sub_ln141_1_fu_974_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__2_i_3
       (.I0(Q[11]),
        .I1(q1[36]),
        .O(sub_ln141_1_fu_974_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__2_i_4
       (.I0(Q[10]),
        .I1(q1[35]),
        .O(sub_ln141_1_fu_974_p2_carry__2_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_1_fu_974_p2_carry__3
       (.CI(sub_ln141_1_fu_974_p2_carry__2_n_12),
        .CO({sub_ln141_1_fu_974_p2_carry__3_n_12,sub_ln141_1_fu_974_p2_carry__3_n_13,sub_ln141_1_fu_974_p2_carry__3_n_14,sub_ln141_1_fu_974_p2_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_1_fu_974_p2_carry__3_i_1_n_12,sub_ln141_1_fu_974_p2_carry__3_i_2_n_12,sub_ln141_1_fu_974_p2_carry__3_i_3_n_12,sub_ln141_1_fu_974_p2_carry__3_i_4_n_12}),
        .O(sub_ln141_1_fu_974_p24_out[19:16]),
        .S(\sub_ln141_1_reg_2655_reg[19]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__3_i_1
       (.I0(Q[17]),
        .I1(q1[42]),
        .O(sub_ln141_1_fu_974_p2_carry__3_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__3_i_2
       (.I0(Q[16]),
        .I1(q1[41]),
        .O(sub_ln141_1_fu_974_p2_carry__3_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__3_i_3
       (.I0(Q[15]),
        .I1(q1[40]),
        .O(sub_ln141_1_fu_974_p2_carry__3_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__3_i_4
       (.I0(Q[14]),
        .I1(q1[39]),
        .O(sub_ln141_1_fu_974_p2_carry__3_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_1_fu_974_p2_carry__4
       (.CI(sub_ln141_1_fu_974_p2_carry__3_n_12),
        .CO({sub_ln141_1_fu_974_p2_carry__4_n_12,sub_ln141_1_fu_974_p2_carry__4_n_13,sub_ln141_1_fu_974_p2_carry__4_n_14,sub_ln141_1_fu_974_p2_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_1_fu_974_p2_carry__4_i_1_n_12,sub_ln141_1_fu_974_p2_carry__4_i_2_n_12,sub_ln141_1_fu_974_p2_carry__4_i_3_n_12,sub_ln141_1_fu_974_p2_carry__4_i_4_n_12}),
        .O(sub_ln141_1_fu_974_p24_out[23:20]),
        .S(\sub_ln141_1_reg_2655_reg[23]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__4_i_1
       (.I0(Q[21]),
        .I1(q1[46]),
        .O(sub_ln141_1_fu_974_p2_carry__4_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__4_i_2
       (.I0(Q[20]),
        .I1(q1[45]),
        .O(sub_ln141_1_fu_974_p2_carry__4_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__4_i_3
       (.I0(Q[19]),
        .I1(q1[44]),
        .O(sub_ln141_1_fu_974_p2_carry__4_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_1_fu_974_p2_carry__4_i_4
       (.I0(Q[18]),
        .I1(q1[43]),
        .O(sub_ln141_1_fu_974_p2_carry__4_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_1_fu_974_p2_carry__5
       (.CI(sub_ln141_1_fu_974_p2_carry__4_n_12),
        .CO({sub_ln141_1_fu_974_p2_carry__5_n_12,sub_ln141_1_fu_974_p2_carry__5_n_13,sub_ln141_1_fu_974_p2_carry__5_n_14,sub_ln141_1_fu_974_p2_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI(i_1_reg_2503_pp0_iter1_reg[27:24]),
        .O(sub_ln141_1_fu_974_p24_out[27:24]),
        .S({sub_ln141_1_fu_974_p2_carry__5_i_1_n_12,sub_ln141_1_fu_974_p2_carry__5_i_2_n_12,sub_ln141_1_fu_974_p2_carry__5_i_3_n_12,sub_ln141_1_fu_974_p2_carry__5_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_1_fu_974_p2_carry__5_i_1
       (.I0(i_1_reg_2503_pp0_iter1_reg[27]),
        .O(sub_ln141_1_fu_974_p2_carry__5_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_1_fu_974_p2_carry__5_i_2
       (.I0(i_1_reg_2503_pp0_iter1_reg[26]),
        .O(sub_ln141_1_fu_974_p2_carry__5_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_1_fu_974_p2_carry__5_i_3
       (.I0(i_1_reg_2503_pp0_iter1_reg[25]),
        .O(sub_ln141_1_fu_974_p2_carry__5_i_3_n_12));
  LUT3 #(
    .INIT(8'h2D)) 
    sub_ln141_1_fu_974_p2_carry__5_i_4
       (.I0(q1[47]),
        .I1(Q[22]),
        .I2(i_1_reg_2503_pp0_iter1_reg[24]),
        .O(sub_ln141_1_fu_974_p2_carry__5_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_1_fu_974_p2_carry__6
       (.CI(sub_ln141_1_fu_974_p2_carry__5_n_12),
        .CO({NLW_sub_ln141_1_fu_974_p2_carry__6_CO_UNCONNECTED[3],sub_ln141_1_fu_974_p2_carry__6_n_13,sub_ln141_1_fu_974_p2_carry__6_n_14,sub_ln141_1_fu_974_p2_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_reg_2503_pp0_iter1_reg[30:28]}),
        .O(sub_ln141_1_fu_974_p24_out[31:28]),
        .S({sub_ln141_1_fu_974_p2_carry__6_i_1_n_12,sub_ln141_1_fu_974_p2_carry__6_i_2_n_12,sub_ln141_1_fu_974_p2_carry__6_i_3_n_12,sub_ln141_1_fu_974_p2_carry__6_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_1_fu_974_p2_carry__6_i_1
       (.I0(i_1_reg_2503_pp0_iter1_reg[31]),
        .O(sub_ln141_1_fu_974_p2_carry__6_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_1_fu_974_p2_carry__6_i_2
       (.I0(i_1_reg_2503_pp0_iter1_reg[30]),
        .O(sub_ln141_1_fu_974_p2_carry__6_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_1_fu_974_p2_carry__6_i_3
       (.I0(i_1_reg_2503_pp0_iter1_reg[29]),
        .O(sub_ln141_1_fu_974_p2_carry__6_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_1_fu_974_p2_carry__6_i_4
       (.I0(i_1_reg_2503_pp0_iter1_reg[28]),
        .O(sub_ln141_1_fu_974_p2_carry__6_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln141_1_fu_974_p2_carry_i_1
       (.I0(Q[2]),
        .I1(q1[27]),
        .O(sub_ln141_1_fu_974_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln141_1_fu_974_p2_carry_i_4
       (.I0(i_1_reg_2503_pp0_iter1_reg[1]),
        .I1(q1[25]),
        .O(sub_ln141_1_fu_974_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln141_1_fu_974_p2_carry_i_5
       (.I0(Q[0]),
        .I1(q1[24]),
        .O(sub_ln141_1_fu_974_p2_carry_i_5_n_12));
  FDRE \sub_ln141_1_reg_2655_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[0]),
        .Q(sub_ln141_1_reg_2655[0]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[10]),
        .Q(sub_ln141_1_reg_2655[10]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[11]),
        .Q(sub_ln141_1_reg_2655[11]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[12]),
        .Q(sub_ln141_1_reg_2655[12]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[13]),
        .Q(sub_ln141_1_reg_2655[13]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[14]),
        .Q(sub_ln141_1_reg_2655[14]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[15]),
        .Q(sub_ln141_1_reg_2655[15]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[16]),
        .Q(sub_ln141_1_reg_2655[16]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[17]),
        .Q(sub_ln141_1_reg_2655[17]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[18]),
        .Q(sub_ln141_1_reg_2655[18]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[19]),
        .Q(sub_ln141_1_reg_2655[19]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[1]),
        .Q(sub_ln141_1_reg_2655[1]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[20]),
        .Q(sub_ln141_1_reg_2655[20]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[21]),
        .Q(sub_ln141_1_reg_2655[21]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[22]),
        .Q(sub_ln141_1_reg_2655[22]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[23]),
        .Q(sub_ln141_1_reg_2655[23]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[24]),
        .Q(sub_ln141_1_reg_2655[24]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[25]),
        .Q(sub_ln141_1_reg_2655[25]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[26]),
        .Q(sub_ln141_1_reg_2655[26]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[27]),
        .Q(sub_ln141_1_reg_2655[27]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[28]),
        .Q(sub_ln141_1_reg_2655[28]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[29]),
        .Q(sub_ln141_1_reg_2655[29]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[2]),
        .Q(sub_ln141_1_reg_2655[2]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[30]),
        .Q(sub_ln141_1_reg_2655[30]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[31]),
        .Q(sub_ln141_1_reg_2655[31]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[3]),
        .Q(sub_ln141_1_reg_2655[3]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[4]),
        .Q(sub_ln141_1_reg_2655[4]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[5]),
        .Q(sub_ln141_1_reg_2655[5]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[6]),
        .Q(sub_ln141_1_reg_2655[6]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[7]),
        .Q(sub_ln141_1_reg_2655[7]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[8]),
        .Q(sub_ln141_1_reg_2655[8]),
        .R(1'b0));
  FDRE \sub_ln141_1_reg_2655_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_1_fu_974_p24_out[9]),
        .Q(sub_ln141_1_reg_2655[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_fu_760_p2_carry
       (.CI(1'b0),
        .CO({sub_ln141_fu_760_p2_carry_n_12,sub_ln141_fu_760_p2_carry_n_13,sub_ln141_fu_760_p2_carry_n_14,sub_ln141_fu_760_p2_carry_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_fu_760_p2_carry_i_1_n_12,q1[2],i_1_reg_2503_pp0_iter1_reg[1],Q[0]}),
        .O({sub_ln141_fu_760_p2_carry_n_16,sub_ln141_fu_760_p2_carry_n_17,sub_ln141_fu_760_p2_carry_n_18,sub_ln141_fu_760_p2_carry_n_19}),
        .S({\sub_ln141_reg_2623_reg[3]_0 ,sub_ln141_fu_760_p2_carry_i_4_n_12,sub_ln141_fu_760_p2_carry_i_5_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_fu_760_p2_carry__0
       (.CI(sub_ln141_fu_760_p2_carry_n_12),
        .CO({sub_ln141_fu_760_p2_carry__0_n_12,sub_ln141_fu_760_p2_carry__0_n_13,sub_ln141_fu_760_p2_carry__0_n_14,sub_ln141_fu_760_p2_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_fu_760_p2_carry__0_i_1_n_12,sub_ln141_fu_760_p2_carry__0_i_2_n_12,sub_ln141_fu_760_p2_carry__0_i_3_n_12,sub_ln141_fu_760_p2_carry__0_i_4_n_12}),
        .O({sub_ln141_fu_760_p2_carry__0_n_16,sub_ln141_fu_760_p2_carry__0_n_17,sub_ln141_fu_760_p2_carry__0_n_18,sub_ln141_fu_760_p2_carry__0_n_19}),
        .S(\sub_ln141_reg_2623_reg[7]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__0_i_1
       (.I0(Q[5]),
        .I1(q1[6]),
        .O(sub_ln141_fu_760_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__0_i_2
       (.I0(Q[4]),
        .I1(q1[5]),
        .O(sub_ln141_fu_760_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__0_i_3
       (.I0(Q[3]),
        .I1(q1[4]),
        .O(sub_ln141_fu_760_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__0_i_4
       (.I0(Q[2]),
        .I1(q1[3]),
        .O(sub_ln141_fu_760_p2_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_fu_760_p2_carry__1
       (.CI(sub_ln141_fu_760_p2_carry__0_n_12),
        .CO({sub_ln141_fu_760_p2_carry__1_n_12,sub_ln141_fu_760_p2_carry__1_n_13,sub_ln141_fu_760_p2_carry__1_n_14,sub_ln141_fu_760_p2_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_fu_760_p2_carry__1_i_1_n_12,sub_ln141_fu_760_p2_carry__1_i_2_n_12,sub_ln141_fu_760_p2_carry__1_i_3_n_12,sub_ln141_fu_760_p2_carry__1_i_4_n_12}),
        .O({sub_ln141_fu_760_p2_carry__1_n_16,sub_ln141_fu_760_p2_carry__1_n_17,sub_ln141_fu_760_p2_carry__1_n_18,sub_ln141_fu_760_p2_carry__1_n_19}),
        .S(\sub_ln141_reg_2623_reg[11]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__1_i_1
       (.I0(Q[9]),
        .I1(q1[10]),
        .O(sub_ln141_fu_760_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__1_i_2
       (.I0(Q[8]),
        .I1(q1[9]),
        .O(sub_ln141_fu_760_p2_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__1_i_3
       (.I0(Q[7]),
        .I1(q1[8]),
        .O(sub_ln141_fu_760_p2_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__1_i_4
       (.I0(Q[6]),
        .I1(q1[7]),
        .O(sub_ln141_fu_760_p2_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_fu_760_p2_carry__2
       (.CI(sub_ln141_fu_760_p2_carry__1_n_12),
        .CO({sub_ln141_fu_760_p2_carry__2_n_12,sub_ln141_fu_760_p2_carry__2_n_13,sub_ln141_fu_760_p2_carry__2_n_14,sub_ln141_fu_760_p2_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_fu_760_p2_carry__2_i_1_n_12,sub_ln141_fu_760_p2_carry__2_i_2_n_12,sub_ln141_fu_760_p2_carry__2_i_3_n_12,sub_ln141_fu_760_p2_carry__2_i_4_n_12}),
        .O({sub_ln141_fu_760_p2_carry__2_n_16,sub_ln141_fu_760_p2_carry__2_n_17,sub_ln141_fu_760_p2_carry__2_n_18,sub_ln141_fu_760_p2_carry__2_n_19}),
        .S(\sub_ln141_reg_2623_reg[15]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__2_i_1
       (.I0(Q[13]),
        .I1(q1[14]),
        .O(sub_ln141_fu_760_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__2_i_2
       (.I0(Q[12]),
        .I1(q1[13]),
        .O(sub_ln141_fu_760_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__2_i_3
       (.I0(Q[11]),
        .I1(q1[12]),
        .O(sub_ln141_fu_760_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__2_i_4
       (.I0(Q[10]),
        .I1(q1[11]),
        .O(sub_ln141_fu_760_p2_carry__2_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_fu_760_p2_carry__3
       (.CI(sub_ln141_fu_760_p2_carry__2_n_12),
        .CO({sub_ln141_fu_760_p2_carry__3_n_12,sub_ln141_fu_760_p2_carry__3_n_13,sub_ln141_fu_760_p2_carry__3_n_14,sub_ln141_fu_760_p2_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_fu_760_p2_carry__3_i_1_n_12,sub_ln141_fu_760_p2_carry__3_i_2_n_12,sub_ln141_fu_760_p2_carry__3_i_3_n_12,sub_ln141_fu_760_p2_carry__3_i_4_n_12}),
        .O(sel0[3:0]),
        .S(\sub_ln141_reg_2623_reg[19]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__3_i_1
       (.I0(Q[17]),
        .I1(q1[18]),
        .O(sub_ln141_fu_760_p2_carry__3_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__3_i_2
       (.I0(Q[16]),
        .I1(q1[17]),
        .O(sub_ln141_fu_760_p2_carry__3_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__3_i_3
       (.I0(Q[15]),
        .I1(q1[16]),
        .O(sub_ln141_fu_760_p2_carry__3_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__3_i_4
       (.I0(Q[14]),
        .I1(q1[15]),
        .O(sub_ln141_fu_760_p2_carry__3_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_fu_760_p2_carry__4
       (.CI(sub_ln141_fu_760_p2_carry__3_n_12),
        .CO({sub_ln141_fu_760_p2_carry__4_n_12,sub_ln141_fu_760_p2_carry__4_n_13,sub_ln141_fu_760_p2_carry__4_n_14,sub_ln141_fu_760_p2_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({sub_ln141_fu_760_p2_carry__4_i_1_n_12,sub_ln141_fu_760_p2_carry__4_i_2_n_12,sub_ln141_fu_760_p2_carry__4_i_3_n_12,sub_ln141_fu_760_p2_carry__4_i_4_n_12}),
        .O(sel0[7:4]),
        .S(\sub_ln141_reg_2623_reg[23]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__4_i_1
       (.I0(Q[21]),
        .I1(q1[22]),
        .O(sub_ln141_fu_760_p2_carry__4_i_1_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__4_i_2
       (.I0(Q[20]),
        .I1(q1[21]),
        .O(sub_ln141_fu_760_p2_carry__4_i_2_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__4_i_3
       (.I0(Q[19]),
        .I1(q1[20]),
        .O(sub_ln141_fu_760_p2_carry__4_i_3_n_12));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln141_fu_760_p2_carry__4_i_4
       (.I0(Q[18]),
        .I1(q1[19]),
        .O(sub_ln141_fu_760_p2_carry__4_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_fu_760_p2_carry__5
       (.CI(sub_ln141_fu_760_p2_carry__4_n_12),
        .CO({sub_ln141_fu_760_p2_carry__5_n_12,sub_ln141_fu_760_p2_carry__5_n_13,sub_ln141_fu_760_p2_carry__5_n_14,sub_ln141_fu_760_p2_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI(i_1_reg_2503_pp0_iter1_reg[27:24]),
        .O(sel0[11:8]),
        .S({sub_ln141_fu_760_p2_carry__5_i_1_n_12,sub_ln141_fu_760_p2_carry__5_i_2_n_12,sub_ln141_fu_760_p2_carry__5_i_3_n_12,sub_ln141_fu_760_p2_carry__5_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_fu_760_p2_carry__5_i_1
       (.I0(i_1_reg_2503_pp0_iter1_reg[27]),
        .O(sub_ln141_fu_760_p2_carry__5_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_fu_760_p2_carry__5_i_2
       (.I0(i_1_reg_2503_pp0_iter1_reg[26]),
        .O(sub_ln141_fu_760_p2_carry__5_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_fu_760_p2_carry__5_i_3
       (.I0(i_1_reg_2503_pp0_iter1_reg[25]),
        .O(sub_ln141_fu_760_p2_carry__5_i_3_n_12));
  LUT3 #(
    .INIT(8'h2D)) 
    sub_ln141_fu_760_p2_carry__5_i_4
       (.I0(q1[23]),
        .I1(Q[22]),
        .I2(i_1_reg_2503_pp0_iter1_reg[24]),
        .O(sub_ln141_fu_760_p2_carry__5_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln141_fu_760_p2_carry__6
       (.CI(sub_ln141_fu_760_p2_carry__5_n_12),
        .CO({NLW_sub_ln141_fu_760_p2_carry__6_CO_UNCONNECTED[3],sub_ln141_fu_760_p2_carry__6_n_13,sub_ln141_fu_760_p2_carry__6_n_14,sub_ln141_fu_760_p2_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_reg_2503_pp0_iter1_reg[30:28]}),
        .O(sel0[15:12]),
        .S({sub_ln141_fu_760_p2_carry__6_i_1_n_12,sub_ln141_fu_760_p2_carry__6_i_2_n_12,sub_ln141_fu_760_p2_carry__6_i_3_n_12,sub_ln141_fu_760_p2_carry__6_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_fu_760_p2_carry__6_i_1
       (.I0(i_1_reg_2503_pp0_iter1_reg[31]),
        .O(sub_ln141_fu_760_p2_carry__6_i_1_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_fu_760_p2_carry__6_i_2
       (.I0(i_1_reg_2503_pp0_iter1_reg[30]),
        .O(sub_ln141_fu_760_p2_carry__6_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_fu_760_p2_carry__6_i_3
       (.I0(i_1_reg_2503_pp0_iter1_reg[29]),
        .O(sub_ln141_fu_760_p2_carry__6_i_3_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln141_fu_760_p2_carry__6_i_4
       (.I0(i_1_reg_2503_pp0_iter1_reg[28]),
        .O(sub_ln141_fu_760_p2_carry__6_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln141_fu_760_p2_carry_i_1
       (.I0(Q[2]),
        .I1(q1[3]),
        .O(sub_ln141_fu_760_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln141_fu_760_p2_carry_i_4
       (.I0(i_1_reg_2503_pp0_iter1_reg[1]),
        .I1(q1[1]),
        .O(sub_ln141_fu_760_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln141_fu_760_p2_carry_i_5
       (.I0(Q[0]),
        .I1(q1[0]),
        .O(sub_ln141_fu_760_p2_carry_i_5_n_12));
  FDRE \sub_ln141_reg_2623_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry_n_19),
        .Q(sub_ln141_reg_2623[0]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__1_n_17),
        .Q(sub_ln141_reg_2623[10]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__1_n_16),
        .Q(sub_ln141_reg_2623[11]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__2_n_19),
        .Q(sub_ln141_reg_2623[12]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__2_n_18),
        .Q(sub_ln141_reg_2623[13]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__2_n_17),
        .Q(sub_ln141_reg_2623[14]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__2_n_16),
        .Q(sub_ln141_reg_2623[15]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[0]),
        .Q(sub_ln141_reg_2623[16]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[1]),
        .Q(sub_ln141_reg_2623[17]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[2]),
        .Q(sub_ln141_reg_2623[18]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[3]),
        .Q(sub_ln141_reg_2623[19]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry_n_18),
        .Q(sub_ln141_reg_2623[1]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[4]),
        .Q(sub_ln141_reg_2623[20]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[5]),
        .Q(sub_ln141_reg_2623[21]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[6]),
        .Q(sub_ln141_reg_2623[22]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[7]),
        .Q(sub_ln141_reg_2623[23]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[8]),
        .Q(sub_ln141_reg_2623[24]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[9]),
        .Q(sub_ln141_reg_2623[25]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[10]),
        .Q(sub_ln141_reg_2623[26]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[11]),
        .Q(sub_ln141_reg_2623[27]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[12]),
        .Q(sub_ln141_reg_2623[28]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[13]),
        .Q(sub_ln141_reg_2623[29]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry_n_17),
        .Q(sub_ln141_reg_2623[2]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[14]),
        .Q(sub_ln141_reg_2623[30]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel0[15]),
        .Q(sub_ln141_reg_2623[31]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry_n_16),
        .Q(sub_ln141_reg_2623[3]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__0_n_19),
        .Q(sub_ln141_reg_2623[4]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__0_n_18),
        .Q(sub_ln141_reg_2623[5]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__0_n_17),
        .Q(sub_ln141_reg_2623[6]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__0_n_16),
        .Q(sub_ln141_reg_2623[7]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__1_n_19),
        .Q(sub_ln141_reg_2623[8]),
        .R(1'b0));
  FDRE \sub_ln141_reg_2623_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln141_fu_760_p2_carry__1_n_18),
        .Q(sub_ln141_reg_2623[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover
   (ap_enable_reg_pp0_iter1_reg_0,
    D,
    in,
    \ap_CS_fsm_reg[5] ,
    ap_rst,
    ap_clk,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg,
    compressdStream_full_n,
    Q,
    \outValue_reg_170_reg[7]_0 ,
    \outValue_reg_170_reg[7]_1 ,
    \outValue_reg_170_reg[7]_2 ,
    \outValue_reg_170_reg[7]_3 ,
    \outValue_reg_170_reg[7]_4 ,
    \compare_window_16_reg_317_reg[0] ,
    \compare_window_16_reg_317_reg[7] ,
    inStream_dout,
    E);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output [7:0]in;
  output \ap_CS_fsm_reg[5] ;
  input ap_rst;
  input ap_clk;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg;
  input compressdStream_full_n;
  input [2:0]Q;
  input [7:0]\outValue_reg_170_reg[7]_0 ;
  input [7:0]\outValue_reg_170_reg[7]_1 ;
  input [7:0]\outValue_reg_170_reg[7]_2 ;
  input [7:0]\outValue_reg_170_reg[7]_3 ;
  input [7:0]\outValue_reg_170_reg[7]_4 ;
  input \compare_window_16_reg_317_reg[0] ;
  input [7:0]\compare_window_16_reg_317_reg[7] ;
  input [7:0]inStream_dout;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int;
  wire ap_ready_int;
  wire ap_rst;
  wire \compare_window_16_reg_317_reg[0] ;
  wire [7:0]\compare_window_16_reg_317_reg[7] ;
  wire compressdStream_full_n;
  wire [7:0]dout_tmp;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg;
  wire [7:0]in;
  wire [7:0]inStream_dout;
  wire [2:0]m_fu_62;
  wire \m_fu_62[0]_i_1_n_12 ;
  wire \m_fu_62[1]_i_1_n_12 ;
  wire \m_fu_62[2]_i_1_n_12 ;
  wire [7:0]outValue_reg_170;
  wire [7:0]\outValue_reg_170_reg[7]_0 ;
  wire [7:0]\outValue_reg_170_reg[7]_1 ;
  wire [7:0]\outValue_reg_170_reg[7]_2 ;
  wire [7:0]\outValue_reg_170_reg[7]_3 ;
  wire [7:0]\outValue_reg_170_reg[7]_4 ;

  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(\compare_window_16_reg_317_reg[0] ),
        .I1(outValue_reg_170[0]),
        .I2(Q[2]),
        .I3(\compare_window_16_reg_317_reg[7] [0]),
        .I4(Q[0]),
        .I5(inStream_dout[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \SRL_SIG_reg[7][1]_srl8_i_1 
       (.I0(\compare_window_16_reg_317_reg[0] ),
        .I1(outValue_reg_170[1]),
        .I2(Q[2]),
        .I3(\compare_window_16_reg_317_reg[7] [1]),
        .I4(Q[0]),
        .I5(inStream_dout[1]),
        .O(in[1]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \SRL_SIG_reg[7][2]_srl8_i_1 
       (.I0(\compare_window_16_reg_317_reg[0] ),
        .I1(outValue_reg_170[2]),
        .I2(Q[2]),
        .I3(\compare_window_16_reg_317_reg[7] [2]),
        .I4(Q[0]),
        .I5(inStream_dout[2]),
        .O(in[2]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \SRL_SIG_reg[7][3]_srl8_i_1 
       (.I0(\compare_window_16_reg_317_reg[0] ),
        .I1(outValue_reg_170[3]),
        .I2(Q[2]),
        .I3(\compare_window_16_reg_317_reg[7] [3]),
        .I4(Q[0]),
        .I5(inStream_dout[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \SRL_SIG_reg[7][4]_srl8_i_1 
       (.I0(\compare_window_16_reg_317_reg[0] ),
        .I1(outValue_reg_170[4]),
        .I2(Q[2]),
        .I3(\compare_window_16_reg_317_reg[7] [4]),
        .I4(Q[0]),
        .I5(inStream_dout[4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \SRL_SIG_reg[7][5]_srl8_i_1 
       (.I0(\compare_window_16_reg_317_reg[0] ),
        .I1(outValue_reg_170[5]),
        .I2(Q[2]),
        .I3(\compare_window_16_reg_317_reg[7] [5]),
        .I4(Q[0]),
        .I5(inStream_dout[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \SRL_SIG_reg[7][6]_srl8_i_1 
       (.I0(\compare_window_16_reg_317_reg[0] ),
        .I1(outValue_reg_170[6]),
        .I2(Q[2]),
        .I3(\compare_window_16_reg_317_reg[7] [6]),
        .I4(Q[0]),
        .I5(inStream_dout[6]),
        .O(in[6]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \SRL_SIG_reg[7][7]_srl8_i_1 
       (.I0(\compare_window_16_reg_317_reg[0] ),
        .I1(outValue_reg_170[7]),
        .I2(Q[2]),
        .I3(\compare_window_16_reg_317_reg[7] [7]),
        .I4(Q[0]),
        .I5(inStream_dout[7]),
        .O(in[7]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_4 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[2:1]),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst(ap_rst),
        .compressdStream_full_n(compressdStream_full_n),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_13),
        .m_fu_62(m_fu_62),
        .\outValue_reg_170_reg[7] (\outValue_reg_170_reg[7]_0 ),
        .\outValue_reg_170_reg[7]_0 (\outValue_reg_170_reg[7]_1 ),
        .\outValue_reg_170_reg[7]_1 (\outValue_reg_170_reg[7]_2 ),
        .\outValue_reg_170_reg[7]_2 (\outValue_reg_170_reg[7]_3 ),
        .\outValue_reg_170_reg[7]_3 (\outValue_reg_170_reg[7]_4 ),
        .\select_ln80_1_reg_529_reg[7] (dout_tmp));
  LUT6 #(
    .INIT(64'h5050525A525A525A)) 
    \m_fu_62[0]_i_1 
       (.I0(ap_ready_int),
        .I1(m_fu_62[1]),
        .I2(m_fu_62[0]),
        .I3(m_fu_62[2]),
        .I4(ap_loop_init_int),
        .I5(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .O(\m_fu_62[0]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hEE6C6C6C)) 
    \m_fu_62[1]_i_1 
       (.I0(ap_ready_int),
        .I1(m_fu_62[1]),
        .I2(m_fu_62[0]),
        .I3(ap_loop_init_int),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .O(\m_fu_62[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h55007F807F807F80)) 
    \m_fu_62[2]_i_1 
       (.I0(ap_ready_int),
        .I1(m_fu_62[1]),
        .I2(m_fu_62[0]),
        .I3(m_fu_62[2]),
        .I4(ap_loop_init_int),
        .I5(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .O(\m_fu_62[2]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_fu_62[2]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .I1(compressdStream_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b0)) 
    \m_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_fu_62[0]_i_1_n_12 ),
        .Q(m_fu_62[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_fu_62[1]_i_1_n_12 ),
        .Q(m_fu_62[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_fu_62[2]_i_1_n_12 ),
        .Q(m_fu_62[2]),
        .R(1'b0));
  FDRE \outValue_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(dout_tmp[0]),
        .Q(outValue_reg_170[0]),
        .R(1'b0));
  FDRE \outValue_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(dout_tmp[1]),
        .Q(outValue_reg_170[1]),
        .R(1'b0));
  FDRE \outValue_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(dout_tmp[2]),
        .Q(outValue_reg_170[2]),
        .R(1'b0));
  FDRE \outValue_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(dout_tmp[3]),
        .Q(outValue_reg_170[3]),
        .R(1'b0));
  FDRE \outValue_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(dout_tmp[4]),
        .Q(outValue_reg_170[4]),
        .R(1'b0));
  FDRE \outValue_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(dout_tmp[5]),
        .Q(outValue_reg_170[5]),
        .R(1'b0));
  FDRE \outValue_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(dout_tmp[6]),
        .Q(outValue_reg_170[6]),
        .R(1'b0));
  FDRE \outValue_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(dout_tmp[7]),
        .Q(outValue_reg_170[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes
   (ap_enable_reg_pp0_iter1,
    inStream_read,
    D,
    ap_ready,
    \ap_CS_fsm_reg[7] ,
    full_n_reg,
    ap_rst,
    ap_clk,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg,
    inStream_empty_n,
    compressdStream_full_n,
    Q,
    ap_ready_0,
    inStream_read_0,
    icmp_ln63_fu_198_p2,
    E,
    input_size_c2_full_n,
    start_for_lzBestMatchFilter_6_65536_U0_full_n,
    start_once_reg_reg,
    ap_start);
  output ap_enable_reg_pp0_iter1;
  output inStream_read;
  output [1:0]D;
  output ap_ready;
  output \ap_CS_fsm_reg[7] ;
  output full_n_reg;
  input ap_rst;
  input ap_clk;
  input grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg;
  input inStream_empty_n;
  input compressdStream_full_n;
  input [2:0]Q;
  input ap_ready_0;
  input inStream_read_0;
  input icmp_ln63_fu_198_p2;
  input [0:0]E;
  input input_size_c2_full_n;
  input start_for_lzBestMatchFilter_6_65536_U0_full_n;
  input start_once_reg_reg;
  input ap_start;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_ready;
  wire ap_ready_0;
  wire ap_rst;
  wire ap_start;
  wire compressdStream_full_n;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire full_n_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg;
  wire icmp_ln63_fu_198_p2;
  wire inStream_empty_n;
  wire inStream_read;
  wire inStream_read_0;
  wire input_size_c2_full_n;
  wire [6:0]l_2_fu_75_p2;
  wire l_fu_44;
  wire \l_fu_44_reg_n_12_[0] ;
  wire \l_fu_44_reg_n_12_[1] ;
  wire \l_fu_44_reg_n_12_[2] ;
  wire \l_fu_44_reg_n_12_[3] ;
  wire \l_fu_44_reg_n_12_[4] ;
  wire \l_fu_44_reg_n_12_[5] ;
  wire \l_fu_44_reg_n_12_[6] ;
  wire start_for_lzBestMatchFilter_6_65536_U0_full_n;
  wire start_once_reg_reg;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_enable_reg_pp0_iter1),
        .ap_ready(ap_ready),
        .ap_ready_0(ap_ready_0),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .compressdStream_full_n(compressdStream_full_n),
        .full_n_reg(full_n_reg),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_12),
        .icmp_ln63_fu_198_p2(icmp_ln63_fu_198_p2),
        .inStream_empty_n(inStream_empty_n),
        .input_size_c2_full_n(input_size_c2_full_n),
        .l_2_fu_75_p2(l_2_fu_75_p2),
        .l_fu_44(l_fu_44),
        .\l_fu_44_reg[4] (\l_fu_44_reg_n_12_[4] ),
        .\l_fu_44_reg[4]_0 (\l_fu_44_reg_n_12_[2] ),
        .\l_fu_44_reg[4]_1 (\l_fu_44_reg_n_12_[0] ),
        .\l_fu_44_reg[4]_2 (\l_fu_44_reg_n_12_[1] ),
        .\l_fu_44_reg[4]_3 (\l_fu_44_reg_n_12_[3] ),
        .\l_fu_44_reg[6] (\l_fu_44_reg_n_12_[5] ),
        .\l_fu_44_reg[6]_0 (\l_fu_44_reg_n_12_[6] ),
        .start_for_lzBestMatchFilter_6_65536_U0_full_n(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .start_once_reg_reg(start_once_reg_reg));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    inStream_read_INST_0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(compressdStream_full_n),
        .I2(inStream_empty_n),
        .I3(Q[2]),
        .I4(ap_ready_0),
        .I5(inStream_read_0),
        .O(inStream_read));
  FDRE #(
    .INIT(1'b0)) 
    \l_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(l_fu_44),
        .D(l_2_fu_75_p2[0]),
        .Q(\l_fu_44_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(l_fu_44),
        .D(l_2_fu_75_p2[1]),
        .Q(\l_fu_44_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(l_fu_44),
        .D(l_2_fu_75_p2[2]),
        .Q(\l_fu_44_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(l_fu_44),
        .D(l_2_fu_75_p2[3]),
        .Q(\l_fu_44_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(l_fu_44),
        .D(l_2_fu_75_p2[4]),
        .Q(\l_fu_44_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(l_fu_44),
        .D(l_2_fu_75_p2[5]),
        .Q(\l_fu_44_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(l_fu_44),
        .D(l_2_fu_75_p2[6]),
        .Q(\l_fu_44_reg_n_12_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s
   (ap_enable_reg_pp0_iter1,
    start_once_reg,
    inStream_read,
    ap_ready,
    Q,
    ap_start_0,
    in,
    push,
    push_0,
    ap_clk,
    ap_rst,
    compressdStream_full_n,
    inStream_empty_n,
    inStream_dout,
    input_size_c2_full_n,
    start_for_lzBestMatchFilter_6_65536_U0_full_n,
    ap_start,
    input_size,
    E);
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output inStream_read;
  output ap_ready;
  output [0:0]Q;
  output ap_start_0;
  output [26:0]in;
  output push;
  output push_0;
  input ap_clk;
  input ap_rst;
  input compressdStream_full_n;
  input inStream_empty_n;
  input [7:0]inStream_dout;
  input input_size_c2_full_n;
  input start_for_lzBestMatchFilter_6_65536_U0_full_n;
  input ap_start;
  input [31:0]input_size;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[7][0]_srl8_i_4_n_12 ;
  wire \SRL_SIG_reg[7][8]_srl8_i_3_n_12 ;
  wire \ap_CS_fsm[1]_i_1__2_n_12 ;
  wire \ap_CS_fsm_reg[4]_rep__0_n_12 ;
  wire \ap_CS_fsm_reg[4]_rep__1_n_12 ;
  wire \ap_CS_fsm_reg[4]_rep__2_n_12 ;
  wire \ap_CS_fsm_reg[4]_rep_n_12 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire ap_start_0;
  wire [23:6]compareIdx_5_reg_2743;
  wire compressdStream_full_n;
  wire [23:6]currIdx_reg_2589;
  wire dict_U_n_173;
  wire dict_U_n_174;
  wire dict_U_n_175;
  wire dict_U_n_176;
  wire dict_U_n_177;
  wire dict_U_n_178;
  wire dict_U_n_179;
  wire dict_U_n_180;
  wire dict_U_n_181;
  wire dict_U_n_182;
  wire dict_U_n_183;
  wire dict_U_n_184;
  wire dict_U_n_185;
  wire dict_U_n_186;
  wire dict_U_n_187;
  wire dict_U_n_188;
  wire dict_U_n_189;
  wire dict_U_n_190;
  wire dict_U_n_191;
  wire dict_U_n_192;
  wire dict_U_n_193;
  wire dict_U_n_194;
  wire dict_U_n_195;
  wire dict_U_n_196;
  wire dict_U_n_197;
  wire dict_U_n_198;
  wire dict_U_n_199;
  wire dict_U_n_200;
  wire dict_U_n_201;
  wire dict_U_n_202;
  wire dict_U_n_203;
  wire dict_U_n_204;
  wire dict_U_n_208;
  wire dict_U_n_215;
  wire dict_U_n_216;
  wire dict_U_n_217;
  wire dict_U_n_218;
  wire dict_U_n_219;
  wire dict_U_n_220;
  wire dict_U_n_221;
  wire dict_U_n_222;
  wire dict_U_n_223;
  wire dict_U_n_224;
  wire dict_U_n_225;
  wire dict_U_n_226;
  wire dict_U_n_227;
  wire dict_U_n_228;
  wire dict_U_n_229;
  wire dict_U_n_230;
  wire dict_U_n_231;
  wire dict_U_n_232;
  wire dict_U_n_233;
  wire dict_U_n_234;
  wire dict_U_n_235;
  wire dict_U_n_236;
  wire dict_U_n_237;
  wire dict_U_n_238;
  wire dict_U_n_239;
  wire dict_U_n_240;
  wire dict_U_n_241;
  wire dict_U_n_242;
  wire dict_U_n_243;
  wire dict_U_n_244;
  wire dict_U_n_245;
  wire dict_U_n_246;
  wire dict_U_n_247;
  wire dict_U_n_248;
  wire dict_U_n_249;
  wire dict_U_n_250;
  wire dict_U_n_251;
  wire dict_U_n_252;
  wire dict_U_n_253;
  wire dict_U_n_254;
  wire dict_U_n_255;
  wire dict_U_n_256;
  wire dict_U_n_257;
  wire dict_U_n_258;
  wire dict_U_n_260;
  wire dict_U_n_262;
  wire [10:0]dict_address0;
  wire [10:0]dict_address1;
  wire dict_ce1;
  wire [71:0]dict_d0;
  wire [413:48]dict_q1;
  wire dict_we0;
  wire done_13_fu_1118_p2;
  wire done_18_fu_1276_p2;
  wire done_23_fu_1434_p2;
  wire done_28_fu_1592_p2;
  wire done_4_fu_733_p2;
  wire done_9_fu_947_p2;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_n_13;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_n_15;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg;
  wire [7:4]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_29;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_30;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_31;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_32;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_33;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_37;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_38;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_39;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_40;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_41;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_42;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_43;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_44;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_45;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_46;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_47;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_48;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_49;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg;
  wire [7:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_compressdStream_din;
  wire [10:1]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address0;
  wire [71:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_107;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_108;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_121;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_285;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_286;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_287;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_288;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_289;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_290;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_291;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_292;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_293;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_294;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_295;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_296;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_297;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_298;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_299;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_300;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_n_23;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_n_17;
  wire grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_n_18;
  wire [23:0]i_1_reg_2503_pp0_iter1_reg;
  wire i_fu_46;
  wire icmp_ln135_10_fu_963_p2;
  wire icmp_ln135_15_fu_1134_p2;
  wire icmp_ln135_21_fu_1292_p2;
  wire icmp_ln135_22_fu_1307_p2;
  wire icmp_ln135_27_fu_1450_p2;
  wire icmp_ln135_28_fu_1465_p2;
  wire icmp_ln135_33_fu_1608_p2;
  wire icmp_ln135_34_fu_1623_p2;
  wire icmp_ln135_4_fu_749_p2;
  wire icmp_ln63_fu_198_p2;
  wire \icmp_ln63_reg_491[0]_i_10_n_12 ;
  wire \icmp_ln63_reg_491[0]_i_3_n_12 ;
  wire \icmp_ln63_reg_491[0]_i_4_n_12 ;
  wire \icmp_ln63_reg_491[0]_i_5_n_12 ;
  wire \icmp_ln63_reg_491[0]_i_6_n_12 ;
  wire \icmp_ln63_reg_491[0]_i_7_n_12 ;
  wire \icmp_ln63_reg_491[0]_i_8_n_12 ;
  wire \icmp_ln63_reg_491[0]_i_9_n_12 ;
  wire \icmp_ln63_reg_491_reg_n_12_[0] ;
  wire icmp_ln87_fu_264_p2;
  wire icmp_ln87_reg_515;
  wire \icmp_ln87_reg_515[0]_i_2_n_12 ;
  wire \icmp_ln87_reg_515[0]_i_3_n_12 ;
  wire \icmp_ln87_reg_515[0]_i_4_n_12 ;
  wire \icmp_ln87_reg_515[0]_i_5_n_12 ;
  wire \icmp_ln87_reg_515[0]_i_6_n_12 ;
  wire [26:0]in;
  wire [7:0]inStream_dout;
  wire inStream_empty_n;
  wire inStream_read;
  wire [31:0]input_size;
  wire input_size_c2_full_n;
  wire [31:0]input_size_read_reg_396;
  wire [1:0]len_18_fu_924_p3;
  wire [1:0]len_28_fu_1095_p3;
  wire [1:0]len_40_fu_1253_p3;
  wire [1:0]len_52_fu_1411_p3;
  wire [1:0]len_64_fu_1569_p3;
  wire [1:0]len_6_fu_710_p3;
  wire lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write;
  wire [1:0]present_window_14_fu_288;
  wire [7:0]present_window_1_fu_86;
  wire [7:0]present_window_1_loc_fu_104;
  wire present_window_1_loc_fu_1040;
  wire [7:0]present_window_2_fu_90;
  wire [7:0]present_window_2_loc_fu_108;
  wire [7:0]present_window_3_fu_94;
  wire [7:0]present_window_3_loc_fu_112;
  wire [7:0]present_window_4_fu_98;
  wire [7:0]present_window_4_loc_fu_116;
  wire [7:0]present_window_fu_82;
  wire [7:0]present_window_loc_fu_100;
  wire push;
  wire push_0;
  wire [7:0]select_ln80_1_fu_322_p3;
  wire [7:0]select_ln80_1_reg_529;
  wire [7:0]select_ln80_2_fu_330_p3;
  wire [7:0]select_ln80_2_reg_534;
  wire [7:0]select_ln80_3_fu_338_p3;
  wire [7:0]select_ln80_3_reg_539;
  wire [7:0]select_ln80_4_fu_346_p3;
  wire [7:0]select_ln80_4_reg_544;
  wire [7:0]select_ln80_fu_314_p3;
  wire [7:0]select_ln80_reg_524;
  wire start_for_lzBestMatchFilter_6_65536_U0_full_n;
  wire start_once_reg;
  wire [31:5]sub34_fu_258_p2;
  wire [31:0]sub34_reg_510;
  wire \sub34_reg_510[12]_i_2_n_12 ;
  wire \sub34_reg_510[12]_i_3_n_12 ;
  wire \sub34_reg_510[12]_i_4_n_12 ;
  wire \sub34_reg_510[12]_i_5_n_12 ;
  wire \sub34_reg_510[16]_i_2_n_12 ;
  wire \sub34_reg_510[16]_i_3_n_12 ;
  wire \sub34_reg_510[16]_i_4_n_12 ;
  wire \sub34_reg_510[16]_i_5_n_12 ;
  wire \sub34_reg_510[20]_i_2_n_12 ;
  wire \sub34_reg_510[20]_i_3_n_12 ;
  wire \sub34_reg_510[20]_i_4_n_12 ;
  wire \sub34_reg_510[20]_i_5_n_12 ;
  wire \sub34_reg_510[24]_i_2_n_12 ;
  wire \sub34_reg_510[24]_i_3_n_12 ;
  wire \sub34_reg_510[24]_i_4_n_12 ;
  wire \sub34_reg_510[24]_i_5_n_12 ;
  wire \sub34_reg_510[28]_i_2_n_12 ;
  wire \sub34_reg_510[28]_i_3_n_12 ;
  wire \sub34_reg_510[28]_i_4_n_12 ;
  wire \sub34_reg_510[28]_i_5_n_12 ;
  wire \sub34_reg_510[31]_i_2_n_12 ;
  wire \sub34_reg_510[31]_i_3_n_12 ;
  wire \sub34_reg_510[31]_i_4_n_12 ;
  wire \sub34_reg_510[8]_i_2_n_12 ;
  wire \sub34_reg_510[8]_i_3_n_12 ;
  wire \sub34_reg_510[8]_i_4_n_12 ;
  wire \sub34_reg_510_reg[12]_i_1_n_12 ;
  wire \sub34_reg_510_reg[12]_i_1_n_13 ;
  wire \sub34_reg_510_reg[12]_i_1_n_14 ;
  wire \sub34_reg_510_reg[12]_i_1_n_15 ;
  wire \sub34_reg_510_reg[16]_i_1_n_12 ;
  wire \sub34_reg_510_reg[16]_i_1_n_13 ;
  wire \sub34_reg_510_reg[16]_i_1_n_14 ;
  wire \sub34_reg_510_reg[16]_i_1_n_15 ;
  wire \sub34_reg_510_reg[20]_i_1_n_12 ;
  wire \sub34_reg_510_reg[20]_i_1_n_13 ;
  wire \sub34_reg_510_reg[20]_i_1_n_14 ;
  wire \sub34_reg_510_reg[20]_i_1_n_15 ;
  wire \sub34_reg_510_reg[24]_i_1_n_12 ;
  wire \sub34_reg_510_reg[24]_i_1_n_13 ;
  wire \sub34_reg_510_reg[24]_i_1_n_14 ;
  wire \sub34_reg_510_reg[24]_i_1_n_15 ;
  wire \sub34_reg_510_reg[28]_i_1_n_12 ;
  wire \sub34_reg_510_reg[28]_i_1_n_13 ;
  wire \sub34_reg_510_reg[28]_i_1_n_14 ;
  wire \sub34_reg_510_reg[28]_i_1_n_15 ;
  wire \sub34_reg_510_reg[31]_i_1_n_14 ;
  wire \sub34_reg_510_reg[31]_i_1_n_15 ;
  wire \sub34_reg_510_reg[8]_i_1_n_12 ;
  wire \sub34_reg_510_reg[8]_i_1_n_13 ;
  wire \sub34_reg_510_reg[8]_i_1_n_14 ;
  wire \sub34_reg_510_reg[8]_i_1_n_15 ;
  wire [3:2]\NLW_sub34_reg_510_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub34_reg_510_reg[31]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hA8000000)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(input_size_c2_full_n),
        .I1(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(Q),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(ap_CS_fsm_state9),
        .I1(\icmp_ln63_reg_491_reg_n_12_[0] ),
        .O(\SRL_SIG_reg[7][0]_srl8_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \SRL_SIG_reg[7][8]_srl8_i_3 
       (.I0(\icmp_ln63_reg_491_reg_n_12_[0] ),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state7),
        .O(\SRL_SIG_reg[7][8]_srl8_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00000000A8000000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(input_size_c2_full_n),
        .I1(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(Q),
        .I5(icmp_ln63_fu_198_p2),
        .O(\ap_CS_fsm[1]_i_1__2_n_12 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__2_n_12 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_285),
        .Q(\ap_CS_fsm_reg[4]_rep_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_286),
        .Q(\ap_CS_fsm_reg[4]_rep__0_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_287),
        .Q(\ap_CS_fsm_reg[4]_rep__1_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4]_rep__2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_288),
        .Q(\ap_CS_fsm_reg[4]_rep__2_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ap_idle_INST_0_i_4
       (.I0(ap_start),
        .I1(start_once_reg),
        .I2(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .O(ap_start_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s_dict_RAM_T2P_BRAM_1R1W dict_U
       (.ADDRARDADDR(dict_address1),
        .ADDRBWRADDR(dict_address0),
        .D(len_28_fu_1095_p3),
        .DI({dict_U_n_173,dict_U_n_174,dict_U_n_175,dict_U_n_176}),
        .Q({i_1_reg_2503_pp0_iter1_reg[23:2],i_1_reg_2503_pp0_iter1_reg[0]}),
        .S({dict_U_n_185,dict_U_n_186,dict_U_n_187}),
        .WEA({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_45,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_46}),
        .WEBWE({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_296,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_297}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .d0(dict_d0),
        .dict_ce1(dict_ce1),
        .dict_we0(dict_we0),
        .done_13_fu_1118_p2(done_13_fu_1118_p2),
        .done_18_fu_1276_p2(done_18_fu_1276_p2),
        .done_23_fu_1434_p2(done_23_fu_1434_p2),
        .done_28_fu_1592_p2(done_28_fu_1592_p2),
        .done_4_fu_733_p2(done_4_fu_733_p2),
        .done_9_fu_947_p2(done_9_fu_947_p2),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[71:49],grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[47:0]}),
        .icmp_ln135_10_fu_963_p2(icmp_ln135_10_fu_963_p2),
        .icmp_ln135_15_fu_1134_p2(icmp_ln135_15_fu_1134_p2),
        .icmp_ln135_21_fu_1292_p2(icmp_ln135_21_fu_1292_p2),
        .icmp_ln135_22_fu_1307_p2(icmp_ln135_22_fu_1307_p2),
        .icmp_ln135_27_fu_1450_p2(icmp_ln135_27_fu_1450_p2),
        .icmp_ln135_28_fu_1465_p2(icmp_ln135_28_fu_1465_p2),
        .icmp_ln135_33_fu_1608_p2(icmp_ln135_33_fu_1608_p2),
        .icmp_ln135_34_fu_1623_p2(icmp_ln135_34_fu_1623_p2),
        .icmp_ln135_4_fu_749_p2(icmp_ln135_4_fu_749_p2),
        .icmp_ln141_10_fu_2254_p2_carry__1(currIdx_reg_2589),
        .len_18_fu_924_p3(len_18_fu_924_p3),
        .\len_18_reg_2633_reg[2] (dict_U_n_262),
        .\len_18_reg_2633_reg[2]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_108),
        .len_6_fu_710_p3(len_6_fu_710_p3),
        .\len_6_reg_2601_reg[2] (dict_U_n_260),
        .\len_6_reg_2601_reg[2]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_107),
        .\present_window_12_load_reg_2512_reg[7] (len_40_fu_1253_p3),
        .\present_window_12_load_reg_2512_reg[7]_0 (len_52_fu_1411_p3),
        .\present_window_12_load_reg_2512_reg[7]_1 (len_64_fu_1569_p3),
        .q1({compareIdx_5_reg_2743,dict_q1[413:408],dict_q1[359:336],dict_q1[287:264],dict_q1[215:190],dict_q1[186:184],dict_q1[143:120],dict_q1[71:48]}),
        .ram_reg_10_0(dict_U_n_208),
        .ram_reg_11_0(\ap_CS_fsm_reg[4]_rep__1_n_12 ),
        .ram_reg_11_1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_44),
        .ram_reg_11_2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_295),
        .ram_reg_13_0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_41),
        .ram_reg_13_1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_292),
        .ram_reg_17_0(\ap_CS_fsm_reg[4]_rep__2_n_12 ),
        .ram_reg_18_0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_40),
        .ram_reg_18_1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_291),
        .ram_reg_20_0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_38),
        .ram_reg_20_1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_289),
        .ram_reg_22_0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_39),
        .ram_reg_22_1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_290),
        .ram_reg_23_0(dict_U_n_196),
        .ram_reg_23_1({dict_U_n_197,dict_U_n_198,dict_U_n_199,dict_U_n_200}),
        .ram_reg_23_2({dict_U_n_201,dict_U_n_202,dict_U_n_203,dict_U_n_204}),
        .ram_reg_23_3(ap_CS_fsm_state5),
        .ram_reg_2_0({dict_U_n_215,dict_U_n_216}),
        .ram_reg_3_0({dict_U_n_177,dict_U_n_178,dict_U_n_179,dict_U_n_180}),
        .ram_reg_3_1({dict_U_n_181,dict_U_n_182,dict_U_n_183,dict_U_n_184}),
        .ram_reg_3_2({dict_U_n_217,dict_U_n_218,dict_U_n_219,dict_U_n_220}),
        .ram_reg_3_3({dict_U_n_221,dict_U_n_222,dict_U_n_223,dict_U_n_224}),
        .ram_reg_3_4({dict_U_n_225,dict_U_n_226,dict_U_n_227,dict_U_n_228}),
        .ram_reg_3_5({dict_U_n_229,dict_U_n_230,dict_U_n_231,dict_U_n_232}),
        .ram_reg_3_6({dict_U_n_233,dict_U_n_234,dict_U_n_235,dict_U_n_236}),
        .ram_reg_4_0(\ap_CS_fsm_reg[4]_rep__0_n_12 ),
        .ram_reg_4_1(\ap_CS_fsm_reg[4]_rep_n_12 ),
        .ram_reg_6_0({dict_U_n_237,dict_U_n_238}),
        .ram_reg_7_0({dict_U_n_188,dict_U_n_189,dict_U_n_190,dict_U_n_191}),
        .ram_reg_7_1({dict_U_n_192,dict_U_n_193,dict_U_n_194,dict_U_n_195}),
        .ram_reg_7_2({dict_U_n_239,dict_U_n_240,dict_U_n_241,dict_U_n_242}),
        .ram_reg_7_3({dict_U_n_243,dict_U_n_244,dict_U_n_245,dict_U_n_246}),
        .ram_reg_7_4({dict_U_n_247,dict_U_n_248,dict_U_n_249,dict_U_n_250}),
        .ram_reg_7_5({dict_U_n_251,dict_U_n_252,dict_U_n_253,dict_U_n_254}),
        .ram_reg_7_6({dict_U_n_255,dict_U_n_256,dict_U_n_257,dict_U_n_258}),
        .ram_reg_7_7({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_47,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_48}),
        .ram_reg_7_8({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_298,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_299}),
        .ram_reg_9_0({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_42,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_43}),
        .ram_reg_9_1({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_293,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_294}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2 grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143
       (.Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_n_15),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\arrayidx46_3_promoted155_fu_74_reg[7]_0 (present_window_3_fu_94),
        .\arrayidx55_promoted157_fu_78_reg[7]_0 (present_window_4_fu_98),
        .\arrayidx58_promoted149_fu_62_reg[7]_0 (present_window_fu_82),
        .\arrayidx61_promoted151_fu_66_reg[7]_0 (present_window_1_fu_86),
        .\arrayidx65_promoted153_fu_70_reg[7]_0 (present_window_2_fu_90),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_n_13),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read),
        .inStream_dout(inStream_dout),
        .inStream_empty_n(inStream_empty_n),
        .present_window_1_loc_fu_1040(present_window_1_loc_fu_1040));
  FDRE #(
    .INIT(1'b0)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_n_15),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138
       (.ADDRARDADDR(dict_address1[1:0]),
        .ADDRBWRADDR(dict_address0[10:1]),
        .D(ap_NS_fsm[3:2]),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address0),
        .WEA({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_45,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_46}),
        .\ap_CS_fsm_reg[1] (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_49),
        .\ap_CS_fsm_reg[2] (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_38),
        .\ap_CS_fsm_reg[2]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_39),
        .\ap_CS_fsm_reg[2]_1 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_40),
        .\ap_CS_fsm_reg[2]_2 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_41),
        .\ap_CS_fsm_reg[2]_3 ({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_42,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_43}),
        .\ap_CS_fsm_reg[2]_4 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_44),
        .\ap_CS_fsm_reg[2]_5 ({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_47,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_48}),
        .\ap_CS_fsm_reg[3] (grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_n_13),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst(ap_rst),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_37),
        .i_fu_46(i_fu_46),
        .\i_fu_46_reg[10]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_33),
        .\i_fu_46_reg[2]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_29),
        .\i_fu_46_reg[3]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_30),
        .\i_fu_46_reg[7]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1),
        .\i_fu_46_reg[8]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_31),
        .\i_fu_46_reg[9]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_32),
        .ram_reg_23(\ap_CS_fsm_reg[4]_rep_n_12 ),
        .ram_reg_23_0(present_window_14_fu_288),
        .ram_reg_7({ap_CS_fsm_state3,ap_CS_fsm_state2}));
  FDRE #(
    .INIT(1'b0)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_49),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159
       (.ADDRARDADDR(dict_address1[10:2]),
        .ADDRBWRADDR(dict_address0[0]),
        .D(ap_NS_fsm[5:4]),
        .DI({dict_U_n_173,dict_U_n_174,dict_U_n_175,dict_U_n_176}),
        .Q({i_1_reg_2503_pp0_iter1_reg[23:2],i_1_reg_2503_pp0_iter1_reg[0]}),
        .S({dict_U_n_185,dict_U_n_186,dict_U_n_187}),
        .\SRL_SIG_reg[7][0]_srl8_i_1_0 (ap_enable_reg_pp0_iter1),
        .WEBWE({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_296,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_297}),
        .\ap_CS_fsm_reg[2] (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_121),
        .\ap_CS_fsm_reg[3] (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_285),
        .\ap_CS_fsm_reg[3]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_286),
        .\ap_CS_fsm_reg[3]_1 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_287),
        .\ap_CS_fsm_reg[3]_2 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_288),
        .\ap_CS_fsm_reg[3]_3 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_300),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter2_reg_0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_289),
        .ap_enable_reg_pp0_iter2_reg_1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_290),
        .ap_enable_reg_pp0_iter2_reg_2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_291),
        .ap_enable_reg_pp0_iter2_reg_3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_292),
        .ap_enable_reg_pp0_iter2_reg_4({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_293,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_294}),
        .ap_enable_reg_pp0_iter2_reg_5(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_295),
        .ap_enable_reg_pp0_iter2_reg_6({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_298,grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_299}),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst(ap_rst),
        .\compare_window_16_reg_317_reg[0] ({ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\compare_window_16_reg_317_reg[0]_0 (\icmp_ln63_reg_491_reg_n_12_[0] ),
        .\compare_window_16_reg_317_reg[30] (\SRL_SIG_reg[7][8]_srl8_i_3_n_12 ),
        .compressdStream_full_n(compressdStream_full_n),
        .\currIdx_reg_2589_reg[23]_0 (currIdx_reg_2589),
        .d0(dict_d0),
        .\dict_addr_reg_2583_reg[10]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_address0),
        .dict_ce1(dict_ce1),
        .dict_we0(dict_we0),
        .done_13_fu_1118_p2(done_13_fu_1118_p2),
        .done_18_fu_1276_p2(done_18_fu_1276_p2),
        .done_23_fu_1434_p2(done_23_fu_1434_p2),
        .done_28_fu_1592_p2(done_28_fu_1592_p2),
        .done_4_fu_733_p2(done_4_fu_733_p2),
        .done_9_fu_947_p2(done_9_fu_947_p2),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read(grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143_inStream_read),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_ap_start_reg),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .\i_1_reg_2503_pp0_iter1_reg_reg[24]_0 ({grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[71:49],grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[47:0]}),
        .i_fu_46(i_fu_46),
        .icmp_ln135_10_fu_963_p2(icmp_ln135_10_fu_963_p2),
        .icmp_ln135_15_fu_1134_p2(icmp_ln135_15_fu_1134_p2),
        .\icmp_ln135_16_reg_2686_reg[0]_0 (dict_U_n_208),
        .icmp_ln135_21_fu_1292_p2(icmp_ln135_21_fu_1292_p2),
        .icmp_ln135_22_fu_1307_p2(icmp_ln135_22_fu_1307_p2),
        .icmp_ln135_27_fu_1450_p2(icmp_ln135_27_fu_1450_p2),
        .icmp_ln135_28_fu_1465_p2(icmp_ln135_28_fu_1465_p2),
        .icmp_ln135_33_fu_1608_p2(icmp_ln135_33_fu_1608_p2),
        .icmp_ln135_34_fu_1623_p2(icmp_ln135_34_fu_1623_p2),
        .icmp_ln135_4_fu_749_p2(icmp_ln135_4_fu_749_p2),
        .icmp_ln141_10_fu_2254_p2_carry__0_0(dict_U_n_196),
        .icmp_ln141_10_fu_2254_p2_carry__1_0({dict_U_n_197,dict_U_n_198,dict_U_n_199,dict_U_n_200}),
        .icmp_ln141_10_fu_2254_p2_carry__2_0({dict_U_n_201,dict_U_n_202,dict_U_n_203,dict_U_n_204}),
        .icmp_ln141_2_fu_968_p2_carry__1_0({dict_U_n_188,dict_U_n_189,dict_U_n_190,dict_U_n_191}),
        .\icmp_ln141_2_reg_2650_reg[0]_0 ({dict_U_n_192,dict_U_n_193,dict_U_n_194,dict_U_n_195}),
        .icmp_ln141_fu_754_p2_carry__1_0({dict_U_n_177,dict_U_n_178,dict_U_n_179,dict_U_n_180}),
        .\icmp_ln141_reg_2618_reg[0]_0 ({dict_U_n_181,dict_U_n_182,dict_U_n_183,dict_U_n_184}),
        .\icmp_ln87_reg_2508_reg[0]_0 (sub34_reg_510),
        .icmp_ln87_reg_515(icmp_ln87_reg_515),
        .in(in[26:8]),
        .inStream_dout(inStream_dout),
        .inStream_empty_n(inStream_empty_n),
        .len_18_fu_924_p3(len_18_fu_924_p3),
        .\len_18_reg_2633_reg[2]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_108),
        .\len_18_reg_2633_reg[2]_1 (dict_U_n_262),
        .\len_28_reg_2670_reg[1]_0 (len_28_fu_1095_p3),
        .\len_40_reg_2696_reg[1]_0 (len_40_fu_1253_p3),
        .\len_52_reg_2722_reg[1]_0 (len_52_fu_1411_p3),
        .\len_64_reg_2748_reg[1]_0 (len_64_fu_1569_p3),
        .len_6_fu_710_p3(len_6_fu_710_p3),
        .\len_6_reg_2601_reg[2]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_107),
        .\len_6_reg_2601_reg[2]_1 (dict_U_n_260),
        .\present_window_11_fu_276_reg[7]_0 (select_ln80_4_fu_346_p3),
        .\present_window_11_load_reg_2560_pp0_iter3_reg_reg[7]_0 (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_compressdStream_din),
        .\present_window_12_load_reg_2512_pp0_iter2_reg_reg[7]_0 (select_ln80_3_fu_338_p3),
        .\present_window_13_load_reg_2524_pp0_iter2_reg_reg[7]_0 (select_ln80_2_fu_330_p3),
        .\present_window_14_fu_288_reg[1]_0 (present_window_14_fu_288),
        .\present_window_14_load_reg_2536_pp0_iter2_reg_reg[7]_0 (select_ln80_1_fu_322_p3),
        .\present_window_15_load_reg_2548_pp0_iter2_reg_reg[7]_0 (select_ln80_fu_314_p3),
        .present_window_1_loc_fu_104(present_window_1_loc_fu_104),
        .present_window_2_loc_fu_108(present_window_2_loc_fu_108),
        .present_window_3_loc_fu_112(present_window_3_loc_fu_112),
        .present_window_4_loc_fu_116(present_window_4_loc_fu_116),
        .present_window_loc_fu_100(present_window_loc_fu_100),
        .push_0(push_0),
        .q1({compareIdx_5_reg_2743,dict_q1[413:408],dict_q1[359:336],dict_q1[287:264],dict_q1[215:190],dict_q1[186:184],dict_q1[143:120],dict_q1[71:48]}),
        .ram_reg_23(\ap_CS_fsm_reg[4]_rep_n_12 ),
        .ram_reg_23_0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_dict_address1),
        .ram_reg_23_1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_29),
        .ram_reg_23_2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_30),
        .ram_reg_23_3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_37),
        .ram_reg_23_4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_31),
        .ram_reg_23_5(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_32),
        .ram_reg_23_6(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138_n_33),
        .\sub_ln141_1_reg_2655_reg[11]_0 ({dict_U_n_243,dict_U_n_244,dict_U_n_245,dict_U_n_246}),
        .\sub_ln141_1_reg_2655_reg[15]_0 ({dict_U_n_247,dict_U_n_248,dict_U_n_249,dict_U_n_250}),
        .\sub_ln141_1_reg_2655_reg[19]_0 ({dict_U_n_251,dict_U_n_252,dict_U_n_253,dict_U_n_254}),
        .\sub_ln141_1_reg_2655_reg[23]_0 ({dict_U_n_255,dict_U_n_256,dict_U_n_257,dict_U_n_258}),
        .\sub_ln141_1_reg_2655_reg[3]_0 ({dict_U_n_237,dict_U_n_238}),
        .\sub_ln141_1_reg_2655_reg[7]_0 ({dict_U_n_239,dict_U_n_240,dict_U_n_241,dict_U_n_242}),
        .\sub_ln141_reg_2623_reg[11]_0 ({dict_U_n_221,dict_U_n_222,dict_U_n_223,dict_U_n_224}),
        .\sub_ln141_reg_2623_reg[15]_0 ({dict_U_n_225,dict_U_n_226,dict_U_n_227,dict_U_n_228}),
        .\sub_ln141_reg_2623_reg[19]_0 ({dict_U_n_229,dict_U_n_230,dict_U_n_231,dict_U_n_232}),
        .\sub_ln141_reg_2623_reg[23]_0 ({dict_U_n_233,dict_U_n_234,dict_U_n_235,dict_U_n_236}),
        .\sub_ln141_reg_2623_reg[3]_0 ({dict_U_n_215,dict_U_n_216}),
        .\sub_ln141_reg_2623_reg[7]_0 ({dict_U_n_217,dict_U_n_218,dict_U_n_219,dict_U_n_220}));
  FDRE #(
    .INIT(1'b0)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_300),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179
       (.D(ap_NS_fsm[7:6]),
        .E(E),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[5] (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_n_23),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .\compare_window_16_reg_317_reg[0] (\SRL_SIG_reg[7][0]_srl8_i_4_n_12 ),
        .\compare_window_16_reg_317_reg[7] (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_compressdStream_din),
        .compressdStream_full_n(compressdStream_full_n),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .in(in[7:0]),
        .inStream_dout(inStream_dout),
        .\outValue_reg_170_reg[7]_0 (select_ln80_1_reg_529),
        .\outValue_reg_170_reg[7]_1 (select_ln80_reg_524),
        .\outValue_reg_170_reg[7]_2 (select_ln80_4_reg_544),
        .\outValue_reg_170_reg[7]_3 (select_ln80_3_reg_539),
        .\outValue_reg_170_reg[7]_4 (select_ln80_2_reg_534));
  FDRE #(
    .INIT(1'b0)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_n_23),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190
       (.D({ap_NS_fsm[8],ap_NS_fsm[0]}),
        .E(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,Q}),
        .\ap_CS_fsm_reg[7] (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_n_17),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_ready(ap_ready),
        .ap_ready_0(\icmp_ln63_reg_491_reg_n_12_[0] ),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .compressdStream_full_n(compressdStream_full_n),
        .full_n_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_n_18),
        .grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .icmp_ln63_fu_198_p2(icmp_ln63_fu_198_p2),
        .inStream_empty_n(inStream_empty_n),
        .inStream_read(inStream_read),
        .inStream_read_0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_n_121),
        .input_size_c2_full_n(input_size_c2_full_n),
        .start_for_lzBestMatchFilter_6_65536_U0_full_n(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .start_once_reg_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_n_17),
        .Q(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88800000)) 
    \icmp_ln63_reg_491[0]_i_1 
       (.I0(Q),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I4(input_size_c2_full_n),
        .O(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln63_reg_491[0]_i_10 
       (.I0(input_size[13]),
        .I1(input_size[28]),
        .I2(input_size[4]),
        .I3(input_size[0]),
        .O(\icmp_ln63_reg_491[0]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln63_reg_491[0]_i_2 
       (.I0(\icmp_ln63_reg_491[0]_i_3_n_12 ),
        .I1(\icmp_ln63_reg_491[0]_i_4_n_12 ),
        .I2(\icmp_ln63_reg_491[0]_i_5_n_12 ),
        .I3(\icmp_ln63_reg_491[0]_i_6_n_12 ),
        .O(icmp_ln63_fu_198_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln63_reg_491[0]_i_3 
       (.I0(input_size[8]),
        .I1(input_size[1]),
        .I2(input_size[9]),
        .I3(input_size[14]),
        .I4(\icmp_ln63_reg_491[0]_i_7_n_12 ),
        .O(\icmp_ln63_reg_491[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln63_reg_491[0]_i_4 
       (.I0(input_size[17]),
        .I1(input_size[22]),
        .I2(input_size[21]),
        .I3(input_size[2]),
        .I4(\icmp_ln63_reg_491[0]_i_8_n_12 ),
        .O(\icmp_ln63_reg_491[0]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln63_reg_491[0]_i_5 
       (.I0(input_size[11]),
        .I1(input_size[12]),
        .I2(input_size[10]),
        .I3(input_size[31]),
        .I4(\icmp_ln63_reg_491[0]_i_9_n_12 ),
        .O(\icmp_ln63_reg_491[0]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln63_reg_491[0]_i_6 
       (.I0(input_size[5]),
        .I1(input_size[6]),
        .I2(input_size[20]),
        .I3(input_size[27]),
        .I4(\icmp_ln63_reg_491[0]_i_10_n_12 ),
        .O(\icmp_ln63_reg_491[0]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln63_reg_491[0]_i_7 
       (.I0(input_size[24]),
        .I1(input_size[3]),
        .I2(input_size[18]),
        .I3(input_size[30]),
        .O(\icmp_ln63_reg_491[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln63_reg_491[0]_i_8 
       (.I0(input_size[7]),
        .I1(input_size[15]),
        .I2(input_size[29]),
        .I3(input_size[26]),
        .O(\icmp_ln63_reg_491[0]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln63_reg_491[0]_i_9 
       (.I0(input_size[19]),
        .I1(input_size[25]),
        .I2(input_size[16]),
        .I3(input_size[23]),
        .O(\icmp_ln63_reg_491[0]_i_9_n_12 ));
  FDRE \icmp_ln63_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(icmp_ln63_fu_198_p2),
        .Q(\icmp_ln63_reg_491_reg_n_12_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln87_reg_515[0]_i_1 
       (.I0(\icmp_ln87_reg_515[0]_i_2_n_12 ),
        .I1(sub34_fu_258_p2[5]),
        .I2(\icmp_ln87_reg_515[0]_i_3_n_12 ),
        .I3(\icmp_ln87_reg_515[0]_i_4_n_12 ),
        .I4(\icmp_ln87_reg_515[0]_i_5_n_12 ),
        .I5(\icmp_ln87_reg_515[0]_i_6_n_12 ),
        .O(icmp_ln87_fu_264_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \icmp_ln87_reg_515[0]_i_2 
       (.I0(input_size_read_reg_396[1]),
        .I1(input_size_read_reg_396[2]),
        .I2(input_size_read_reg_396[3]),
        .I3(input_size_read_reg_396[4]),
        .I4(sub34_fu_258_p2[31]),
        .I5(sub34_fu_258_p2[30]),
        .O(\icmp_ln87_reg_515[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln87_reg_515[0]_i_3 
       (.I0(sub34_fu_258_p2[22]),
        .I1(sub34_fu_258_p2[23]),
        .I2(sub34_fu_258_p2[20]),
        .I3(sub34_fu_258_p2[21]),
        .I4(sub34_fu_258_p2[19]),
        .I5(sub34_fu_258_p2[18]),
        .O(\icmp_ln87_reg_515[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln87_reg_515[0]_i_4 
       (.I0(sub34_fu_258_p2[28]),
        .I1(sub34_fu_258_p2[29]),
        .I2(sub34_fu_258_p2[26]),
        .I3(sub34_fu_258_p2[27]),
        .I4(sub34_fu_258_p2[25]),
        .I5(sub34_fu_258_p2[24]),
        .O(\icmp_ln87_reg_515[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln87_reg_515[0]_i_5 
       (.I0(sub34_fu_258_p2[16]),
        .I1(sub34_fu_258_p2[17]),
        .I2(sub34_fu_258_p2[14]),
        .I3(sub34_fu_258_p2[15]),
        .I4(sub34_fu_258_p2[13]),
        .I5(sub34_fu_258_p2[12]),
        .O(\icmp_ln87_reg_515[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln87_reg_515[0]_i_6 
       (.I0(sub34_fu_258_p2[10]),
        .I1(sub34_fu_258_p2[11]),
        .I2(sub34_fu_258_p2[8]),
        .I3(sub34_fu_258_p2[9]),
        .I4(sub34_fu_258_p2[7]),
        .I5(sub34_fu_258_p2[6]),
        .O(\icmp_ln87_reg_515[0]_i_6_n_12 ));
  FDRE \icmp_ln87_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln87_fu_264_p2),
        .Q(icmp_ln87_reg_515),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[0]),
        .Q(input_size_read_reg_396[0]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[10] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[10]),
        .Q(input_size_read_reg_396[10]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[11] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[11]),
        .Q(input_size_read_reg_396[11]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[12] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[12]),
        .Q(input_size_read_reg_396[12]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[13] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[13]),
        .Q(input_size_read_reg_396[13]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[14] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[14]),
        .Q(input_size_read_reg_396[14]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[15] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[15]),
        .Q(input_size_read_reg_396[15]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[16] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[16]),
        .Q(input_size_read_reg_396[16]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[17] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[17]),
        .Q(input_size_read_reg_396[17]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[18] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[18]),
        .Q(input_size_read_reg_396[18]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[19] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[19]),
        .Q(input_size_read_reg_396[19]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[1]),
        .Q(input_size_read_reg_396[1]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[20] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[20]),
        .Q(input_size_read_reg_396[20]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[21] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[21]),
        .Q(input_size_read_reg_396[21]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[22] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[22]),
        .Q(input_size_read_reg_396[22]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[23] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[23]),
        .Q(input_size_read_reg_396[23]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[24] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[24]),
        .Q(input_size_read_reg_396[24]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[25] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[25]),
        .Q(input_size_read_reg_396[25]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[26] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[26]),
        .Q(input_size_read_reg_396[26]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[27] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[27]),
        .Q(input_size_read_reg_396[27]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[28] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[28]),
        .Q(input_size_read_reg_396[28]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[29] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[29]),
        .Q(input_size_read_reg_396[29]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[2]),
        .Q(input_size_read_reg_396[2]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[30] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[30]),
        .Q(input_size_read_reg_396[30]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[31] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[31]),
        .Q(input_size_read_reg_396[31]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[3]),
        .Q(input_size_read_reg_396[3]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[4]),
        .Q(input_size_read_reg_396[4]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[5]),
        .Q(input_size_read_reg_396[5]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[6]),
        .Q(input_size_read_reg_396[6]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[7]),
        .Q(input_size_read_reg_396[7]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[8] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[8]),
        .Q(input_size_read_reg_396[8]),
        .R(1'b0));
  FDRE \input_size_read_reg_396_reg[9] 
       (.C(ap_clk),
        .CE(lzCompress_6_4_65536_6_1_2048_64_U0_input_size_c2_write),
        .D(input_size[9]),
        .Q(input_size_read_reg_396[9]),
        .R(1'b0));
  FDRE \present_window_1_loc_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_1_fu_86[0]),
        .Q(present_window_1_loc_fu_104[0]),
        .R(1'b0));
  FDRE \present_window_1_loc_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_1_fu_86[1]),
        .Q(present_window_1_loc_fu_104[1]),
        .R(1'b0));
  FDRE \present_window_1_loc_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_1_fu_86[2]),
        .Q(present_window_1_loc_fu_104[2]),
        .R(1'b0));
  FDRE \present_window_1_loc_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_1_fu_86[3]),
        .Q(present_window_1_loc_fu_104[3]),
        .R(1'b0));
  FDRE \present_window_1_loc_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_1_fu_86[4]),
        .Q(present_window_1_loc_fu_104[4]),
        .R(1'b0));
  FDRE \present_window_1_loc_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_1_fu_86[5]),
        .Q(present_window_1_loc_fu_104[5]),
        .R(1'b0));
  FDRE \present_window_1_loc_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_1_fu_86[6]),
        .Q(present_window_1_loc_fu_104[6]),
        .R(1'b0));
  FDRE \present_window_1_loc_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_1_fu_86[7]),
        .Q(present_window_1_loc_fu_104[7]),
        .R(1'b0));
  FDRE \present_window_2_loc_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_2_fu_90[0]),
        .Q(present_window_2_loc_fu_108[0]),
        .R(1'b0));
  FDRE \present_window_2_loc_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_2_fu_90[1]),
        .Q(present_window_2_loc_fu_108[1]),
        .R(1'b0));
  FDRE \present_window_2_loc_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_2_fu_90[2]),
        .Q(present_window_2_loc_fu_108[2]),
        .R(1'b0));
  FDRE \present_window_2_loc_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_2_fu_90[3]),
        .Q(present_window_2_loc_fu_108[3]),
        .R(1'b0));
  FDRE \present_window_2_loc_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_2_fu_90[4]),
        .Q(present_window_2_loc_fu_108[4]),
        .R(1'b0));
  FDRE \present_window_2_loc_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_2_fu_90[5]),
        .Q(present_window_2_loc_fu_108[5]),
        .R(1'b0));
  FDRE \present_window_2_loc_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_2_fu_90[6]),
        .Q(present_window_2_loc_fu_108[6]),
        .R(1'b0));
  FDRE \present_window_2_loc_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_2_fu_90[7]),
        .Q(present_window_2_loc_fu_108[7]),
        .R(1'b0));
  FDRE \present_window_3_loc_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_3_fu_94[0]),
        .Q(present_window_3_loc_fu_112[0]),
        .R(1'b0));
  FDRE \present_window_3_loc_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_3_fu_94[1]),
        .Q(present_window_3_loc_fu_112[1]),
        .R(1'b0));
  FDRE \present_window_3_loc_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_3_fu_94[2]),
        .Q(present_window_3_loc_fu_112[2]),
        .R(1'b0));
  FDRE \present_window_3_loc_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_3_fu_94[3]),
        .Q(present_window_3_loc_fu_112[3]),
        .R(1'b0));
  FDRE \present_window_3_loc_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_3_fu_94[4]),
        .Q(present_window_3_loc_fu_112[4]),
        .R(1'b0));
  FDRE \present_window_3_loc_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_3_fu_94[5]),
        .Q(present_window_3_loc_fu_112[5]),
        .R(1'b0));
  FDRE \present_window_3_loc_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_3_fu_94[6]),
        .Q(present_window_3_loc_fu_112[6]),
        .R(1'b0));
  FDRE \present_window_3_loc_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_3_fu_94[7]),
        .Q(present_window_3_loc_fu_112[7]),
        .R(1'b0));
  FDRE \present_window_4_loc_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_4_fu_98[0]),
        .Q(present_window_4_loc_fu_116[0]),
        .R(1'b0));
  FDRE \present_window_4_loc_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_4_fu_98[1]),
        .Q(present_window_4_loc_fu_116[1]),
        .R(1'b0));
  FDRE \present_window_4_loc_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_4_fu_98[2]),
        .Q(present_window_4_loc_fu_116[2]),
        .R(1'b0));
  FDRE \present_window_4_loc_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_4_fu_98[3]),
        .Q(present_window_4_loc_fu_116[3]),
        .R(1'b0));
  FDRE \present_window_4_loc_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_4_fu_98[4]),
        .Q(present_window_4_loc_fu_116[4]),
        .R(1'b0));
  FDRE \present_window_4_loc_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_4_fu_98[5]),
        .Q(present_window_4_loc_fu_116[5]),
        .R(1'b0));
  FDRE \present_window_4_loc_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_4_fu_98[6]),
        .Q(present_window_4_loc_fu_116[6]),
        .R(1'b0));
  FDRE \present_window_4_loc_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_4_fu_98[7]),
        .Q(present_window_4_loc_fu_116[7]),
        .R(1'b0));
  FDRE \present_window_loc_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_fu_82[0]),
        .Q(present_window_loc_fu_100[0]),
        .R(1'b0));
  FDRE \present_window_loc_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_fu_82[1]),
        .Q(present_window_loc_fu_100[1]),
        .R(1'b0));
  FDRE \present_window_loc_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_fu_82[2]),
        .Q(present_window_loc_fu_100[2]),
        .R(1'b0));
  FDRE \present_window_loc_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_fu_82[3]),
        .Q(present_window_loc_fu_100[3]),
        .R(1'b0));
  FDRE \present_window_loc_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_fu_82[4]),
        .Q(present_window_loc_fu_100[4]),
        .R(1'b0));
  FDRE \present_window_loc_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_fu_82[5]),
        .Q(present_window_loc_fu_100[5]),
        .R(1'b0));
  FDRE \present_window_loc_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_fu_82[6]),
        .Q(present_window_loc_fu_100[6]),
        .R(1'b0));
  FDRE \present_window_loc_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(present_window_1_loc_fu_1040),
        .D(present_window_fu_82[7]),
        .Q(present_window_loc_fu_100[7]),
        .R(1'b0));
  FDRE \select_ln80_1_reg_529_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_1_fu_322_p3[0]),
        .Q(select_ln80_1_reg_529[0]),
        .R(1'b0));
  FDRE \select_ln80_1_reg_529_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_1_fu_322_p3[1]),
        .Q(select_ln80_1_reg_529[1]),
        .R(1'b0));
  FDRE \select_ln80_1_reg_529_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_1_fu_322_p3[2]),
        .Q(select_ln80_1_reg_529[2]),
        .R(1'b0));
  FDRE \select_ln80_1_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_1_fu_322_p3[3]),
        .Q(select_ln80_1_reg_529[3]),
        .R(1'b0));
  FDRE \select_ln80_1_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_1_fu_322_p3[4]),
        .Q(select_ln80_1_reg_529[4]),
        .R(1'b0));
  FDRE \select_ln80_1_reg_529_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_1_fu_322_p3[5]),
        .Q(select_ln80_1_reg_529[5]),
        .R(1'b0));
  FDRE \select_ln80_1_reg_529_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_1_fu_322_p3[6]),
        .Q(select_ln80_1_reg_529[6]),
        .R(1'b0));
  FDRE \select_ln80_1_reg_529_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_1_fu_322_p3[7]),
        .Q(select_ln80_1_reg_529[7]),
        .R(1'b0));
  FDRE \select_ln80_2_reg_534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_2_fu_330_p3[0]),
        .Q(select_ln80_2_reg_534[0]),
        .R(1'b0));
  FDRE \select_ln80_2_reg_534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_2_fu_330_p3[1]),
        .Q(select_ln80_2_reg_534[1]),
        .R(1'b0));
  FDRE \select_ln80_2_reg_534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_2_fu_330_p3[2]),
        .Q(select_ln80_2_reg_534[2]),
        .R(1'b0));
  FDRE \select_ln80_2_reg_534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_2_fu_330_p3[3]),
        .Q(select_ln80_2_reg_534[3]),
        .R(1'b0));
  FDRE \select_ln80_2_reg_534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_2_fu_330_p3[4]),
        .Q(select_ln80_2_reg_534[4]),
        .R(1'b0));
  FDRE \select_ln80_2_reg_534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_2_fu_330_p3[5]),
        .Q(select_ln80_2_reg_534[5]),
        .R(1'b0));
  FDRE \select_ln80_2_reg_534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_2_fu_330_p3[6]),
        .Q(select_ln80_2_reg_534[6]),
        .R(1'b0));
  FDRE \select_ln80_2_reg_534_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_2_fu_330_p3[7]),
        .Q(select_ln80_2_reg_534[7]),
        .R(1'b0));
  FDRE \select_ln80_3_reg_539_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_3_fu_338_p3[0]),
        .Q(select_ln80_3_reg_539[0]),
        .R(1'b0));
  FDRE \select_ln80_3_reg_539_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_3_fu_338_p3[1]),
        .Q(select_ln80_3_reg_539[1]),
        .R(1'b0));
  FDRE \select_ln80_3_reg_539_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_3_fu_338_p3[2]),
        .Q(select_ln80_3_reg_539[2]),
        .R(1'b0));
  FDRE \select_ln80_3_reg_539_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_3_fu_338_p3[3]),
        .Q(select_ln80_3_reg_539[3]),
        .R(1'b0));
  FDRE \select_ln80_3_reg_539_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_3_fu_338_p3[4]),
        .Q(select_ln80_3_reg_539[4]),
        .R(1'b0));
  FDRE \select_ln80_3_reg_539_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_3_fu_338_p3[5]),
        .Q(select_ln80_3_reg_539[5]),
        .R(1'b0));
  FDRE \select_ln80_3_reg_539_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_3_fu_338_p3[6]),
        .Q(select_ln80_3_reg_539[6]),
        .R(1'b0));
  FDRE \select_ln80_3_reg_539_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_3_fu_338_p3[7]),
        .Q(select_ln80_3_reg_539[7]),
        .R(1'b0));
  FDRE \select_ln80_4_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_4_fu_346_p3[0]),
        .Q(select_ln80_4_reg_544[0]),
        .R(1'b0));
  FDRE \select_ln80_4_reg_544_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_4_fu_346_p3[1]),
        .Q(select_ln80_4_reg_544[1]),
        .R(1'b0));
  FDRE \select_ln80_4_reg_544_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_4_fu_346_p3[2]),
        .Q(select_ln80_4_reg_544[2]),
        .R(1'b0));
  FDRE \select_ln80_4_reg_544_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_4_fu_346_p3[3]),
        .Q(select_ln80_4_reg_544[3]),
        .R(1'b0));
  FDRE \select_ln80_4_reg_544_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_4_fu_346_p3[4]),
        .Q(select_ln80_4_reg_544[4]),
        .R(1'b0));
  FDRE \select_ln80_4_reg_544_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_4_fu_346_p3[5]),
        .Q(select_ln80_4_reg_544[5]),
        .R(1'b0));
  FDRE \select_ln80_4_reg_544_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_4_fu_346_p3[6]),
        .Q(select_ln80_4_reg_544[6]),
        .R(1'b0));
  FDRE \select_ln80_4_reg_544_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_4_fu_346_p3[7]),
        .Q(select_ln80_4_reg_544[7]),
        .R(1'b0));
  FDRE \select_ln80_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_fu_314_p3[0]),
        .Q(select_ln80_reg_524[0]),
        .R(1'b0));
  FDRE \select_ln80_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_fu_314_p3[1]),
        .Q(select_ln80_reg_524[1]),
        .R(1'b0));
  FDRE \select_ln80_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_fu_314_p3[2]),
        .Q(select_ln80_reg_524[2]),
        .R(1'b0));
  FDRE \select_ln80_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_fu_314_p3[3]),
        .Q(select_ln80_reg_524[3]),
        .R(1'b0));
  FDRE \select_ln80_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_fu_314_p3[4]),
        .Q(select_ln80_reg_524[4]),
        .R(1'b0));
  FDRE \select_ln80_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_fu_314_p3[5]),
        .Q(select_ln80_reg_524[5]),
        .R(1'b0));
  FDRE \select_ln80_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_fu_314_p3[6]),
        .Q(select_ln80_reg_524[6]),
        .R(1'b0));
  FDRE \select_ln80_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(select_ln80_fu_314_p3[7]),
        .Q(select_ln80_reg_524[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_n_18),
        .Q(start_once_reg),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[12]_i_2 
       (.I0(input_size_read_reg_396[12]),
        .O(\sub34_reg_510[12]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[12]_i_3 
       (.I0(input_size_read_reg_396[11]),
        .O(\sub34_reg_510[12]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[12]_i_4 
       (.I0(input_size_read_reg_396[10]),
        .O(\sub34_reg_510[12]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[12]_i_5 
       (.I0(input_size_read_reg_396[9]),
        .O(\sub34_reg_510[12]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[16]_i_2 
       (.I0(input_size_read_reg_396[16]),
        .O(\sub34_reg_510[16]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[16]_i_3 
       (.I0(input_size_read_reg_396[15]),
        .O(\sub34_reg_510[16]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[16]_i_4 
       (.I0(input_size_read_reg_396[14]),
        .O(\sub34_reg_510[16]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[16]_i_5 
       (.I0(input_size_read_reg_396[13]),
        .O(\sub34_reg_510[16]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[20]_i_2 
       (.I0(input_size_read_reg_396[20]),
        .O(\sub34_reg_510[20]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[20]_i_3 
       (.I0(input_size_read_reg_396[19]),
        .O(\sub34_reg_510[20]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[20]_i_4 
       (.I0(input_size_read_reg_396[18]),
        .O(\sub34_reg_510[20]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[20]_i_5 
       (.I0(input_size_read_reg_396[17]),
        .O(\sub34_reg_510[20]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[24]_i_2 
       (.I0(input_size_read_reg_396[24]),
        .O(\sub34_reg_510[24]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[24]_i_3 
       (.I0(input_size_read_reg_396[23]),
        .O(\sub34_reg_510[24]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[24]_i_4 
       (.I0(input_size_read_reg_396[22]),
        .O(\sub34_reg_510[24]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[24]_i_5 
       (.I0(input_size_read_reg_396[21]),
        .O(\sub34_reg_510[24]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[28]_i_2 
       (.I0(input_size_read_reg_396[28]),
        .O(\sub34_reg_510[28]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[28]_i_3 
       (.I0(input_size_read_reg_396[27]),
        .O(\sub34_reg_510[28]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[28]_i_4 
       (.I0(input_size_read_reg_396[26]),
        .O(\sub34_reg_510[28]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[28]_i_5 
       (.I0(input_size_read_reg_396[25]),
        .O(\sub34_reg_510[28]_i_5_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[31]_i_2 
       (.I0(input_size_read_reg_396[31]),
        .O(\sub34_reg_510[31]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[31]_i_3 
       (.I0(input_size_read_reg_396[30]),
        .O(\sub34_reg_510[31]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[31]_i_4 
       (.I0(input_size_read_reg_396[29]),
        .O(\sub34_reg_510[31]_i_4_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[8]_i_2 
       (.I0(input_size_read_reg_396[8]),
        .O(\sub34_reg_510[8]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[8]_i_3 
       (.I0(input_size_read_reg_396[7]),
        .O(\sub34_reg_510[8]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub34_reg_510[8]_i_4 
       (.I0(input_size_read_reg_396[6]),
        .O(\sub34_reg_510[8]_i_4_n_12 ));
  FDRE \sub34_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_size_read_reg_396[0]),
        .Q(sub34_reg_510[0]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[10]),
        .Q(sub34_reg_510[10]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[11]),
        .Q(sub34_reg_510[11]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[12]),
        .Q(sub34_reg_510[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub34_reg_510_reg[12]_i_1 
       (.CI(\sub34_reg_510_reg[8]_i_1_n_12 ),
        .CO({\sub34_reg_510_reg[12]_i_1_n_12 ,\sub34_reg_510_reg[12]_i_1_n_13 ,\sub34_reg_510_reg[12]_i_1_n_14 ,\sub34_reg_510_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_read_reg_396[12:9]),
        .O(sub34_fu_258_p2[12:9]),
        .S({\sub34_reg_510[12]_i_2_n_12 ,\sub34_reg_510[12]_i_3_n_12 ,\sub34_reg_510[12]_i_4_n_12 ,\sub34_reg_510[12]_i_5_n_12 }));
  FDRE \sub34_reg_510_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[13]),
        .Q(sub34_reg_510[13]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[14]),
        .Q(sub34_reg_510[14]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[15]),
        .Q(sub34_reg_510[15]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[16]),
        .Q(sub34_reg_510[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub34_reg_510_reg[16]_i_1 
       (.CI(\sub34_reg_510_reg[12]_i_1_n_12 ),
        .CO({\sub34_reg_510_reg[16]_i_1_n_12 ,\sub34_reg_510_reg[16]_i_1_n_13 ,\sub34_reg_510_reg[16]_i_1_n_14 ,\sub34_reg_510_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_read_reg_396[16:13]),
        .O(sub34_fu_258_p2[16:13]),
        .S({\sub34_reg_510[16]_i_2_n_12 ,\sub34_reg_510[16]_i_3_n_12 ,\sub34_reg_510[16]_i_4_n_12 ,\sub34_reg_510[16]_i_5_n_12 }));
  FDRE \sub34_reg_510_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[17]),
        .Q(sub34_reg_510[17]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[18]),
        .Q(sub34_reg_510[18]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[19]),
        .Q(sub34_reg_510[19]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_size_read_reg_396[1]),
        .Q(sub34_reg_510[1]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[20]),
        .Q(sub34_reg_510[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub34_reg_510_reg[20]_i_1 
       (.CI(\sub34_reg_510_reg[16]_i_1_n_12 ),
        .CO({\sub34_reg_510_reg[20]_i_1_n_12 ,\sub34_reg_510_reg[20]_i_1_n_13 ,\sub34_reg_510_reg[20]_i_1_n_14 ,\sub34_reg_510_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_read_reg_396[20:17]),
        .O(sub34_fu_258_p2[20:17]),
        .S({\sub34_reg_510[20]_i_2_n_12 ,\sub34_reg_510[20]_i_3_n_12 ,\sub34_reg_510[20]_i_4_n_12 ,\sub34_reg_510[20]_i_5_n_12 }));
  FDRE \sub34_reg_510_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[21]),
        .Q(sub34_reg_510[21]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[22]),
        .Q(sub34_reg_510[22]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[23]),
        .Q(sub34_reg_510[23]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[24]),
        .Q(sub34_reg_510[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub34_reg_510_reg[24]_i_1 
       (.CI(\sub34_reg_510_reg[20]_i_1_n_12 ),
        .CO({\sub34_reg_510_reg[24]_i_1_n_12 ,\sub34_reg_510_reg[24]_i_1_n_13 ,\sub34_reg_510_reg[24]_i_1_n_14 ,\sub34_reg_510_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_read_reg_396[24:21]),
        .O(sub34_fu_258_p2[24:21]),
        .S({\sub34_reg_510[24]_i_2_n_12 ,\sub34_reg_510[24]_i_3_n_12 ,\sub34_reg_510[24]_i_4_n_12 ,\sub34_reg_510[24]_i_5_n_12 }));
  FDRE \sub34_reg_510_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[25]),
        .Q(sub34_reg_510[25]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[26]),
        .Q(sub34_reg_510[26]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[27]),
        .Q(sub34_reg_510[27]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[28]),
        .Q(sub34_reg_510[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub34_reg_510_reg[28]_i_1 
       (.CI(\sub34_reg_510_reg[24]_i_1_n_12 ),
        .CO({\sub34_reg_510_reg[28]_i_1_n_12 ,\sub34_reg_510_reg[28]_i_1_n_13 ,\sub34_reg_510_reg[28]_i_1_n_14 ,\sub34_reg_510_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(input_size_read_reg_396[28:25]),
        .O(sub34_fu_258_p2[28:25]),
        .S({\sub34_reg_510[28]_i_2_n_12 ,\sub34_reg_510[28]_i_3_n_12 ,\sub34_reg_510[28]_i_4_n_12 ,\sub34_reg_510[28]_i_5_n_12 }));
  FDRE \sub34_reg_510_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[29]),
        .Q(sub34_reg_510[29]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_size_read_reg_396[2]),
        .Q(sub34_reg_510[2]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[30]),
        .Q(sub34_reg_510[30]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[31]),
        .Q(sub34_reg_510[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub34_reg_510_reg[31]_i_1 
       (.CI(\sub34_reg_510_reg[28]_i_1_n_12 ),
        .CO({\NLW_sub34_reg_510_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub34_reg_510_reg[31]_i_1_n_14 ,\sub34_reg_510_reg[31]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_size_read_reg_396[30:29]}),
        .O({\NLW_sub34_reg_510_reg[31]_i_1_O_UNCONNECTED [3],sub34_fu_258_p2[31:29]}),
        .S({1'b0,\sub34_reg_510[31]_i_2_n_12 ,\sub34_reg_510[31]_i_3_n_12 ,\sub34_reg_510[31]_i_4_n_12 }));
  FDRE \sub34_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_size_read_reg_396[3]),
        .Q(sub34_reg_510[3]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_size_read_reg_396[4]),
        .Q(sub34_reg_510[4]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[5]),
        .Q(sub34_reg_510[5]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[6]),
        .Q(sub34_reg_510[6]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[7]),
        .Q(sub34_reg_510[7]),
        .R(1'b0));
  FDRE \sub34_reg_510_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[8]),
        .Q(sub34_reg_510[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub34_reg_510_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\sub34_reg_510_reg[8]_i_1_n_12 ,\sub34_reg_510_reg[8]_i_1_n_13 ,\sub34_reg_510_reg[8]_i_1_n_14 ,\sub34_reg_510_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({input_size_read_reg_396[8:6],1'b0}),
        .O(sub34_fu_258_p2[8:5]),
        .S({\sub34_reg_510[8]_i_2_n_12 ,\sub34_reg_510[8]_i_3_n_12 ,\sub34_reg_510[8]_i_4_n_12 ,input_size_read_reg_396[5]}));
  FDRE \sub34_reg_510_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub34_fu_258_p2[9]),
        .Q(sub34_reg_510[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s_dict_RAM_T2P_BRAM_1R1W
   (len_6_fu_710_p3,
    q1,
    len_18_fu_924_p3,
    D,
    \present_window_12_load_reg_2512_reg[7] ,
    \present_window_12_load_reg_2512_reg[7]_0 ,
    \present_window_12_load_reg_2512_reg[7]_1 ,
    DI,
    ram_reg_3_0,
    ram_reg_3_1,
    S,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_23_0,
    ram_reg_23_1,
    ram_reg_23_2,
    icmp_ln135_4_fu_749_p2,
    icmp_ln135_10_fu_963_p2,
    icmp_ln135_15_fu_1134_p2,
    ram_reg_10_0,
    icmp_ln135_21_fu_1292_p2,
    icmp_ln135_22_fu_1307_p2,
    icmp_ln135_27_fu_1450_p2,
    icmp_ln135_28_fu_1465_p2,
    icmp_ln135_33_fu_1608_p2,
    icmp_ln135_34_fu_1623_p2,
    ram_reg_2_0,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_3_4,
    ram_reg_3_5,
    ram_reg_3_6,
    ram_reg_6_0,
    ram_reg_7_2,
    ram_reg_7_3,
    ram_reg_7_4,
    ram_reg_7_5,
    ram_reg_7_6,
    done_4_fu_733_p2,
    \len_6_reg_2601_reg[2] ,
    done_9_fu_947_p2,
    \len_18_reg_2633_reg[2] ,
    done_13_fu_1118_p2,
    done_18_fu_1276_p2,
    done_23_fu_1434_p2,
    done_28_fu_1592_p2,
    grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0,
    Q,
    icmp_ln141_10_fu_2254_p2_carry__1,
    d0,
    ram_reg_17_0,
    ram_reg_23_3,
    ram_reg_11_0,
    ram_reg_4_0,
    ram_reg_4_1,
    \len_6_reg_2601_reg[2]_0 ,
    ap_block_pp0_stage0_subdone,
    \len_18_reg_2633_reg[2]_0 ,
    ap_clk,
    dict_ce1,
    dict_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    WEA,
    WEBWE,
    ram_reg_7_7,
    ram_reg_7_8,
    ram_reg_13_0,
    ram_reg_13_1,
    ram_reg_9_0,
    ram_reg_9_1,
    ram_reg_11_1,
    ram_reg_11_2,
    ram_reg_18_0,
    ram_reg_18_1,
    ram_reg_22_0,
    ram_reg_22_1,
    ram_reg_20_0,
    ram_reg_20_1);
  output [1:0]len_6_fu_710_p3;
  output [148:0]q1;
  output [1:0]len_18_fu_924_p3;
  output [1:0]D;
  output [1:0]\present_window_12_load_reg_2512_reg[7] ;
  output [1:0]\present_window_12_load_reg_2512_reg[7]_0 ;
  output [1:0]\present_window_12_load_reg_2512_reg[7]_1 ;
  output [3:0]DI;
  output [3:0]ram_reg_3_0;
  output [3:0]ram_reg_3_1;
  output [2:0]S;
  output [3:0]ram_reg_7_0;
  output [3:0]ram_reg_7_1;
  output [0:0]ram_reg_23_0;
  output [3:0]ram_reg_23_1;
  output [3:0]ram_reg_23_2;
  output icmp_ln135_4_fu_749_p2;
  output icmp_ln135_10_fu_963_p2;
  output icmp_ln135_15_fu_1134_p2;
  output ram_reg_10_0;
  output icmp_ln135_21_fu_1292_p2;
  output icmp_ln135_22_fu_1307_p2;
  output icmp_ln135_27_fu_1450_p2;
  output icmp_ln135_28_fu_1465_p2;
  output icmp_ln135_33_fu_1608_p2;
  output icmp_ln135_34_fu_1623_p2;
  output [1:0]ram_reg_2_0;
  output [3:0]ram_reg_3_2;
  output [3:0]ram_reg_3_3;
  output [3:0]ram_reg_3_4;
  output [3:0]ram_reg_3_5;
  output [3:0]ram_reg_3_6;
  output [1:0]ram_reg_6_0;
  output [3:0]ram_reg_7_2;
  output [3:0]ram_reg_7_3;
  output [3:0]ram_reg_7_4;
  output [3:0]ram_reg_7_5;
  output [3:0]ram_reg_7_6;
  output done_4_fu_733_p2;
  output \len_6_reg_2601_reg[2] ;
  output done_9_fu_947_p2;
  output \len_18_reg_2633_reg[2] ;
  output done_13_fu_1118_p2;
  output done_18_fu_1276_p2;
  output done_23_fu_1434_p2;
  output done_28_fu_1592_p2;
  input [70:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0;
  input [22:0]Q;
  input [17:0]icmp_ln141_10_fu_2254_p2_carry__1;
  input [71:0]d0;
  input ram_reg_17_0;
  input [0:0]ram_reg_23_3;
  input ram_reg_11_0;
  input ram_reg_4_0;
  input ram_reg_4_1;
  input \len_6_reg_2601_reg[2]_0 ;
  input ap_block_pp0_stage0_subdone;
  input \len_18_reg_2633_reg[2]_0 ;
  input ap_clk;
  input dict_ce1;
  input dict_we0;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [1:0]WEA;
  input [1:0]WEBWE;
  input [1:0]ram_reg_7_7;
  input [1:0]ram_reg_7_8;
  input [0:0]ram_reg_13_0;
  input [0:0]ram_reg_13_1;
  input [1:0]ram_reg_9_0;
  input [1:0]ram_reg_9_1;
  input [0:0]ram_reg_11_1;
  input [0:0]ram_reg_11_2;
  input [0:0]ram_reg_18_0;
  input [0:0]ram_reg_18_1;
  input [0:0]ram_reg_22_0;
  input [0:0]ram_reg_22_1;
  input [0:0]ram_reg_20_0;
  input [0:0]ram_reg_20_1;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [3:0]DI;
  wire [22:0]Q;
  wire [2:0]S;
  wire [1:0]WEA;
  wire [1:0]WEBWE;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [71:0]d0;
  wire dict_ce1;
  wire [431:72]dict_d0;
  wire [407:0]dict_q1;
  wire dict_we0;
  wire done_13_fu_1118_p2;
  wire \done_13_reg_2675[0]_i_10_n_12 ;
  wire \done_13_reg_2675[0]_i_11_n_12 ;
  wire \done_13_reg_2675[0]_i_12_n_12 ;
  wire \done_13_reg_2675[0]_i_13_n_12 ;
  wire \done_13_reg_2675[0]_i_14_n_12 ;
  wire \done_13_reg_2675[0]_i_2_n_12 ;
  wire \done_13_reg_2675[0]_i_3_n_12 ;
  wire \done_13_reg_2675[0]_i_4_n_12 ;
  wire \done_13_reg_2675[0]_i_5_n_12 ;
  wire \done_13_reg_2675[0]_i_6_n_12 ;
  wire \done_13_reg_2675[0]_i_7_n_12 ;
  wire \done_13_reg_2675[0]_i_8_n_12 ;
  wire \done_13_reg_2675[0]_i_9_n_12 ;
  wire done_18_fu_1276_p2;
  wire \done_18_reg_2701[0]_i_10_n_12 ;
  wire \done_18_reg_2701[0]_i_11_n_12 ;
  wire \done_18_reg_2701[0]_i_12_n_12 ;
  wire \done_18_reg_2701[0]_i_13_n_12 ;
  wire \done_18_reg_2701[0]_i_14_n_12 ;
  wire \done_18_reg_2701[0]_i_2_n_12 ;
  wire \done_18_reg_2701[0]_i_3_n_12 ;
  wire \done_18_reg_2701[0]_i_4_n_12 ;
  wire \done_18_reg_2701[0]_i_5_n_12 ;
  wire \done_18_reg_2701[0]_i_6_n_12 ;
  wire \done_18_reg_2701[0]_i_7_n_12 ;
  wire \done_18_reg_2701[0]_i_8_n_12 ;
  wire \done_18_reg_2701[0]_i_9_n_12 ;
  wire done_23_fu_1434_p2;
  wire \done_23_reg_2727[0]_i_10_n_12 ;
  wire \done_23_reg_2727[0]_i_11_n_12 ;
  wire \done_23_reg_2727[0]_i_12_n_12 ;
  wire \done_23_reg_2727[0]_i_13_n_12 ;
  wire \done_23_reg_2727[0]_i_14_n_12 ;
  wire \done_23_reg_2727[0]_i_2_n_12 ;
  wire \done_23_reg_2727[0]_i_3_n_12 ;
  wire \done_23_reg_2727[0]_i_4_n_12 ;
  wire \done_23_reg_2727[0]_i_5_n_12 ;
  wire \done_23_reg_2727[0]_i_6_n_12 ;
  wire \done_23_reg_2727[0]_i_7_n_12 ;
  wire \done_23_reg_2727[0]_i_8_n_12 ;
  wire \done_23_reg_2727[0]_i_9_n_12 ;
  wire done_28_fu_1592_p2;
  wire \done_28_reg_2753[0]_i_10_n_12 ;
  wire \done_28_reg_2753[0]_i_11_n_12 ;
  wire \done_28_reg_2753[0]_i_12_n_12 ;
  wire \done_28_reg_2753[0]_i_13_n_12 ;
  wire \done_28_reg_2753[0]_i_14_n_12 ;
  wire \done_28_reg_2753[0]_i_2_n_12 ;
  wire \done_28_reg_2753[0]_i_3_n_12 ;
  wire \done_28_reg_2753[0]_i_4_n_12 ;
  wire \done_28_reg_2753[0]_i_5_n_12 ;
  wire \done_28_reg_2753[0]_i_6_n_12 ;
  wire \done_28_reg_2753[0]_i_7_n_12 ;
  wire \done_28_reg_2753[0]_i_8_n_12 ;
  wire \done_28_reg_2753[0]_i_9_n_12 ;
  wire done_4_fu_733_p2;
  wire \done_4_reg_2607[0]_i_10_n_12 ;
  wire \done_4_reg_2607[0]_i_11_n_12 ;
  wire \done_4_reg_2607[0]_i_12_n_12 ;
  wire \done_4_reg_2607[0]_i_13_n_12 ;
  wire \done_4_reg_2607[0]_i_14_n_12 ;
  wire \done_4_reg_2607[0]_i_15_n_12 ;
  wire \done_4_reg_2607[0]_i_16_n_12 ;
  wire \done_4_reg_2607[0]_i_2_n_12 ;
  wire \done_4_reg_2607[0]_i_3_n_12 ;
  wire \done_4_reg_2607[0]_i_4_n_12 ;
  wire \done_4_reg_2607[0]_i_5_n_12 ;
  wire \done_4_reg_2607[0]_i_6_n_12 ;
  wire \done_4_reg_2607[0]_i_7_n_12 ;
  wire \done_4_reg_2607[0]_i_8_n_12 ;
  wire \done_4_reg_2607[0]_i_9_n_12 ;
  wire done_9_fu_947_p2;
  wire \done_9_reg_2639[0]_i_10_n_12 ;
  wire \done_9_reg_2639[0]_i_11_n_12 ;
  wire \done_9_reg_2639[0]_i_12_n_12 ;
  wire \done_9_reg_2639[0]_i_13_n_12 ;
  wire \done_9_reg_2639[0]_i_14_n_12 ;
  wire \done_9_reg_2639[0]_i_15_n_12 ;
  wire \done_9_reg_2639[0]_i_16_n_12 ;
  wire \done_9_reg_2639[0]_i_2_n_12 ;
  wire \done_9_reg_2639[0]_i_3_n_12 ;
  wire \done_9_reg_2639[0]_i_4_n_12 ;
  wire \done_9_reg_2639[0]_i_5_n_12 ;
  wire \done_9_reg_2639[0]_i_6_n_12 ;
  wire \done_9_reg_2639[0]_i_7_n_12 ;
  wire \done_9_reg_2639[0]_i_8_n_12 ;
  wire \done_9_reg_2639[0]_i_9_n_12 ;
  wire [70:0]grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0;
  wire icmp_ln135_10_fu_963_p2;
  wire \icmp_ln135_10_reg_2645[0]_i_2_n_12 ;
  wire \icmp_ln135_10_reg_2645[0]_i_3_n_12 ;
  wire icmp_ln135_15_fu_1134_p2;
  wire \icmp_ln135_15_reg_2681[0]_i_2_n_12 ;
  wire \icmp_ln135_15_reg_2681[0]_i_3_n_12 ;
  wire icmp_ln135_21_fu_1292_p2;
  wire \icmp_ln135_21_reg_2707[0]_i_2_n_12 ;
  wire \icmp_ln135_21_reg_2707[0]_i_3_n_12 ;
  wire icmp_ln135_22_fu_1307_p2;
  wire \icmp_ln135_22_reg_2712[0]_i_2_n_12 ;
  wire \icmp_ln135_22_reg_2712[0]_i_3_n_12 ;
  wire icmp_ln135_27_fu_1450_p2;
  wire \icmp_ln135_27_reg_2733[0]_i_2_n_12 ;
  wire \icmp_ln135_27_reg_2733[0]_i_3_n_12 ;
  wire icmp_ln135_28_fu_1465_p2;
  wire \icmp_ln135_28_reg_2738[0]_i_2_n_12 ;
  wire \icmp_ln135_28_reg_2738[0]_i_3_n_12 ;
  wire icmp_ln135_33_fu_1608_p2;
  wire \icmp_ln135_33_reg_2759[0]_i_2_n_12 ;
  wire \icmp_ln135_33_reg_2759[0]_i_3_n_12 ;
  wire icmp_ln135_34_fu_1623_p2;
  wire \icmp_ln135_34_reg_2764[0]_i_2_n_12 ;
  wire \icmp_ln135_34_reg_2764[0]_i_3_n_12 ;
  wire icmp_ln135_4_fu_749_p2;
  wire \icmp_ln135_4_reg_2613[0]_i_2_n_12 ;
  wire \icmp_ln135_4_reg_2613[0]_i_3_n_12 ;
  wire [17:0]icmp_ln141_10_fu_2254_p2_carry__1;
  wire [1:0]len_18_fu_924_p3;
  wire \len_18_reg_2633_reg[2] ;
  wire \len_18_reg_2633_reg[2]_0 ;
  wire [1:0]len_6_fu_710_p3;
  wire \len_6_reg_2601_reg[2] ;
  wire \len_6_reg_2601_reg[2]_0 ;
  wire [1:0]\present_window_12_load_reg_2512_reg[7] ;
  wire [1:0]\present_window_12_load_reg_2512_reg[7]_0 ;
  wire [1:0]\present_window_12_load_reg_2512_reg[7]_1 ;
  wire [148:0]q1;
  wire ram_reg_10_0;
  wire ram_reg_11_0;
  wire [0:0]ram_reg_11_1;
  wire [0:0]ram_reg_11_2;
  wire [0:0]ram_reg_13_0;
  wire [0:0]ram_reg_13_1;
  wire ram_reg_17_0;
  wire [0:0]ram_reg_18_0;
  wire [0:0]ram_reg_18_1;
  wire [0:0]ram_reg_20_0;
  wire [0:0]ram_reg_20_1;
  wire [0:0]ram_reg_22_0;
  wire [0:0]ram_reg_22_1;
  wire [0:0]ram_reg_23_0;
  wire [3:0]ram_reg_23_1;
  wire [3:0]ram_reg_23_2;
  wire [0:0]ram_reg_23_3;
  wire [1:0]ram_reg_2_0;
  wire [3:0]ram_reg_3_0;
  wire [3:0]ram_reg_3_1;
  wire [3:0]ram_reg_3_2;
  wire [3:0]ram_reg_3_3;
  wire [3:0]ram_reg_3_4;
  wire [3:0]ram_reg_3_5;
  wire [3:0]ram_reg_3_6;
  wire ram_reg_4_0;
  wire ram_reg_4_1;
  wire [1:0]ram_reg_6_0;
  wire [3:0]ram_reg_7_0;
  wire [3:0]ram_reg_7_1;
  wire [3:0]ram_reg_7_2;
  wire [3:0]ram_reg_7_3;
  wire [3:0]ram_reg_7_4;
  wire [3:0]ram_reg_7_5;
  wire [3:0]ram_reg_7_6;
  wire [1:0]ram_reg_7_7;
  wire [1:0]ram_reg_7_8;
  wire [1:0]ram_reg_9_0;
  wire [1:0]ram_reg_9_1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_10_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_10_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_10_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_11_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_11_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_11_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_12_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_12_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_12_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_12_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_12_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_13_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_13_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_13_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_13_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_13_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_14_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_14_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_14_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_14_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_14_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_15_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_15_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_15_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_15_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_15_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_16_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_16_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_16_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_16_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_16_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_16_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_16_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_16_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_16_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_16_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_16_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_17_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_17_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_17_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_17_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_17_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_17_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_17_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_17_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_17_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_17_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_17_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_18_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_18_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_18_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_18_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_18_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_18_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_18_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_18_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_18_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_18_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_18_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_18_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_19_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_19_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_19_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_19_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_19_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_19_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_19_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_19_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_19_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_19_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_19_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_19_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_20_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_20_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_20_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_20_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_20_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_20_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_20_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_20_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_20_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_20_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_20_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_20_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_21_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_21_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_21_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_21_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_21_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_21_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_21_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_21_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_21_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_21_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_21_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_21_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_22_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_22_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_22_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_22_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_22_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_22_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_22_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_22_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_22_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_22_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_22_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_22_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_23_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_23_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_23_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_23_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_23_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_23_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_23_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_23_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_23_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_23_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_23_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_23_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_8_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_8_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_8_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_9_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_9_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_9_DOBDO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_9_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \done_13_reg_2675[0]_i_1 
       (.I0(\done_13_reg_2675[0]_i_2_n_12 ),
        .I1(\done_13_reg_2675[0]_i_3_n_12 ),
        .I2(\done_13_reg_2675[0]_i_4_n_12 ),
        .I3(\done_13_reg_2675[0]_i_5_n_12 ),
        .O(done_13_fu_1118_p2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \done_13_reg_2675[0]_i_10 
       (.I0(dict_q1[169]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[25]),
        .I2(dict_q1[172]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[28]),
        .O(\done_13_reg_2675[0]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \done_13_reg_2675[0]_i_11 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[30]),
        .I1(dict_q1[174]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[27]),
        .I3(dict_q1[171]),
        .I4(\done_13_reg_2675[0]_i_14_n_12 ),
        .O(\done_13_reg_2675[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_13_reg_2675[0]_i_12 
       (.I0(dict_q1[163]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[19]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[20]),
        .I3(dict_q1[164]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[21]),
        .I5(dict_q1[165]),
        .O(\done_13_reg_2675[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_13_reg_2675[0]_i_13 
       (.I0(dict_q1[160]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[16]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[18]),
        .I3(dict_q1[162]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[17]),
        .I5(dict_q1[161]),
        .O(\done_13_reg_2675[0]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \done_13_reg_2675[0]_i_14 
       (.I0(dict_q1[173]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[29]),
        .I2(dict_q1[168]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[24]),
        .O(\done_13_reg_2675[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_13_reg_2675[0]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[15]),
        .I1(dict_q1[159]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[14]),
        .I3(dict_q1[158]),
        .I4(\done_13_reg_2675[0]_i_6_n_12 ),
        .I5(\done_13_reg_2675[0]_i_7_n_12 ),
        .O(\done_13_reg_2675[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \done_13_reg_2675[0]_i_3 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[6]),
        .I1(dict_q1[150]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[7]),
        .I3(dict_q1[151]),
        .I4(\done_13_reg_2675[0]_i_8_n_12 ),
        .I5(\done_13_reg_2675[0]_i_9_n_12 ),
        .O(\done_13_reg_2675[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \done_13_reg_2675[0]_i_4 
       (.I0(\done_13_reg_2675[0]_i_10_n_12 ),
        .I1(dict_q1[175]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[31]),
        .I3(dict_q1[170]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[26]),
        .I5(\done_13_reg_2675[0]_i_11_n_12 ),
        .O(\done_13_reg_2675[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_13_reg_2675[0]_i_5 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[23]),
        .I1(dict_q1[167]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[22]),
        .I3(dict_q1[166]),
        .I4(\done_13_reg_2675[0]_i_12_n_12 ),
        .I5(\done_13_reg_2675[0]_i_13_n_12 ),
        .O(\done_13_reg_2675[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_13_reg_2675[0]_i_6 
       (.I0(dict_q1[155]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[11]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[12]),
        .I3(dict_q1[156]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[13]),
        .I5(dict_q1[157]),
        .O(\done_13_reg_2675[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_13_reg_2675[0]_i_7 
       (.I0(dict_q1[152]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[8]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[9]),
        .I3(dict_q1[153]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[10]),
        .I5(dict_q1[154]),
        .O(\done_13_reg_2675[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_13_reg_2675[0]_i_8 
       (.I0(dict_q1[147]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[3]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[4]),
        .I3(dict_q1[148]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[5]),
        .I5(dict_q1[149]),
        .O(\done_13_reg_2675[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_13_reg_2675[0]_i_9 
       (.I0(dict_q1[144]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[0]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[2]),
        .I3(dict_q1[146]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[1]),
        .I5(dict_q1[145]),
        .O(\done_13_reg_2675[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \done_18_reg_2701[0]_i_1 
       (.I0(\done_18_reg_2701[0]_i_2_n_12 ),
        .I1(\done_18_reg_2701[0]_i_3_n_12 ),
        .I2(\done_18_reg_2701[0]_i_4_n_12 ),
        .I3(\done_18_reg_2701[0]_i_5_n_12 ),
        .O(done_18_fu_1276_p2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \done_18_reg_2701[0]_i_10 
       (.I0(dict_q1[244]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[28]),
        .I2(dict_q1[241]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[25]),
        .O(\done_18_reg_2701[0]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \done_18_reg_2701[0]_i_11 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[27]),
        .I1(dict_q1[243]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[30]),
        .I3(dict_q1[246]),
        .I4(\done_18_reg_2701[0]_i_14_n_12 ),
        .O(\done_18_reg_2701[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_18_reg_2701[0]_i_12 
       (.I0(dict_q1[235]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[19]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[20]),
        .I3(dict_q1[236]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[21]),
        .I5(dict_q1[237]),
        .O(\done_18_reg_2701[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_18_reg_2701[0]_i_13 
       (.I0(dict_q1[232]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[16]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[18]),
        .I3(dict_q1[234]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[17]),
        .I5(dict_q1[233]),
        .O(\done_18_reg_2701[0]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \done_18_reg_2701[0]_i_14 
       (.I0(dict_q1[245]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[29]),
        .I2(dict_q1[240]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[24]),
        .O(\done_18_reg_2701[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_18_reg_2701[0]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[15]),
        .I1(dict_q1[231]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[14]),
        .I3(dict_q1[230]),
        .I4(\done_18_reg_2701[0]_i_6_n_12 ),
        .I5(\done_18_reg_2701[0]_i_7_n_12 ),
        .O(\done_18_reg_2701[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \done_18_reg_2701[0]_i_3 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[7]),
        .I1(dict_q1[223]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[6]),
        .I3(dict_q1[222]),
        .I4(\done_18_reg_2701[0]_i_8_n_12 ),
        .I5(\done_18_reg_2701[0]_i_9_n_12 ),
        .O(\done_18_reg_2701[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \done_18_reg_2701[0]_i_4 
       (.I0(\done_18_reg_2701[0]_i_10_n_12 ),
        .I1(dict_q1[247]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[31]),
        .I3(dict_q1[242]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[26]),
        .I5(\done_18_reg_2701[0]_i_11_n_12 ),
        .O(\done_18_reg_2701[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_18_reg_2701[0]_i_5 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[23]),
        .I1(dict_q1[239]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[22]),
        .I3(dict_q1[238]),
        .I4(\done_18_reg_2701[0]_i_12_n_12 ),
        .I5(\done_18_reg_2701[0]_i_13_n_12 ),
        .O(\done_18_reg_2701[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_18_reg_2701[0]_i_6 
       (.I0(dict_q1[227]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[11]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[13]),
        .I3(dict_q1[229]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[12]),
        .I5(dict_q1[228]),
        .O(\done_18_reg_2701[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_18_reg_2701[0]_i_7 
       (.I0(dict_q1[224]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[8]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[9]),
        .I3(dict_q1[225]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[10]),
        .I5(dict_q1[226]),
        .O(\done_18_reg_2701[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_18_reg_2701[0]_i_8 
       (.I0(dict_q1[219]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[3]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[4]),
        .I3(dict_q1[220]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[5]),
        .I5(dict_q1[221]),
        .O(\done_18_reg_2701[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_18_reg_2701[0]_i_9 
       (.I0(dict_q1[216]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[0]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[2]),
        .I3(dict_q1[218]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[1]),
        .I5(dict_q1[217]),
        .O(\done_18_reg_2701[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \done_23_reg_2727[0]_i_1 
       (.I0(\done_23_reg_2727[0]_i_2_n_12 ),
        .I1(\done_23_reg_2727[0]_i_3_n_12 ),
        .I2(\done_23_reg_2727[0]_i_4_n_12 ),
        .I3(\done_23_reg_2727[0]_i_5_n_12 ),
        .O(done_23_fu_1434_p2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \done_23_reg_2727[0]_i_10 
       (.I0(dict_q1[316]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[28]),
        .I2(dict_q1[313]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[25]),
        .O(\done_23_reg_2727[0]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \done_23_reg_2727[0]_i_11 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[27]),
        .I1(dict_q1[315]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[30]),
        .I3(dict_q1[318]),
        .I4(\done_23_reg_2727[0]_i_14_n_12 ),
        .O(\done_23_reg_2727[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_23_reg_2727[0]_i_12 
       (.I0(dict_q1[307]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[19]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[21]),
        .I3(dict_q1[309]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[20]),
        .I5(dict_q1[308]),
        .O(\done_23_reg_2727[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_23_reg_2727[0]_i_13 
       (.I0(dict_q1[304]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[16]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[17]),
        .I3(dict_q1[305]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[18]),
        .I5(dict_q1[306]),
        .O(\done_23_reg_2727[0]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \done_23_reg_2727[0]_i_14 
       (.I0(dict_q1[317]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[29]),
        .I2(dict_q1[312]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[24]),
        .O(\done_23_reg_2727[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_23_reg_2727[0]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[15]),
        .I1(dict_q1[303]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[14]),
        .I3(dict_q1[302]),
        .I4(\done_23_reg_2727[0]_i_6_n_12 ),
        .I5(\done_23_reg_2727[0]_i_7_n_12 ),
        .O(\done_23_reg_2727[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \done_23_reg_2727[0]_i_3 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[6]),
        .I1(dict_q1[294]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[7]),
        .I3(dict_q1[295]),
        .I4(\done_23_reg_2727[0]_i_8_n_12 ),
        .I5(\done_23_reg_2727[0]_i_9_n_12 ),
        .O(\done_23_reg_2727[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \done_23_reg_2727[0]_i_4 
       (.I0(\done_23_reg_2727[0]_i_10_n_12 ),
        .I1(dict_q1[319]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[31]),
        .I3(dict_q1[314]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[26]),
        .I5(\done_23_reg_2727[0]_i_11_n_12 ),
        .O(\done_23_reg_2727[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_23_reg_2727[0]_i_5 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[23]),
        .I1(dict_q1[311]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[22]),
        .I3(dict_q1[310]),
        .I4(\done_23_reg_2727[0]_i_12_n_12 ),
        .I5(\done_23_reg_2727[0]_i_13_n_12 ),
        .O(\done_23_reg_2727[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_23_reg_2727[0]_i_6 
       (.I0(dict_q1[299]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[11]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[13]),
        .I3(dict_q1[301]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[12]),
        .I5(dict_q1[300]),
        .O(\done_23_reg_2727[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_23_reg_2727[0]_i_7 
       (.I0(dict_q1[296]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[8]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[9]),
        .I3(dict_q1[297]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[10]),
        .I5(dict_q1[298]),
        .O(\done_23_reg_2727[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_23_reg_2727[0]_i_8 
       (.I0(dict_q1[291]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[3]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[4]),
        .I3(dict_q1[292]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[5]),
        .I5(dict_q1[293]),
        .O(\done_23_reg_2727[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_23_reg_2727[0]_i_9 
       (.I0(dict_q1[288]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[0]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[2]),
        .I3(dict_q1[290]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[1]),
        .I5(dict_q1[289]),
        .O(\done_23_reg_2727[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \done_28_reg_2753[0]_i_1 
       (.I0(\done_28_reg_2753[0]_i_2_n_12 ),
        .I1(\done_28_reg_2753[0]_i_3_n_12 ),
        .I2(\done_28_reg_2753[0]_i_4_n_12 ),
        .I3(\done_28_reg_2753[0]_i_5_n_12 ),
        .O(done_28_fu_1592_p2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \done_28_reg_2753[0]_i_10 
       (.I0(dict_q1[388]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[28]),
        .I2(dict_q1[385]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[25]),
        .O(\done_28_reg_2753[0]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \done_28_reg_2753[0]_i_11 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[27]),
        .I1(dict_q1[387]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[30]),
        .I3(dict_q1[390]),
        .I4(\done_28_reg_2753[0]_i_14_n_12 ),
        .O(\done_28_reg_2753[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_28_reg_2753[0]_i_12 
       (.I0(dict_q1[379]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[19]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[21]),
        .I3(dict_q1[381]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[20]),
        .I5(dict_q1[380]),
        .O(\done_28_reg_2753[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_28_reg_2753[0]_i_13 
       (.I0(dict_q1[376]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[16]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[17]),
        .I3(dict_q1[377]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[18]),
        .I5(dict_q1[378]),
        .O(\done_28_reg_2753[0]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \done_28_reg_2753[0]_i_14 
       (.I0(dict_q1[389]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[29]),
        .I2(dict_q1[384]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[24]),
        .O(\done_28_reg_2753[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_28_reg_2753[0]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[15]),
        .I1(dict_q1[375]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[14]),
        .I3(dict_q1[374]),
        .I4(\done_28_reg_2753[0]_i_6_n_12 ),
        .I5(\done_28_reg_2753[0]_i_7_n_12 ),
        .O(\done_28_reg_2753[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \done_28_reg_2753[0]_i_3 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[7]),
        .I1(dict_q1[367]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[6]),
        .I3(dict_q1[366]),
        .I4(\done_28_reg_2753[0]_i_8_n_12 ),
        .I5(\done_28_reg_2753[0]_i_9_n_12 ),
        .O(\done_28_reg_2753[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \done_28_reg_2753[0]_i_4 
       (.I0(\done_28_reg_2753[0]_i_10_n_12 ),
        .I1(dict_q1[391]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[31]),
        .I3(dict_q1[386]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[26]),
        .I5(\done_28_reg_2753[0]_i_11_n_12 ),
        .O(\done_28_reg_2753[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_28_reg_2753[0]_i_5 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[23]),
        .I1(dict_q1[383]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[22]),
        .I3(dict_q1[382]),
        .I4(\done_28_reg_2753[0]_i_12_n_12 ),
        .I5(\done_28_reg_2753[0]_i_13_n_12 ),
        .O(\done_28_reg_2753[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_28_reg_2753[0]_i_6 
       (.I0(dict_q1[371]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[11]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[13]),
        .I3(dict_q1[373]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[12]),
        .I5(dict_q1[372]),
        .O(\done_28_reg_2753[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_28_reg_2753[0]_i_7 
       (.I0(dict_q1[368]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[8]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[9]),
        .I3(dict_q1[369]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[10]),
        .I5(dict_q1[370]),
        .O(\done_28_reg_2753[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_28_reg_2753[0]_i_8 
       (.I0(dict_q1[363]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[3]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[4]),
        .I3(dict_q1[364]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[5]),
        .I5(dict_q1[365]),
        .O(\done_28_reg_2753[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_28_reg_2753[0]_i_9 
       (.I0(dict_q1[360]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[0]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[2]),
        .I3(dict_q1[362]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[1]),
        .I5(dict_q1[361]),
        .O(\done_28_reg_2753[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \done_4_reg_2607[0]_i_1 
       (.I0(\done_4_reg_2607[0]_i_2_n_12 ),
        .I1(\done_4_reg_2607[0]_i_3_n_12 ),
        .I2(\done_4_reg_2607[0]_i_4_n_12 ),
        .I3(\done_4_reg_2607[0]_i_5_n_12 ),
        .I4(\done_4_reg_2607[0]_i_6_n_12 ),
        .O(done_4_fu_733_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_10 
       (.I0(dict_q1[16]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[16]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[17]),
        .I3(dict_q1[17]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[18]),
        .I5(dict_q1[18]),
        .O(\done_4_reg_2607[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_11 
       (.I0(dict_q1[11]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[11]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[13]),
        .I3(dict_q1[13]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[12]),
        .I5(dict_q1[12]),
        .O(\done_4_reg_2607[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_12 
       (.I0(dict_q1[8]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[8]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[9]),
        .I3(dict_q1[9]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[10]),
        .I5(dict_q1[10]),
        .O(\done_4_reg_2607[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_13 
       (.I0(dict_q1[3]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[3]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[4]),
        .I3(dict_q1[4]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[5]),
        .I5(dict_q1[5]),
        .O(\done_4_reg_2607[0]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_14 
       (.I0(dict_q1[0]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[0]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[1]),
        .I3(dict_q1[1]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[2]),
        .I5(dict_q1[2]),
        .O(\done_4_reg_2607[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_15 
       (.I0(dict_q1[35]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[35]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[36]),
        .I3(dict_q1[36]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[37]),
        .I5(dict_q1[37]),
        .O(\done_4_reg_2607[0]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_16 
       (.I0(dict_q1[32]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[32]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[34]),
        .I3(dict_q1[34]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[33]),
        .I5(dict_q1[33]),
        .O(\done_4_reg_2607[0]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[31]),
        .I1(dict_q1[31]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[30]),
        .I3(dict_q1[30]),
        .I4(\done_4_reg_2607[0]_i_7_n_12 ),
        .I5(\done_4_reg_2607[0]_i_8_n_12 ),
        .O(\done_4_reg_2607[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_4_reg_2607[0]_i_3 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[22]),
        .I1(dict_q1[22]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[23]),
        .I3(dict_q1[23]),
        .I4(\done_4_reg_2607[0]_i_9_n_12 ),
        .I5(\done_4_reg_2607[0]_i_10_n_12 ),
        .O(\done_4_reg_2607[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_4_reg_2607[0]_i_4 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[14]),
        .I1(dict_q1[14]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[15]),
        .I3(dict_q1[15]),
        .I4(\done_4_reg_2607[0]_i_11_n_12 ),
        .I5(\done_4_reg_2607[0]_i_12_n_12 ),
        .O(\done_4_reg_2607[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_4_reg_2607[0]_i_5 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[7]),
        .I1(dict_q1[7]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[6]),
        .I3(dict_q1[6]),
        .I4(\done_4_reg_2607[0]_i_13_n_12 ),
        .I5(\done_4_reg_2607[0]_i_14_n_12 ),
        .O(\done_4_reg_2607[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_6 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[38]),
        .I1(dict_q1[38]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[39]),
        .I3(dict_q1[39]),
        .I4(\done_4_reg_2607[0]_i_15_n_12 ),
        .I5(\done_4_reg_2607[0]_i_16_n_12 ),
        .O(\done_4_reg_2607[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_7 
       (.I0(dict_q1[27]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[27]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[29]),
        .I3(dict_q1[29]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[28]),
        .I5(dict_q1[28]),
        .O(\done_4_reg_2607[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_8 
       (.I0(dict_q1[24]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[24]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[25]),
        .I3(dict_q1[25]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[26]),
        .I5(dict_q1[26]),
        .O(\done_4_reg_2607[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_4_reg_2607[0]_i_9 
       (.I0(dict_q1[19]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[19]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[21]),
        .I3(dict_q1[21]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[20]),
        .I5(dict_q1[20]),
        .O(\done_4_reg_2607[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \done_9_reg_2639[0]_i_1 
       (.I0(\done_9_reg_2639[0]_i_2_n_12 ),
        .I1(\done_9_reg_2639[0]_i_3_n_12 ),
        .I2(\done_9_reg_2639[0]_i_4_n_12 ),
        .I3(\done_9_reg_2639[0]_i_5_n_12 ),
        .I4(\done_9_reg_2639[0]_i_6_n_12 ),
        .O(done_9_fu_947_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_10 
       (.I0(dict_q1[88]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[16]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[18]),
        .I3(dict_q1[90]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[17]),
        .I5(dict_q1[89]),
        .O(\done_9_reg_2639[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_11 
       (.I0(dict_q1[83]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[11]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[13]),
        .I3(dict_q1[85]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[12]),
        .I5(dict_q1[84]),
        .O(\done_9_reg_2639[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_12 
       (.I0(dict_q1[80]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[8]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[9]),
        .I3(dict_q1[81]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[10]),
        .I5(dict_q1[82]),
        .O(\done_9_reg_2639[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_13 
       (.I0(dict_q1[75]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[3]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[5]),
        .I3(dict_q1[77]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[4]),
        .I5(dict_q1[76]),
        .O(\done_9_reg_2639[0]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_14 
       (.I0(dict_q1[72]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[0]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[2]),
        .I3(dict_q1[74]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[1]),
        .I5(dict_q1[73]),
        .O(\done_9_reg_2639[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_15 
       (.I0(dict_q1[107]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[35]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[37]),
        .I3(dict_q1[109]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[36]),
        .I5(dict_q1[108]),
        .O(\done_9_reg_2639[0]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_16 
       (.I0(dict_q1[104]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[32]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[34]),
        .I3(dict_q1[106]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[33]),
        .I5(dict_q1[105]),
        .O(\done_9_reg_2639[0]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_2 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[31]),
        .I1(dict_q1[103]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[30]),
        .I3(dict_q1[102]),
        .I4(\done_9_reg_2639[0]_i_7_n_12 ),
        .I5(\done_9_reg_2639[0]_i_8_n_12 ),
        .O(\done_9_reg_2639[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_9_reg_2639[0]_i_3 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[23]),
        .I1(dict_q1[95]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[22]),
        .I3(dict_q1[94]),
        .I4(\done_9_reg_2639[0]_i_9_n_12 ),
        .I5(\done_9_reg_2639[0]_i_10_n_12 ),
        .O(\done_9_reg_2639[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_9_reg_2639[0]_i_4 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[15]),
        .I1(dict_q1[87]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[14]),
        .I3(dict_q1[86]),
        .I4(\done_9_reg_2639[0]_i_11_n_12 ),
        .I5(\done_9_reg_2639[0]_i_12_n_12 ),
        .O(\done_9_reg_2639[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \done_9_reg_2639[0]_i_5 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[6]),
        .I1(dict_q1[78]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[7]),
        .I3(dict_q1[79]),
        .I4(\done_9_reg_2639[0]_i_13_n_12 ),
        .I5(\done_9_reg_2639[0]_i_14_n_12 ),
        .O(\done_9_reg_2639[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \done_9_reg_2639[0]_i_6 
       (.I0(\done_9_reg_2639[0]_i_15_n_12 ),
        .I1(\done_9_reg_2639[0]_i_16_n_12 ),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[39]),
        .I3(dict_q1[111]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[38]),
        .I5(dict_q1[110]),
        .O(\done_9_reg_2639[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_7 
       (.I0(dict_q1[99]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[27]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[28]),
        .I3(dict_q1[100]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[29]),
        .I5(dict_q1[101]),
        .O(\done_9_reg_2639[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_8 
       (.I0(dict_q1[96]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[24]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[25]),
        .I3(dict_q1[97]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[26]),
        .I5(dict_q1[98]),
        .O(\done_9_reg_2639[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \done_9_reg_2639[0]_i_9 
       (.I0(dict_q1[91]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[19]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[21]),
        .I3(dict_q1[93]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[20]),
        .I5(dict_q1[92]),
        .O(\done_9_reg_2639[0]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_10_reg_2645[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[46]),
        .I1(dict_q1[118]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[47]),
        .I3(dict_q1[119]),
        .I4(\icmp_ln135_10_reg_2645[0]_i_2_n_12 ),
        .I5(\icmp_ln135_10_reg_2645[0]_i_3_n_12 ),
        .O(icmp_ln135_10_fu_963_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_10_reg_2645[0]_i_2 
       (.I0(dict_q1[115]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[43]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[44]),
        .I3(dict_q1[116]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[45]),
        .I5(dict_q1[117]),
        .O(\icmp_ln135_10_reg_2645[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_10_reg_2645[0]_i_3 
       (.I0(dict_q1[112]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[40]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[41]),
        .I3(dict_q1[113]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[42]),
        .I5(dict_q1[114]),
        .O(\icmp_ln135_10_reg_2645[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_15_reg_2681[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[38]),
        .I1(dict_q1[182]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[39]),
        .I3(dict_q1[183]),
        .I4(\icmp_ln135_15_reg_2681[0]_i_2_n_12 ),
        .I5(\icmp_ln135_15_reg_2681[0]_i_3_n_12 ),
        .O(icmp_ln135_15_fu_1134_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_15_reg_2681[0]_i_2 
       (.I0(dict_q1[179]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[35]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[36]),
        .I3(dict_q1[180]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[37]),
        .I5(dict_q1[181]),
        .O(\icmp_ln135_15_reg_2681[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_15_reg_2681[0]_i_3 
       (.I0(dict_q1[176]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[32]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[33]),
        .I3(dict_q1[177]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[34]),
        .I5(dict_q1[178]),
        .O(\icmp_ln135_15_reg_2681[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_16_reg_2686[0]_i_2 
       (.I0(dict_q1[187]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[43]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[45]),
        .I3(dict_q1[189]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[44]),
        .I5(dict_q1[188]),
        .O(ram_reg_10_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_21_reg_2707[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[38]),
        .I1(dict_q1[254]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[39]),
        .I3(dict_q1[255]),
        .I4(\icmp_ln135_21_reg_2707[0]_i_2_n_12 ),
        .I5(\icmp_ln135_21_reg_2707[0]_i_3_n_12 ),
        .O(icmp_ln135_21_fu_1292_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_21_reg_2707[0]_i_2 
       (.I0(dict_q1[251]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[35]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[36]),
        .I3(dict_q1[252]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[37]),
        .I5(dict_q1[253]),
        .O(\icmp_ln135_21_reg_2707[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_21_reg_2707[0]_i_3 
       (.I0(dict_q1[248]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[32]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[34]),
        .I3(dict_q1[250]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[33]),
        .I5(dict_q1[249]),
        .O(\icmp_ln135_21_reg_2707[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_22_reg_2712[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[47]),
        .I1(dict_q1[263]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[46]),
        .I3(dict_q1[262]),
        .I4(\icmp_ln135_22_reg_2712[0]_i_2_n_12 ),
        .I5(\icmp_ln135_22_reg_2712[0]_i_3_n_12 ),
        .O(icmp_ln135_22_fu_1307_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_22_reg_2712[0]_i_2 
       (.I0(dict_q1[259]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[43]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[44]),
        .I3(dict_q1[260]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[45]),
        .I5(dict_q1[261]),
        .O(\icmp_ln135_22_reg_2712[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_22_reg_2712[0]_i_3 
       (.I0(dict_q1[256]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[40]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[41]),
        .I3(dict_q1[257]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[42]),
        .I5(dict_q1[258]),
        .O(\icmp_ln135_22_reg_2712[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_27_reg_2733[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[39]),
        .I1(dict_q1[327]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[38]),
        .I3(dict_q1[326]),
        .I4(\icmp_ln135_27_reg_2733[0]_i_2_n_12 ),
        .I5(\icmp_ln135_27_reg_2733[0]_i_3_n_12 ),
        .O(icmp_ln135_27_fu_1450_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_27_reg_2733[0]_i_2 
       (.I0(dict_q1[323]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[35]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[36]),
        .I3(dict_q1[324]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[37]),
        .I5(dict_q1[325]),
        .O(\icmp_ln135_27_reg_2733[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_27_reg_2733[0]_i_3 
       (.I0(dict_q1[320]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[32]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[34]),
        .I3(dict_q1[322]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[33]),
        .I5(dict_q1[321]),
        .O(\icmp_ln135_27_reg_2733[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_28_reg_2738[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[47]),
        .I1(dict_q1[335]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[46]),
        .I3(dict_q1[334]),
        .I4(\icmp_ln135_28_reg_2738[0]_i_2_n_12 ),
        .I5(\icmp_ln135_28_reg_2738[0]_i_3_n_12 ),
        .O(icmp_ln135_28_fu_1465_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_28_reg_2738[0]_i_2 
       (.I0(dict_q1[331]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[43]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[45]),
        .I3(dict_q1[333]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[44]),
        .I5(dict_q1[332]),
        .O(\icmp_ln135_28_reg_2738[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_28_reg_2738[0]_i_3 
       (.I0(dict_q1[328]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[40]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[41]),
        .I3(dict_q1[329]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[42]),
        .I5(dict_q1[330]),
        .O(\icmp_ln135_28_reg_2738[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_33_reg_2759[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[38]),
        .I1(dict_q1[398]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[39]),
        .I3(dict_q1[399]),
        .I4(\icmp_ln135_33_reg_2759[0]_i_2_n_12 ),
        .I5(\icmp_ln135_33_reg_2759[0]_i_3_n_12 ),
        .O(icmp_ln135_33_fu_1608_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_33_reg_2759[0]_i_2 
       (.I0(dict_q1[395]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[35]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[36]),
        .I3(dict_q1[396]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[37]),
        .I5(dict_q1[397]),
        .O(\icmp_ln135_33_reg_2759[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_33_reg_2759[0]_i_3 
       (.I0(dict_q1[392]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[32]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[34]),
        .I3(dict_q1[394]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[33]),
        .I5(dict_q1[393]),
        .O(\icmp_ln135_33_reg_2759[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_34_reg_2764[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[47]),
        .I1(dict_q1[407]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[46]),
        .I3(dict_q1[406]),
        .I4(\icmp_ln135_34_reg_2764[0]_i_2_n_12 ),
        .I5(\icmp_ln135_34_reg_2764[0]_i_3_n_12 ),
        .O(icmp_ln135_34_fu_1623_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_34_reg_2764[0]_i_2 
       (.I0(dict_q1[403]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[43]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[45]),
        .I3(dict_q1[405]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[44]),
        .I5(dict_q1[404]),
        .O(\icmp_ln135_34_reg_2764[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_34_reg_2764[0]_i_3 
       (.I0(dict_q1[400]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[40]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[42]),
        .I3(dict_q1[402]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[41]),
        .I5(dict_q1[401]),
        .O(\icmp_ln135_34_reg_2764[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \icmp_ln135_4_reg_2613[0]_i_1 
       (.I0(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[46]),
        .I1(dict_q1[46]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[47]),
        .I3(dict_q1[47]),
        .I4(\icmp_ln135_4_reg_2613[0]_i_2_n_12 ),
        .I5(\icmp_ln135_4_reg_2613[0]_i_3_n_12 ),
        .O(icmp_ln135_4_fu_749_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_4_reg_2613[0]_i_2 
       (.I0(dict_q1[43]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[43]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[45]),
        .I3(dict_q1[45]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[44]),
        .I5(dict_q1[44]),
        .O(\icmp_ln135_4_reg_2613[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln135_4_reg_2613[0]_i_3 
       (.I0(dict_q1[40]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[40]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[42]),
        .I3(dict_q1[42]),
        .I4(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[41]),
        .I5(dict_q1[41]),
        .O(\icmp_ln135_4_reg_2613[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry__0_i_1
       (.I0(q1[140]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[9]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[8]),
        .I3(q1[139]),
        .O(ram_reg_23_1[3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry__0_i_2
       (.I0(q1[138]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[7]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[6]),
        .I3(q1[137]),
        .O(ram_reg_23_1[2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry__0_i_3
       (.I0(q1[136]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[5]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[4]),
        .I3(q1[135]),
        .O(ram_reg_23_1[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry__0_i_4
       (.I0(q1[134]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[3]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[2]),
        .I3(q1[133]),
        .O(ram_reg_23_1[0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry__1_i_1
       (.I0(q1[148]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[17]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[16]),
        .I3(q1[147]),
        .O(ram_reg_23_2[3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry__1_i_2
       (.I0(q1[146]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[15]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[14]),
        .I3(q1[145]),
        .O(ram_reg_23_2[2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry__1_i_3
       (.I0(q1[144]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[13]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[12]),
        .I3(q1[143]),
        .O(ram_reg_23_2[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry__1_i_4
       (.I0(q1[142]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[11]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[10]),
        .I3(q1[141]),
        .O(ram_reg_23_2[0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_10_fu_2254_p2_carry_i_1
       (.I0(q1[132]),
        .I1(icmp_ln141_10_fu_2254_p2_carry__1[1]),
        .I2(icmp_ln141_10_fu_2254_p2_carry__1[0]),
        .I3(q1[131]),
        .O(ram_reg_23_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry__0_i_5
       (.I0(q1[39]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[62]),
        .I2(q1[38]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[61]),
        .O(ram_reg_7_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry__0_i_6
       (.I0(q1[37]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[60]),
        .I2(q1[36]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[59]),
        .O(ram_reg_7_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry__0_i_7
       (.I0(q1[35]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[58]),
        .I2(q1[34]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[57]),
        .O(ram_reg_7_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry__0_i_8
       (.I0(q1[33]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[56]),
        .I2(q1[32]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[55]),
        .O(ram_reg_7_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry__1_i_5
       (.I0(q1[47]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[70]),
        .I2(q1[46]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[69]),
        .O(ram_reg_7_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry__1_i_6
       (.I0(q1[45]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[68]),
        .I2(q1[44]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[67]),
        .O(ram_reg_7_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry__1_i_7
       (.I0(q1[43]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[66]),
        .I2(q1[42]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[65]),
        .O(ram_reg_7_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry__1_i_8
       (.I0(q1[41]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[64]),
        .I2(q1[40]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[63]),
        .O(ram_reg_7_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry_i_5
       (.I0(q1[31]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[54]),
        .I2(q1[30]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[53]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry_i_6
       (.I0(q1[29]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[52]),
        .I2(q1[28]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[51]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln141_2_fu_968_p2_carry_i_7
       (.I0(q1[27]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[50]),
        .I2(q1[26]),
        .I3(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[49]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry__0_i_1
       (.I0(q1[15]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[62]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[61]),
        .I3(q1[14]),
        .O(ram_reg_3_0[3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry__0_i_2
       (.I0(q1[13]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[60]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[59]),
        .I3(q1[12]),
        .O(ram_reg_3_0[2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry__0_i_3
       (.I0(q1[11]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[58]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[57]),
        .I3(q1[10]),
        .O(ram_reg_3_0[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry__0_i_4
       (.I0(q1[9]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[56]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[55]),
        .I3(q1[8]),
        .O(ram_reg_3_0[0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry__1_i_1
       (.I0(q1[23]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[70]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[69]),
        .I3(q1[22]),
        .O(ram_reg_3_1[3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry__1_i_2
       (.I0(q1[21]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[68]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[67]),
        .I3(q1[20]),
        .O(ram_reg_3_1[2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry__1_i_3
       (.I0(q1[19]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[66]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[65]),
        .I3(q1[18]),
        .O(ram_reg_3_1[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry__1_i_4
       (.I0(q1[17]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[64]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[63]),
        .I3(q1[16]),
        .O(ram_reg_3_1[0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry_i_1
       (.I0(q1[7]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[54]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[53]),
        .I3(q1[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry_i_2
       (.I0(q1[5]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[52]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[51]),
        .I3(q1[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln141_fu_754_p2_carry_i_3
       (.I0(q1[3]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[50]),
        .I2(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[49]),
        .I3(q1[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h444D)) 
    icmp_ln141_fu_754_p2_carry_i_4
       (.I0(q1[1]),
        .I1(grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159_dict_d0[48]),
        .I2(Q[0]),
        .I3(q1[0]),
        .O(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \len_18_reg_2633[0]_i_1 
       (.I0(\done_9_reg_2639[0]_i_5_n_12 ),
        .I1(\done_9_reg_2639[0]_i_3_n_12 ),
        .I2(\done_9_reg_2639[0]_i_2_n_12 ),
        .I3(\done_9_reg_2639[0]_i_4_n_12 ),
        .O(len_18_fu_924_p3[0]));
  LUT4 #(
    .INIT(16'hB000)) 
    \len_18_reg_2633[1]_i_1 
       (.I0(\done_9_reg_2639[0]_i_2_n_12 ),
        .I1(\done_9_reg_2639[0]_i_3_n_12 ),
        .I2(\done_9_reg_2639[0]_i_4_n_12 ),
        .I3(\done_9_reg_2639[0]_i_5_n_12 ),
        .O(len_18_fu_924_p3[1]));
  LUT6 #(
    .INIT(64'h40004000FFFF0000)) 
    \len_18_reg_2633[2]_i_1 
       (.I0(\done_9_reg_2639[0]_i_2_n_12 ),
        .I1(\done_9_reg_2639[0]_i_3_n_12 ),
        .I2(\done_9_reg_2639[0]_i_4_n_12 ),
        .I3(\done_9_reg_2639[0]_i_5_n_12 ),
        .I4(\len_18_reg_2633_reg[2]_0 ),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\len_18_reg_2633_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \len_28_reg_2670[0]_i_1 
       (.I0(\done_13_reg_2675[0]_i_3_n_12 ),
        .I1(\done_13_reg_2675[0]_i_5_n_12 ),
        .I2(\done_13_reg_2675[0]_i_2_n_12 ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \len_28_reg_2670[1]_i_1 
       (.I0(\done_13_reg_2675[0]_i_2_n_12 ),
        .I1(\done_13_reg_2675[0]_i_3_n_12 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \len_40_reg_2696[0]_i_1 
       (.I0(\done_18_reg_2701[0]_i_3_n_12 ),
        .I1(\done_18_reg_2701[0]_i_5_n_12 ),
        .I2(\done_18_reg_2701[0]_i_2_n_12 ),
        .O(\present_window_12_load_reg_2512_reg[7] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \len_40_reg_2696[1]_i_1 
       (.I0(\done_18_reg_2701[0]_i_2_n_12 ),
        .I1(\done_18_reg_2701[0]_i_3_n_12 ),
        .O(\present_window_12_load_reg_2512_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \len_52_reg_2722[0]_i_1 
       (.I0(\done_23_reg_2727[0]_i_3_n_12 ),
        .I1(\done_23_reg_2727[0]_i_5_n_12 ),
        .I2(\done_23_reg_2727[0]_i_2_n_12 ),
        .O(\present_window_12_load_reg_2512_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \len_52_reg_2722[1]_i_1 
       (.I0(\done_23_reg_2727[0]_i_2_n_12 ),
        .I1(\done_23_reg_2727[0]_i_3_n_12 ),
        .O(\present_window_12_load_reg_2512_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \len_64_reg_2748[0]_i_1 
       (.I0(\done_28_reg_2753[0]_i_3_n_12 ),
        .I1(\done_28_reg_2753[0]_i_5_n_12 ),
        .I2(\done_28_reg_2753[0]_i_2_n_12 ),
        .O(\present_window_12_load_reg_2512_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \len_64_reg_2748[1]_i_1 
       (.I0(\done_28_reg_2753[0]_i_2_n_12 ),
        .I1(\done_28_reg_2753[0]_i_3_n_12 ),
        .O(\present_window_12_load_reg_2512_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \len_6_reg_2601[0]_i_1 
       (.I0(\done_4_reg_2607[0]_i_5_n_12 ),
        .I1(\done_4_reg_2607[0]_i_3_n_12 ),
        .I2(\done_4_reg_2607[0]_i_2_n_12 ),
        .I3(\done_4_reg_2607[0]_i_4_n_12 ),
        .O(len_6_fu_710_p3[0]));
  LUT4 #(
    .INIT(16'hB000)) 
    \len_6_reg_2601[1]_i_1 
       (.I0(\done_4_reg_2607[0]_i_2_n_12 ),
        .I1(\done_4_reg_2607[0]_i_3_n_12 ),
        .I2(\done_4_reg_2607[0]_i_4_n_12 ),
        .I3(\done_4_reg_2607[0]_i_5_n_12 ),
        .O(len_6_fu_710_p3[1]));
  LUT6 #(
    .INIT(64'h40004000FFFF0000)) 
    \len_6_reg_2601[2]_i_1 
       (.I0(\done_4_reg_2607[0]_i_2_n_12 ),
        .I1(\done_4_reg_2607[0]_i_3_n_12 ),
        .I2(\done_4_reg_2607[0]_i_4_n_12 ),
        .I3(\done_4_reg_2607[0]_i_5_n_12 ),
        .I4(\len_6_reg_2601_reg[2]_0 ),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\len_6_reg_2601_reg[2] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,d0[17:16]}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:16],dict_q1[15:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:2],dict_q1[17:16]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE[0],WEBWE[0],WEBWE[0],WEBWE[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[33:18]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,d0[35:34]}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:16],dict_q1[33:18]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:2],dict_q1[35:34]}),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE[0],WEBWE[0],WEBWE[0],WEBWE[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "180" *) 
  (* ram_slice_end = "197" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_10
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[195:180]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[197:196]}),
        .DOADO({NLW_ram_reg_10_DOADO_UNCONNECTED[31:16],q1[56:51],dict_q1[189:187],q1[50:48],dict_q1[183:180]}),
        .DOBDO(NLW_ram_reg_10_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_10_DOPADOP_UNCONNECTED[3:2],q1[58:57]}),
        .DOPBDOP(NLW_ram_reg_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_10_SBITERR_UNCONNECTED),
        .WEA({ram_reg_9_0[1],ram_reg_9_0[1],ram_reg_9_0[1],ram_reg_9_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_9_1[1],ram_reg_9_1[1],ram_reg_9_1[1],ram_reg_9_1[1]}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_10_i_1
       (.I0(q1[27]),
        .I1(ram_reg_4_0),
        .O(dict_d0[195]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_10
       (.I0(ram_reg_4_0),
        .I1(dict_q1[114]),
        .O(dict_d0[186]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_11
       (.I0(ram_reg_4_0),
        .I1(dict_q1[113]),
        .O(dict_d0[185]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_12
       (.I0(ram_reg_4_0),
        .I1(dict_q1[112]),
        .O(dict_d0[184]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_13
       (.I0(dict_q1[111]),
        .I1(ram_reg_4_0),
        .O(dict_d0[183]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_14
       (.I0(dict_q1[110]),
        .I1(ram_reg_4_0),
        .O(dict_d0[182]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_15
       (.I0(dict_q1[109]),
        .I1(ram_reg_4_0),
        .O(dict_d0[181]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_16
       (.I0(dict_q1[108]),
        .I1(ram_reg_4_0),
        .O(dict_d0[180]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_10_i_17
       (.I0(q1[29]),
        .I1(ram_reg_4_0),
        .O(dict_d0[197]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_10_i_18
       (.I0(q1[28]),
        .I1(ram_reg_4_0),
        .O(dict_d0[196]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_10_i_2
       (.I0(q1[26]),
        .I1(ram_reg_4_0),
        .O(dict_d0[194]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_10_i_3
       (.I0(q1[25]),
        .I1(ram_reg_4_0),
        .O(dict_d0[193]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_10_i_4
       (.I0(q1[24]),
        .I1(ram_reg_4_0),
        .O(dict_d0[192]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_5
       (.I0(ram_reg_4_0),
        .I1(dict_q1[119]),
        .O(dict_d0[191]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_6
       (.I0(ram_reg_4_0),
        .I1(dict_q1[118]),
        .O(dict_d0[190]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_7
       (.I0(ram_reg_4_0),
        .I1(dict_q1[117]),
        .O(dict_d0[189]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_8
       (.I0(ram_reg_4_0),
        .I1(dict_q1[116]),
        .O(dict_d0[188]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_10_i_9
       (.I0(ram_reg_4_0),
        .I1(dict_q1[115]),
        .O(dict_d0[187]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "198" *) 
  (* ram_slice_end = "215" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_11
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[213:198]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[215:214]}),
        .DOADO({NLW_ram_reg_11_DOADO_UNCONNECTED[31:16],q1[74:59]}),
        .DOBDO(NLW_ram_reg_11_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_11_DOPADOP_UNCONNECTED[3:2],q1[76:75]}),
        .DOPBDOP(NLW_ram_reg_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_11_SBITERR_UNCONNECTED),
        .WEA({ram_reg_11_1,ram_reg_11_1,ram_reg_11_1,ram_reg_11_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_11_2,ram_reg_11_2,ram_reg_11_2,ram_reg_11_2}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_1
       (.I0(q1[45]),
        .I1(ram_reg_4_0),
        .O(dict_d0[213]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_10
       (.I0(q1[36]),
        .I1(ram_reg_11_0),
        .O(dict_d0[204]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_11
       (.I0(q1[35]),
        .I1(ram_reg_11_0),
        .O(dict_d0[203]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_12
       (.I0(q1[34]),
        .I1(ram_reg_11_0),
        .O(dict_d0[202]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_13
       (.I0(q1[33]),
        .I1(ram_reg_11_0),
        .O(dict_d0[201]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_14
       (.I0(q1[32]),
        .I1(ram_reg_11_0),
        .O(dict_d0[200]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_15
       (.I0(q1[31]),
        .I1(ram_reg_11_0),
        .O(dict_d0[199]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_16
       (.I0(q1[30]),
        .I1(ram_reg_11_0),
        .O(dict_d0[198]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_17
       (.I0(q1[47]),
        .I1(ram_reg_4_0),
        .O(dict_d0[215]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_18
       (.I0(q1[46]),
        .I1(ram_reg_4_0),
        .O(dict_d0[214]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_2
       (.I0(q1[44]),
        .I1(ram_reg_4_0),
        .O(dict_d0[212]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_3
       (.I0(q1[43]),
        .I1(ram_reg_4_0),
        .O(dict_d0[211]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_4
       (.I0(q1[42]),
        .I1(ram_reg_11_0),
        .O(dict_d0[210]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_5
       (.I0(q1[41]),
        .I1(ram_reg_11_0),
        .O(dict_d0[209]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_6
       (.I0(q1[40]),
        .I1(ram_reg_11_0),
        .O(dict_d0[208]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_7
       (.I0(q1[39]),
        .I1(ram_reg_11_0),
        .O(dict_d0[207]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_8
       (.I0(q1[38]),
        .I1(ram_reg_11_0),
        .O(dict_d0[206]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_11_i_9
       (.I0(q1[37]),
        .I1(ram_reg_11_0),
        .O(dict_d0[205]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "216" *) 
  (* ram_slice_end = "233" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_12
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[231:216]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[233:232]}),
        .DOADO({NLW_ram_reg_12_DOADO_UNCONNECTED[31:16],dict_q1[231:216]}),
        .DOBDO(NLW_ram_reg_12_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_12_DOPADOP_UNCONNECTED[3:2],dict_q1[233:232]}),
        .DOPBDOP(NLW_ram_reg_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_12_SBITERR_UNCONNECTED),
        .WEA({ram_reg_18_0,ram_reg_18_0,ram_reg_18_0,ram_reg_18_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_18_1,ram_reg_18_1,ram_reg_18_1,ram_reg_18_1}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_1
       (.I0(dict_q1[159]),
        .I1(ram_reg_11_0),
        .O(dict_d0[231]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_10
       (.I0(dict_q1[150]),
        .I1(ram_reg_11_0),
        .O(dict_d0[222]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_11
       (.I0(dict_q1[149]),
        .I1(ram_reg_11_0),
        .O(dict_d0[221]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_12
       (.I0(dict_q1[148]),
        .I1(ram_reg_11_0),
        .O(dict_d0[220]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_13
       (.I0(dict_q1[147]),
        .I1(ram_reg_11_0),
        .O(dict_d0[219]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_14
       (.I0(dict_q1[146]),
        .I1(ram_reg_11_0),
        .O(dict_d0[218]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_15
       (.I0(dict_q1[145]),
        .I1(ram_reg_11_0),
        .O(dict_d0[217]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_16
       (.I0(dict_q1[144]),
        .I1(ram_reg_11_0),
        .O(dict_d0[216]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_17
       (.I0(dict_q1[161]),
        .I1(ram_reg_11_0),
        .O(dict_d0[233]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_18
       (.I0(dict_q1[160]),
        .I1(ram_reg_11_0),
        .O(dict_d0[232]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_2
       (.I0(dict_q1[158]),
        .I1(ram_reg_11_0),
        .O(dict_d0[230]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_3
       (.I0(dict_q1[157]),
        .I1(ram_reg_11_0),
        .O(dict_d0[229]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_4
       (.I0(dict_q1[156]),
        .I1(ram_reg_11_0),
        .O(dict_d0[228]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_5
       (.I0(dict_q1[155]),
        .I1(ram_reg_11_0),
        .O(dict_d0[227]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_6
       (.I0(dict_q1[154]),
        .I1(ram_reg_11_0),
        .O(dict_d0[226]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_7
       (.I0(dict_q1[153]),
        .I1(ram_reg_11_0),
        .O(dict_d0[225]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_8
       (.I0(dict_q1[152]),
        .I1(ram_reg_11_0),
        .O(dict_d0[224]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_12_i_9
       (.I0(dict_q1[151]),
        .I1(ram_reg_11_0),
        .O(dict_d0[223]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "234" *) 
  (* ram_slice_end = "251" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_13
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[249:234]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[251:250]}),
        .DOADO({NLW_ram_reg_13_DOADO_UNCONNECTED[31:16],dict_q1[249:234]}),
        .DOBDO(NLW_ram_reg_13_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_13_DOPADOP_UNCONNECTED[3:2],dict_q1[251:250]}),
        .DOPBDOP(NLW_ram_reg_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_13_SBITERR_UNCONNECTED),
        .WEA({ram_reg_18_0,ram_reg_18_0,ram_reg_13_0,ram_reg_13_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_18_1,ram_reg_18_1,ram_reg_13_1,ram_reg_13_1}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_1
       (.I0(ram_reg_11_0),
        .I1(dict_q1[177]),
        .O(dict_d0[249]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_10
       (.I0(dict_q1[168]),
        .I1(ram_reg_11_0),
        .O(dict_d0[240]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_11
       (.I0(dict_q1[167]),
        .I1(ram_reg_11_0),
        .O(dict_d0[239]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_12
       (.I0(dict_q1[166]),
        .I1(ram_reg_11_0),
        .O(dict_d0[238]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_13
       (.I0(dict_q1[165]),
        .I1(ram_reg_11_0),
        .O(dict_d0[237]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_14
       (.I0(dict_q1[164]),
        .I1(ram_reg_11_0),
        .O(dict_d0[236]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_15
       (.I0(dict_q1[163]),
        .I1(ram_reg_11_0),
        .O(dict_d0[235]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_16
       (.I0(dict_q1[162]),
        .I1(ram_reg_11_0),
        .O(dict_d0[234]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_17
       (.I0(ram_reg_11_0),
        .I1(dict_q1[179]),
        .O(dict_d0[251]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_18
       (.I0(ram_reg_11_0),
        .I1(dict_q1[178]),
        .O(dict_d0[250]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_2
       (.I0(ram_reg_11_0),
        .I1(dict_q1[176]),
        .O(dict_d0[248]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_3
       (.I0(dict_q1[175]),
        .I1(ram_reg_11_0),
        .O(dict_d0[247]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_4
       (.I0(dict_q1[174]),
        .I1(ram_reg_11_0),
        .O(dict_d0[246]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_5
       (.I0(dict_q1[173]),
        .I1(ram_reg_11_0),
        .O(dict_d0[245]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_6
       (.I0(dict_q1[172]),
        .I1(ram_reg_11_0),
        .O(dict_d0[244]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_7
       (.I0(dict_q1[171]),
        .I1(ram_reg_11_0),
        .O(dict_d0[243]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_8
       (.I0(dict_q1[170]),
        .I1(ram_reg_11_0),
        .O(dict_d0[242]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_13_i_9
       (.I0(dict_q1[169]),
        .I1(ram_reg_11_0),
        .O(dict_d0[241]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "252" *) 
  (* ram_slice_end = "269" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_14
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[267:252]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[269:268]}),
        .DOADO({NLW_ram_reg_14_DOADO_UNCONNECTED[31:16],q1[80:77],dict_q1[263:252]}),
        .DOBDO(NLW_ram_reg_14_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_14_DOPADOP_UNCONNECTED[3:2],q1[82:81]}),
        .DOPBDOP(NLW_ram_reg_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_14_SBITERR_UNCONNECTED),
        .WEA({ram_reg_13_0,ram_reg_13_0,ram_reg_13_0,ram_reg_13_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_13_1,ram_reg_13_1,ram_reg_13_1,ram_reg_13_1}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_14_i_1
       (.I0(q1[56]),
        .I1(ram_reg_11_0),
        .O(dict_d0[267]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_10
       (.I0(ram_reg_11_0),
        .I1(q1[50]),
        .O(dict_d0[258]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_11
       (.I0(ram_reg_11_0),
        .I1(q1[49]),
        .O(dict_d0[257]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_12
       (.I0(ram_reg_11_0),
        .I1(q1[48]),
        .O(dict_d0[256]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_13
       (.I0(ram_reg_11_0),
        .I1(dict_q1[183]),
        .O(dict_d0[255]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_14
       (.I0(ram_reg_11_0),
        .I1(dict_q1[182]),
        .O(dict_d0[254]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_15
       (.I0(ram_reg_11_0),
        .I1(dict_q1[181]),
        .O(dict_d0[253]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_16
       (.I0(ram_reg_11_0),
        .I1(dict_q1[180]),
        .O(dict_d0[252]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_14_i_17
       (.I0(q1[58]),
        .I1(ram_reg_11_0),
        .O(dict_d0[269]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_14_i_18
       (.I0(q1[57]),
        .I1(ram_reg_11_0),
        .O(dict_d0[268]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_14_i_2
       (.I0(q1[55]),
        .I1(ram_reg_11_0),
        .O(dict_d0[266]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_14_i_3
       (.I0(q1[54]),
        .I1(ram_reg_11_0),
        .O(dict_d0[265]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_14_i_4
       (.I0(q1[53]),
        .I1(ram_reg_11_0),
        .O(dict_d0[264]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_5
       (.I0(ram_reg_11_0),
        .I1(q1[52]),
        .O(dict_d0[263]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_6
       (.I0(ram_reg_11_0),
        .I1(q1[51]),
        .O(dict_d0[262]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_7
       (.I0(ram_reg_11_0),
        .I1(dict_q1[189]),
        .O(dict_d0[261]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_8
       (.I0(ram_reg_11_0),
        .I1(dict_q1[188]),
        .O(dict_d0[260]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_14_i_9
       (.I0(ram_reg_11_0),
        .I1(dict_q1[187]),
        .O(dict_d0[259]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "270" *) 
  (* ram_slice_end = "287" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_15
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_15_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[285:270]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[287:286]}),
        .DOADO({NLW_ram_reg_15_DOADO_UNCONNECTED[31:16],q1[98:83]}),
        .DOBDO(NLW_ram_reg_15_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_15_DOPADOP_UNCONNECTED[3:2],q1[100:99]}),
        .DOPBDOP(NLW_ram_reg_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_15_SBITERR_UNCONNECTED),
        .WEA({ram_reg_9_0[0],ram_reg_9_0[0],ram_reg_9_0[0],ram_reg_9_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_9_1[0],ram_reg_9_1[0],ram_reg_9_1[0],ram_reg_9_1[0]}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_1
       (.I0(q1[74]),
        .I1(ram_reg_11_0),
        .O(dict_d0[285]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_10
       (.I0(q1[65]),
        .I1(ram_reg_11_0),
        .O(dict_d0[276]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_11
       (.I0(q1[64]),
        .I1(ram_reg_11_0),
        .O(dict_d0[275]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_12
       (.I0(q1[63]),
        .I1(ram_reg_11_0),
        .O(dict_d0[274]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_13
       (.I0(q1[62]),
        .I1(ram_reg_11_0),
        .O(dict_d0[273]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_14
       (.I0(q1[61]),
        .I1(ram_reg_11_0),
        .O(dict_d0[272]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_15
       (.I0(q1[60]),
        .I1(ram_reg_11_0),
        .O(dict_d0[271]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_16
       (.I0(q1[59]),
        .I1(ram_reg_11_0),
        .O(dict_d0[270]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_17
       (.I0(q1[76]),
        .I1(ram_reg_11_0),
        .O(dict_d0[287]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_18
       (.I0(q1[75]),
        .I1(ram_reg_11_0),
        .O(dict_d0[286]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_2
       (.I0(q1[73]),
        .I1(ram_reg_11_0),
        .O(dict_d0[284]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_3
       (.I0(q1[72]),
        .I1(ram_reg_11_0),
        .O(dict_d0[283]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_4
       (.I0(q1[71]),
        .I1(ram_reg_11_0),
        .O(dict_d0[282]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_5
       (.I0(q1[70]),
        .I1(ram_reg_11_0),
        .O(dict_d0[281]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_6
       (.I0(q1[69]),
        .I1(ram_reg_11_0),
        .O(dict_d0[280]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_7
       (.I0(q1[68]),
        .I1(ram_reg_11_0),
        .O(dict_d0[279]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_8
       (.I0(q1[67]),
        .I1(ram_reg_11_0),
        .O(dict_d0[278]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_15_i_9
       (.I0(q1[66]),
        .I1(ram_reg_11_0),
        .O(dict_d0[277]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "288" *) 
  (* ram_slice_end = "305" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_16
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_16_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_16_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_16_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[303:288]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[305:304]}),
        .DOADO({NLW_ram_reg_16_DOADO_UNCONNECTED[31:16],dict_q1[303:288]}),
        .DOBDO(NLW_ram_reg_16_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_16_DOPADOP_UNCONNECTED[3:2],dict_q1[305:304]}),
        .DOPBDOP(NLW_ram_reg_16_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_16_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_16_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_16_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_16_SBITERR_UNCONNECTED),
        .WEA({ram_reg_22_0,ram_reg_22_0,ram_reg_22_0,ram_reg_22_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_22_1,ram_reg_22_1,ram_reg_22_1,ram_reg_22_1}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_1
       (.I0(dict_q1[231]),
        .I1(ram_reg_11_0),
        .O(dict_d0[303]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_10
       (.I0(dict_q1[222]),
        .I1(ram_reg_11_0),
        .O(dict_d0[294]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_11
       (.I0(dict_q1[221]),
        .I1(ram_reg_11_0),
        .O(dict_d0[293]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_12
       (.I0(dict_q1[220]),
        .I1(ram_reg_11_0),
        .O(dict_d0[292]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_13
       (.I0(dict_q1[219]),
        .I1(ram_reg_11_0),
        .O(dict_d0[291]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_14
       (.I0(dict_q1[218]),
        .I1(ram_reg_11_0),
        .O(dict_d0[290]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_15
       (.I0(dict_q1[217]),
        .I1(ram_reg_11_0),
        .O(dict_d0[289]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_16
       (.I0(dict_q1[216]),
        .I1(ram_reg_11_0),
        .O(dict_d0[288]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_17
       (.I0(dict_q1[233]),
        .I1(ram_reg_11_0),
        .O(dict_d0[305]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_18
       (.I0(dict_q1[232]),
        .I1(ram_reg_11_0),
        .O(dict_d0[304]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_2
       (.I0(dict_q1[230]),
        .I1(ram_reg_11_0),
        .O(dict_d0[302]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_3
       (.I0(dict_q1[229]),
        .I1(ram_reg_11_0),
        .O(dict_d0[301]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_4
       (.I0(dict_q1[228]),
        .I1(ram_reg_11_0),
        .O(dict_d0[300]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_5
       (.I0(dict_q1[227]),
        .I1(ram_reg_11_0),
        .O(dict_d0[299]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_6
       (.I0(dict_q1[226]),
        .I1(ram_reg_11_0),
        .O(dict_d0[298]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_7
       (.I0(dict_q1[225]),
        .I1(ram_reg_11_0),
        .O(dict_d0[297]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_8
       (.I0(dict_q1[224]),
        .I1(ram_reg_11_0),
        .O(dict_d0[296]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_16_i_9
       (.I0(dict_q1[223]),
        .I1(ram_reg_11_0),
        .O(dict_d0[295]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "306" *) 
  (* ram_slice_end = "323" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_17
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_17_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_17_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_17_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[321:306]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[323:322]}),
        .DOADO({NLW_ram_reg_17_DOADO_UNCONNECTED[31:16],dict_q1[321:306]}),
        .DOBDO(NLW_ram_reg_17_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_17_DOPADOP_UNCONNECTED[3:2],dict_q1[323:322]}),
        .DOPBDOP(NLW_ram_reg_17_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_17_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_17_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_17_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_17_SBITERR_UNCONNECTED),
        .WEA({ram_reg_22_0,ram_reg_22_0,ram_reg_22_0,ram_reg_22_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_22_1,ram_reg_22_1,ram_reg_22_1,ram_reg_22_1}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_1
       (.I0(ram_reg_11_0),
        .I1(dict_q1[249]),
        .O(dict_d0[321]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_10
       (.I0(dict_q1[240]),
        .I1(ram_reg_17_0),
        .O(dict_d0[312]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_11
       (.I0(dict_q1[239]),
        .I1(ram_reg_17_0),
        .O(dict_d0[311]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_12
       (.I0(dict_q1[238]),
        .I1(ram_reg_17_0),
        .O(dict_d0[310]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_13
       (.I0(dict_q1[237]),
        .I1(ram_reg_17_0),
        .O(dict_d0[309]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_14
       (.I0(dict_q1[236]),
        .I1(ram_reg_17_0),
        .O(dict_d0[308]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_15
       (.I0(dict_q1[235]),
        .I1(ram_reg_17_0),
        .O(dict_d0[307]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_16
       (.I0(dict_q1[234]),
        .I1(ram_reg_17_0),
        .O(dict_d0[306]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_17
       (.I0(ram_reg_11_0),
        .I1(dict_q1[251]),
        .O(dict_d0[323]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_18
       (.I0(ram_reg_11_0),
        .I1(dict_q1[250]),
        .O(dict_d0[322]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_2
       (.I0(ram_reg_11_0),
        .I1(dict_q1[248]),
        .O(dict_d0[320]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_3
       (.I0(dict_q1[247]),
        .I1(ram_reg_11_0),
        .O(dict_d0[319]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_4
       (.I0(dict_q1[246]),
        .I1(ram_reg_11_0),
        .O(dict_d0[318]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_5
       (.I0(dict_q1[245]),
        .I1(ram_reg_11_0),
        .O(dict_d0[317]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_6
       (.I0(dict_q1[244]),
        .I1(ram_reg_11_0),
        .O(dict_d0[316]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_7
       (.I0(dict_q1[243]),
        .I1(ram_reg_11_0),
        .O(dict_d0[315]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_8
       (.I0(dict_q1[242]),
        .I1(ram_reg_11_0),
        .O(dict_d0[314]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_17_i_9
       (.I0(dict_q1[241]),
        .I1(ram_reg_11_0),
        .O(dict_d0[313]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "324" *) 
  (* ram_slice_end = "341" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_18
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_18_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_18_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_18_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[339:324]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[341:340]}),
        .DOADO({NLW_ram_reg_18_DOADO_UNCONNECTED[31:16],q1[104:101],dict_q1[335:324]}),
        .DOBDO(NLW_ram_reg_18_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_18_DOPADOP_UNCONNECTED[3:2],q1[106:105]}),
        .DOPBDOP(NLW_ram_reg_18_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_18_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_18_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_18_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_18_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_18_SBITERR_UNCONNECTED),
        .WEA({ram_reg_18_0,ram_reg_18_0,ram_reg_18_0,ram_reg_18_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_18_1,ram_reg_18_1,ram_reg_18_1,ram_reg_18_1}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_18_i_1
       (.I0(q1[80]),
        .I1(ram_reg_17_0),
        .O(dict_d0[339]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_10
       (.I0(ram_reg_17_0),
        .I1(dict_q1[258]),
        .O(dict_d0[330]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_11
       (.I0(ram_reg_17_0),
        .I1(dict_q1[257]),
        .O(dict_d0[329]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_12
       (.I0(ram_reg_17_0),
        .I1(dict_q1[256]),
        .O(dict_d0[328]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_13
       (.I0(ram_reg_17_0),
        .I1(dict_q1[255]),
        .O(dict_d0[327]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_14
       (.I0(ram_reg_17_0),
        .I1(dict_q1[254]),
        .O(dict_d0[326]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_15
       (.I0(ram_reg_17_0),
        .I1(dict_q1[253]),
        .O(dict_d0[325]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_16
       (.I0(ram_reg_17_0),
        .I1(dict_q1[252]),
        .O(dict_d0[324]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_18_i_17
       (.I0(q1[82]),
        .I1(ram_reg_17_0),
        .O(dict_d0[341]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_18_i_18
       (.I0(q1[81]),
        .I1(ram_reg_17_0),
        .O(dict_d0[340]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_18_i_2
       (.I0(q1[79]),
        .I1(ram_reg_17_0),
        .O(dict_d0[338]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_18_i_3
       (.I0(q1[78]),
        .I1(ram_reg_17_0),
        .O(dict_d0[337]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_18_i_4
       (.I0(q1[77]),
        .I1(ram_reg_17_0),
        .O(dict_d0[336]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_5
       (.I0(ram_reg_17_0),
        .I1(dict_q1[263]),
        .O(dict_d0[335]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_6
       (.I0(ram_reg_17_0),
        .I1(dict_q1[262]),
        .O(dict_d0[334]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_7
       (.I0(ram_reg_17_0),
        .I1(dict_q1[261]),
        .O(dict_d0[333]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_8
       (.I0(ram_reg_17_0),
        .I1(dict_q1[260]),
        .O(dict_d0[332]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_18_i_9
       (.I0(ram_reg_17_0),
        .I1(dict_q1[259]),
        .O(dict_d0[331]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "342" *) 
  (* ram_slice_end = "359" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_19
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_19_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_19_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_19_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[357:342]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[359:358]}),
        .DOADO({NLW_ram_reg_19_DOADO_UNCONNECTED[31:16],q1[122:107]}),
        .DOBDO(NLW_ram_reg_19_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_19_DOPADOP_UNCONNECTED[3:2],q1[124:123]}),
        .DOPBDOP(NLW_ram_reg_19_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_19_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_19_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_19_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_19_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_19_SBITERR_UNCONNECTED),
        .WEA({ram_reg_9_0[0],ram_reg_9_0[0],ram_reg_9_0[0],ram_reg_9_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_9_1[0],ram_reg_9_1[0],ram_reg_9_1[0],ram_reg_9_1[0]}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_1
       (.I0(q1[98]),
        .I1(ram_reg_17_0),
        .O(dict_d0[357]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_10
       (.I0(q1[89]),
        .I1(ram_reg_17_0),
        .O(dict_d0[348]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_11
       (.I0(q1[88]),
        .I1(ram_reg_17_0),
        .O(dict_d0[347]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_12
       (.I0(q1[87]),
        .I1(ram_reg_17_0),
        .O(dict_d0[346]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_13
       (.I0(q1[86]),
        .I1(ram_reg_17_0),
        .O(dict_d0[345]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_14
       (.I0(q1[85]),
        .I1(ram_reg_17_0),
        .O(dict_d0[344]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_15
       (.I0(q1[84]),
        .I1(ram_reg_17_0),
        .O(dict_d0[343]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_16
       (.I0(q1[83]),
        .I1(ram_reg_17_0),
        .O(dict_d0[342]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_17
       (.I0(q1[100]),
        .I1(ram_reg_17_0),
        .O(dict_d0[359]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_18
       (.I0(q1[99]),
        .I1(ram_reg_17_0),
        .O(dict_d0[358]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_2
       (.I0(q1[97]),
        .I1(ram_reg_17_0),
        .O(dict_d0[356]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_3
       (.I0(q1[96]),
        .I1(ram_reg_17_0),
        .O(dict_d0[355]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_4
       (.I0(q1[95]),
        .I1(ram_reg_17_0),
        .O(dict_d0[354]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_5
       (.I0(q1[94]),
        .I1(ram_reg_17_0),
        .O(dict_d0[353]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_6
       (.I0(q1[93]),
        .I1(ram_reg_17_0),
        .O(dict_d0[352]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_7
       (.I0(q1[92]),
        .I1(ram_reg_17_0),
        .O(dict_d0[351]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_8
       (.I0(q1[91]),
        .I1(ram_reg_17_0),
        .O(dict_d0[350]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_19_i_9
       (.I0(q1[90]),
        .I1(ram_reg_17_0),
        .O(dict_d0[349]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "53" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[51:36]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,d0[53:52]}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:16],q1[3:0],dict_q1[47:36]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:2],q1[5:4]}),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE[1],WEBWE,WEBWE[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "360" *) 
  (* ram_slice_end = "377" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_20
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_20_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_20_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_20_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[375:360]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[377:376]}),
        .DOADO({NLW_ram_reg_20_DOADO_UNCONNECTED[31:16],dict_q1[375:360]}),
        .DOBDO(NLW_ram_reg_20_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_20_DOPADOP_UNCONNECTED[3:2],dict_q1[377:376]}),
        .DOPBDOP(NLW_ram_reg_20_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_20_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_20_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_20_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_20_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_20_SBITERR_UNCONNECTED),
        .WEA({ram_reg_20_0,ram_reg_20_0,ram_reg_20_0,ram_reg_20_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_20_1,ram_reg_20_1,ram_reg_20_1,ram_reg_20_1}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_1
       (.I0(dict_q1[303]),
        .I1(ram_reg_17_0),
        .O(dict_d0[375]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_10
       (.I0(dict_q1[294]),
        .I1(ram_reg_17_0),
        .O(dict_d0[366]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_11
       (.I0(dict_q1[293]),
        .I1(ram_reg_17_0),
        .O(dict_d0[365]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_12
       (.I0(dict_q1[292]),
        .I1(ram_reg_17_0),
        .O(dict_d0[364]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_13
       (.I0(dict_q1[291]),
        .I1(ram_reg_17_0),
        .O(dict_d0[363]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_14
       (.I0(dict_q1[290]),
        .I1(ram_reg_17_0),
        .O(dict_d0[362]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_15
       (.I0(dict_q1[289]),
        .I1(ram_reg_17_0),
        .O(dict_d0[361]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_16
       (.I0(dict_q1[288]),
        .I1(ram_reg_17_0),
        .O(dict_d0[360]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_17
       (.I0(dict_q1[305]),
        .I1(ram_reg_17_0),
        .O(dict_d0[377]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_18
       (.I0(dict_q1[304]),
        .I1(ram_reg_17_0),
        .O(dict_d0[376]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_2
       (.I0(dict_q1[302]),
        .I1(ram_reg_17_0),
        .O(dict_d0[374]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_3
       (.I0(dict_q1[301]),
        .I1(ram_reg_17_0),
        .O(dict_d0[373]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_4
       (.I0(dict_q1[300]),
        .I1(ram_reg_17_0),
        .O(dict_d0[372]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_5
       (.I0(dict_q1[299]),
        .I1(ram_reg_17_0),
        .O(dict_d0[371]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_6
       (.I0(dict_q1[298]),
        .I1(ram_reg_17_0),
        .O(dict_d0[370]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_7
       (.I0(dict_q1[297]),
        .I1(ram_reg_17_0),
        .O(dict_d0[369]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_8
       (.I0(dict_q1[296]),
        .I1(ram_reg_17_0),
        .O(dict_d0[368]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_20_i_9
       (.I0(dict_q1[295]),
        .I1(ram_reg_17_0),
        .O(dict_d0[367]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "378" *) 
  (* ram_slice_end = "395" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_21
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_21_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_21_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_21_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[393:378]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[395:394]}),
        .DOADO({NLW_ram_reg_21_DOADO_UNCONNECTED[31:16],dict_q1[393:378]}),
        .DOBDO(NLW_ram_reg_21_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_21_DOPADOP_UNCONNECTED[3:2],dict_q1[395:394]}),
        .DOPBDOP(NLW_ram_reg_21_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_21_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_21_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_21_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_21_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_21_SBITERR_UNCONNECTED),
        .WEA({ram_reg_20_0,ram_reg_20_0,ram_reg_20_0,ram_reg_20_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_20_1,ram_reg_20_1,ram_reg_20_1,ram_reg_20_1}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_1
       (.I0(ram_reg_17_0),
        .I1(dict_q1[321]),
        .O(dict_d0[393]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_10
       (.I0(dict_q1[312]),
        .I1(ram_reg_17_0),
        .O(dict_d0[384]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_11
       (.I0(dict_q1[311]),
        .I1(ram_reg_17_0),
        .O(dict_d0[383]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_12
       (.I0(dict_q1[310]),
        .I1(ram_reg_17_0),
        .O(dict_d0[382]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_13
       (.I0(dict_q1[309]),
        .I1(ram_reg_17_0),
        .O(dict_d0[381]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_14
       (.I0(dict_q1[308]),
        .I1(ram_reg_17_0),
        .O(dict_d0[380]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_15
       (.I0(dict_q1[307]),
        .I1(ram_reg_17_0),
        .O(dict_d0[379]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_16
       (.I0(dict_q1[306]),
        .I1(ram_reg_17_0),
        .O(dict_d0[378]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_17
       (.I0(ram_reg_17_0),
        .I1(dict_q1[323]),
        .O(dict_d0[395]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_18
       (.I0(ram_reg_17_0),
        .I1(dict_q1[322]),
        .O(dict_d0[394]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_2
       (.I0(ram_reg_17_0),
        .I1(dict_q1[320]),
        .O(dict_d0[392]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_3
       (.I0(dict_q1[319]),
        .I1(ram_reg_17_0),
        .O(dict_d0[391]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_4
       (.I0(dict_q1[318]),
        .I1(ram_reg_17_0),
        .O(dict_d0[390]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_5
       (.I0(dict_q1[317]),
        .I1(ram_reg_17_0),
        .O(dict_d0[389]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_6
       (.I0(dict_q1[316]),
        .I1(ram_reg_17_0),
        .O(dict_d0[388]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_7
       (.I0(dict_q1[315]),
        .I1(ram_reg_17_0),
        .O(dict_d0[387]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_8
       (.I0(dict_q1[314]),
        .I1(ram_reg_17_0),
        .O(dict_d0[386]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_21_i_9
       (.I0(dict_q1[313]),
        .I1(ram_reg_17_0),
        .O(dict_d0[385]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "396" *) 
  (* ram_slice_end = "413" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_22
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_22_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_22_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_22_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[411:396]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[413:412]}),
        .DOADO({NLW_ram_reg_22_DOADO_UNCONNECTED[31:16],q1[128:125],dict_q1[407:396]}),
        .DOBDO(NLW_ram_reg_22_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_22_DOPADOP_UNCONNECTED[3:2],q1[130:129]}),
        .DOPBDOP(NLW_ram_reg_22_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_22_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_22_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_22_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_22_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_22_SBITERR_UNCONNECTED),
        .WEA({ram_reg_20_0,ram_reg_20_0,ram_reg_22_0,ram_reg_22_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_20_1,ram_reg_20_1,ram_reg_22_1,ram_reg_22_1}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_22_i_1
       (.I0(q1[104]),
        .I1(ram_reg_17_0),
        .O(dict_d0[411]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_10
       (.I0(ram_reg_17_0),
        .I1(dict_q1[330]),
        .O(dict_d0[402]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_11
       (.I0(ram_reg_17_0),
        .I1(dict_q1[329]),
        .O(dict_d0[401]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_12
       (.I0(ram_reg_17_0),
        .I1(dict_q1[328]),
        .O(dict_d0[400]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_13
       (.I0(ram_reg_17_0),
        .I1(dict_q1[327]),
        .O(dict_d0[399]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_14
       (.I0(ram_reg_17_0),
        .I1(dict_q1[326]),
        .O(dict_d0[398]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_15
       (.I0(ram_reg_17_0),
        .I1(dict_q1[325]),
        .O(dict_d0[397]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_16
       (.I0(ram_reg_17_0),
        .I1(dict_q1[324]),
        .O(dict_d0[396]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_22_i_17
       (.I0(q1[106]),
        .I1(ram_reg_17_0),
        .O(dict_d0[413]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_22_i_18
       (.I0(q1[105]),
        .I1(ram_reg_17_0),
        .O(dict_d0[412]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_22_i_2
       (.I0(q1[103]),
        .I1(ram_reg_17_0),
        .O(dict_d0[410]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_22_i_3
       (.I0(q1[102]),
        .I1(ram_reg_17_0),
        .O(dict_d0[409]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_22_i_4
       (.I0(q1[101]),
        .I1(ram_reg_17_0),
        .O(dict_d0[408]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_5
       (.I0(ram_reg_17_0),
        .I1(dict_q1[335]),
        .O(dict_d0[407]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_6
       (.I0(ram_reg_17_0),
        .I1(dict_q1[334]),
        .O(dict_d0[406]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_7
       (.I0(ram_reg_17_0),
        .I1(dict_q1[333]),
        .O(dict_d0[405]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_8
       (.I0(ram_reg_17_0),
        .I1(dict_q1[332]),
        .O(dict_d0[404]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_22_i_9
       (.I0(ram_reg_17_0),
        .I1(dict_q1[331]),
        .O(dict_d0[403]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "414" *) 
  (* ram_slice_end = "431" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_23
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_23_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_23_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_23_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[429:414]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[431:430]}),
        .DOADO({NLW_ram_reg_23_DOADO_UNCONNECTED[31:16],q1[146:131]}),
        .DOBDO(NLW_ram_reg_23_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_23_DOPADOP_UNCONNECTED[3:2],q1[148:147]}),
        .DOPBDOP(NLW_ram_reg_23_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_23_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_23_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_23_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_23_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ap_block_pp0_stage0_subdone),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_23_SBITERR_UNCONNECTED),
        .WEA({ram_reg_9_0[1],ram_reg_9_0,ram_reg_9_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_9_1[1],ram_reg_9_1,ram_reg_9_1[0]}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_10
       (.I0(q1[114]),
        .I1(ram_reg_17_0),
        .O(dict_d0[421]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_11
       (.I0(q1[113]),
        .I1(ram_reg_17_0),
        .O(dict_d0[420]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_12
       (.I0(q1[112]),
        .I1(ram_reg_17_0),
        .O(dict_d0[419]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_13
       (.I0(q1[111]),
        .I1(ram_reg_17_0),
        .O(dict_d0[418]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_14
       (.I0(q1[110]),
        .I1(ram_reg_17_0),
        .O(dict_d0[417]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_15
       (.I0(q1[109]),
        .I1(ram_reg_17_0),
        .O(dict_d0[416]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_16
       (.I0(q1[108]),
        .I1(ram_reg_17_0),
        .O(dict_d0[415]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_17
       (.I0(q1[107]),
        .I1(ram_reg_23_3),
        .O(dict_d0[414]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_18
       (.I0(q1[124]),
        .I1(ram_reg_17_0),
        .O(dict_d0[431]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_19
       (.I0(q1[123]),
        .I1(ram_reg_17_0),
        .O(dict_d0[430]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_2
       (.I0(q1[122]),
        .I1(ram_reg_17_0),
        .O(dict_d0[429]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_3
       (.I0(q1[121]),
        .I1(ram_reg_17_0),
        .O(dict_d0[428]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_4
       (.I0(q1[120]),
        .I1(ram_reg_17_0),
        .O(dict_d0[427]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_5
       (.I0(q1[119]),
        .I1(ram_reg_17_0),
        .O(dict_d0[426]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_6
       (.I0(q1[118]),
        .I1(ram_reg_17_0),
        .O(dict_d0[425]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_7
       (.I0(q1[117]),
        .I1(ram_reg_17_0),
        .O(dict_d0[424]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_8
       (.I0(q1[116]),
        .I1(ram_reg_17_0),
        .O(dict_d0[423]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_23_i_9
       (.I0(q1[115]),
        .I1(ram_reg_17_0),
        .O(dict_d0[422]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[69:54]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,d0[71:70]}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:16],q1[21:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:2],q1[23:22]}),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE[1],WEBWE[1],WEBWE[1],WEBWE[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "89" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[87:72]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[89:88]}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:16],dict_q1[87:72]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:2],dict_q1[89:88]}),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE[1],WEBWE[1],WEBWE[1],WEBWE[1]}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_1
       (.I0(dict_q1[15]),
        .I1(ram_reg_4_1),
        .O(dict_d0[87]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_10
       (.I0(dict_q1[6]),
        .I1(ram_reg_4_1),
        .O(dict_d0[78]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_11
       (.I0(dict_q1[5]),
        .I1(ram_reg_4_1),
        .O(dict_d0[77]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_12
       (.I0(dict_q1[4]),
        .I1(ram_reg_4_1),
        .O(dict_d0[76]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_13
       (.I0(dict_q1[3]),
        .I1(ram_reg_4_1),
        .O(dict_d0[75]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_14
       (.I0(dict_q1[2]),
        .I1(ram_reg_4_1),
        .O(dict_d0[74]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_15
       (.I0(dict_q1[1]),
        .I1(ram_reg_4_1),
        .O(dict_d0[73]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_16
       (.I0(dict_q1[0]),
        .I1(ram_reg_4_0),
        .O(dict_d0[72]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_17
       (.I0(dict_q1[17]),
        .I1(ram_reg_4_1),
        .O(dict_d0[89]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_18
       (.I0(dict_q1[16]),
        .I1(ram_reg_4_1),
        .O(dict_d0[88]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_2
       (.I0(dict_q1[14]),
        .I1(ram_reg_4_1),
        .O(dict_d0[86]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_3
       (.I0(dict_q1[13]),
        .I1(ram_reg_4_1),
        .O(dict_d0[85]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_4
       (.I0(dict_q1[12]),
        .I1(ram_reg_4_1),
        .O(dict_d0[84]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_5
       (.I0(dict_q1[11]),
        .I1(ram_reg_4_1),
        .O(dict_d0[83]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_6
       (.I0(dict_q1[10]),
        .I1(ram_reg_4_1),
        .O(dict_d0[82]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_7
       (.I0(dict_q1[9]),
        .I1(ram_reg_4_1),
        .O(dict_d0[81]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_8
       (.I0(dict_q1[8]),
        .I1(ram_reg_4_1),
        .O(dict_d0[80]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_9
       (.I0(dict_q1[7]),
        .I1(ram_reg_4_1),
        .O(dict_d0[79]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "90" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[105:90]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[107:106]}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:16],dict_q1[105:90]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:2],dict_q1[107:106]}),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_7[0],ram_reg_7_7[0],ram_reg_7_7[0],ram_reg_7_7[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_7_8[0],ram_reg_7_8[0],ram_reg_7_8[0],ram_reg_7_8[0]}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_1
       (.I0(dict_q1[33]),
        .I1(ram_reg_4_0),
        .O(dict_d0[105]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_10
       (.I0(dict_q1[24]),
        .I1(ram_reg_4_0),
        .O(dict_d0[96]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_11
       (.I0(dict_q1[23]),
        .I1(ram_reg_4_0),
        .O(dict_d0[95]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_12
       (.I0(dict_q1[22]),
        .I1(ram_reg_4_0),
        .O(dict_d0[94]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_13
       (.I0(dict_q1[21]),
        .I1(ram_reg_4_0),
        .O(dict_d0[93]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_14
       (.I0(dict_q1[20]),
        .I1(ram_reg_4_0),
        .O(dict_d0[92]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_15
       (.I0(dict_q1[19]),
        .I1(ram_reg_4_0),
        .O(dict_d0[91]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_16
       (.I0(dict_q1[18]),
        .I1(ram_reg_4_0),
        .O(dict_d0[90]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_17
       (.I0(dict_q1[35]),
        .I1(ram_reg_4_0),
        .O(dict_d0[107]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_18
       (.I0(dict_q1[34]),
        .I1(ram_reg_4_0),
        .O(dict_d0[106]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_2
       (.I0(dict_q1[32]),
        .I1(ram_reg_4_0),
        .O(dict_d0[104]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_3
       (.I0(dict_q1[31]),
        .I1(ram_reg_4_0),
        .O(dict_d0[103]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_4
       (.I0(dict_q1[30]),
        .I1(ram_reg_4_0),
        .O(dict_d0[102]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_5
       (.I0(dict_q1[29]),
        .I1(ram_reg_4_0),
        .O(dict_d0[101]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_6
       (.I0(dict_q1[28]),
        .I1(ram_reg_4_0),
        .O(dict_d0[100]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_7
       (.I0(dict_q1[27]),
        .I1(ram_reg_4_0),
        .O(dict_d0[99]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_8
       (.I0(dict_q1[26]),
        .I1(ram_reg_4_0),
        .O(dict_d0[98]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_9
       (.I0(dict_q1[25]),
        .I1(ram_reg_4_0),
        .O(dict_d0[97]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "108" *) 
  (* ram_slice_end = "125" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[123:108]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[125:124]}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:16],q1[27:24],dict_q1[119:108]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:2],q1[29:28]}),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_7[0],ram_reg_7_7[0],ram_reg_7_7[0],ram_reg_7_7[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_7_8[0],ram_reg_7_8[0],ram_reg_7_8[0],ram_reg_7_8[0]}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_6_i_1
       (.I0(q1[3]),
        .I1(ram_reg_4_0),
        .O(dict_d0[123]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_10
       (.I0(ram_reg_4_0),
        .I1(dict_q1[42]),
        .O(dict_d0[114]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_11
       (.I0(ram_reg_4_0),
        .I1(dict_q1[41]),
        .O(dict_d0[113]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_12
       (.I0(ram_reg_4_0),
        .I1(dict_q1[40]),
        .O(dict_d0[112]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_13
       (.I0(dict_q1[39]),
        .I1(ram_reg_4_0),
        .O(dict_d0[111]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_14
       (.I0(dict_q1[38]),
        .I1(ram_reg_4_0),
        .O(dict_d0[110]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_15
       (.I0(dict_q1[37]),
        .I1(ram_reg_4_0),
        .O(dict_d0[109]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_16
       (.I0(dict_q1[36]),
        .I1(ram_reg_4_0),
        .O(dict_d0[108]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_6_i_17
       (.I0(q1[5]),
        .I1(ram_reg_4_0),
        .O(dict_d0[125]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_6_i_18
       (.I0(q1[4]),
        .I1(ram_reg_4_0),
        .O(dict_d0[124]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_6_i_2
       (.I0(q1[2]),
        .I1(ram_reg_4_0),
        .O(dict_d0[122]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_6_i_3
       (.I0(q1[1]),
        .I1(ram_reg_4_0),
        .O(dict_d0[121]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_6_i_4
       (.I0(q1[0]),
        .I1(ram_reg_4_0),
        .O(dict_d0[120]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_5
       (.I0(ram_reg_4_0),
        .I1(dict_q1[47]),
        .O(dict_d0[119]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_6
       (.I0(ram_reg_4_0),
        .I1(dict_q1[46]),
        .O(dict_d0[118]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_7
       (.I0(ram_reg_4_0),
        .I1(dict_q1[45]),
        .O(dict_d0[117]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_8
       (.I0(ram_reg_4_0),
        .I1(dict_q1[44]),
        .O(dict_d0[116]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_9
       (.I0(ram_reg_4_0),
        .I1(dict_q1[43]),
        .O(dict_d0[115]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[141:126]}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,dict_d0[143:142]}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:16],q1[45:30]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:2],q1[47:46]}),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_7[1],ram_reg_7_7,ram_reg_7_7[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_7_8[1],ram_reg_7_8,ram_reg_7_8[0]}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_1
       (.I0(q1[21]),
        .I1(ram_reg_4_0),
        .O(dict_d0[141]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_10
       (.I0(q1[12]),
        .I1(ram_reg_4_0),
        .O(dict_d0[132]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_11
       (.I0(q1[11]),
        .I1(ram_reg_4_0),
        .O(dict_d0[131]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_12
       (.I0(q1[10]),
        .I1(ram_reg_4_0),
        .O(dict_d0[130]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_13
       (.I0(q1[9]),
        .I1(ram_reg_4_0),
        .O(dict_d0[129]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_14
       (.I0(q1[8]),
        .I1(ram_reg_4_0),
        .O(dict_d0[128]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_15
       (.I0(q1[7]),
        .I1(ram_reg_4_0),
        .O(dict_d0[127]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_16
       (.I0(q1[6]),
        .I1(ram_reg_4_0),
        .O(dict_d0[126]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_17
       (.I0(q1[23]),
        .I1(ram_reg_4_0),
        .O(dict_d0[143]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_18
       (.I0(q1[22]),
        .I1(ram_reg_4_0),
        .O(dict_d0[142]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_2
       (.I0(q1[20]),
        .I1(ram_reg_4_0),
        .O(dict_d0[140]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_3
       (.I0(q1[19]),
        .I1(ram_reg_4_0),
        .O(dict_d0[139]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_4
       (.I0(q1[18]),
        .I1(ram_reg_4_0),
        .O(dict_d0[138]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_5
       (.I0(q1[17]),
        .I1(ram_reg_4_0),
        .O(dict_d0[137]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_6
       (.I0(q1[16]),
        .I1(ram_reg_4_0),
        .O(dict_d0[136]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_7
       (.I0(q1[15]),
        .I1(ram_reg_4_0),
        .O(dict_d0[135]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_8
       (.I0(q1[14]),
        .I1(ram_reg_4_0),
        .O(dict_d0[134]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_7_i_9
       (.I0(q1[13]),
        .I1(ram_reg_4_0),
        .O(dict_d0[133]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "161" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_8
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[159:144]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[161:160]}),
        .DOADO({NLW_ram_reg_8_DOADO_UNCONNECTED[31:16],dict_q1[159:144]}),
        .DOBDO(NLW_ram_reg_8_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_8_DOPADOP_UNCONNECTED[3:2],dict_q1[161:160]}),
        .DOPBDOP(NLW_ram_reg_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_8_SBITERR_UNCONNECTED),
        .WEA({ram_reg_13_0,ram_reg_13_0,ram_reg_13_0,ram_reg_13_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_13_1,ram_reg_13_1,ram_reg_13_1,ram_reg_13_1}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_1
       (.I0(dict_q1[87]),
        .I1(ram_reg_4_0),
        .O(dict_d0[159]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_10
       (.I0(dict_q1[78]),
        .I1(ram_reg_4_0),
        .O(dict_d0[150]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_11
       (.I0(dict_q1[77]),
        .I1(ram_reg_4_0),
        .O(dict_d0[149]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_12
       (.I0(dict_q1[76]),
        .I1(ram_reg_4_0),
        .O(dict_d0[148]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_13
       (.I0(dict_q1[75]),
        .I1(ram_reg_4_0),
        .O(dict_d0[147]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_14
       (.I0(dict_q1[74]),
        .I1(ram_reg_4_0),
        .O(dict_d0[146]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_15
       (.I0(dict_q1[73]),
        .I1(ram_reg_4_0),
        .O(dict_d0[145]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_16
       (.I0(dict_q1[72]),
        .I1(ram_reg_4_0),
        .O(dict_d0[144]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_17
       (.I0(dict_q1[89]),
        .I1(ram_reg_4_0),
        .O(dict_d0[161]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_18
       (.I0(dict_q1[88]),
        .I1(ram_reg_4_0),
        .O(dict_d0[160]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_2
       (.I0(dict_q1[86]),
        .I1(ram_reg_4_0),
        .O(dict_d0[158]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_3
       (.I0(dict_q1[85]),
        .I1(ram_reg_4_0),
        .O(dict_d0[157]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_4
       (.I0(dict_q1[84]),
        .I1(ram_reg_4_0),
        .O(dict_d0[156]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_5
       (.I0(dict_q1[83]),
        .I1(ram_reg_4_0),
        .O(dict_d0[155]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_6
       (.I0(dict_q1[82]),
        .I1(ram_reg_4_0),
        .O(dict_d0[154]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_7
       (.I0(dict_q1[81]),
        .I1(ram_reg_4_0),
        .O(dict_d0[153]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_8
       (.I0(dict_q1[80]),
        .I1(ram_reg_4_0),
        .O(dict_d0[152]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_8_i_9
       (.I0(dict_q1[79]),
        .I1(ram_reg_4_0),
        .O(dict_d0[151]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "884736" *) 
  (* RTL_RAM_NAME = "lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s/dict_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "162" *) 
  (* ram_slice_end = "179" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_9
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dict_d0[177:162]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,dict_d0[179:178]}),
        .DOADO({NLW_ram_reg_9_DOADO_UNCONNECTED[31:16],dict_q1[177:162]}),
        .DOBDO(NLW_ram_reg_9_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_9_DOPADOP_UNCONNECTED[3:2],dict_q1[179:178]}),
        .DOPBDOP(NLW_ram_reg_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dict_ce1),
        .ENBWREN(dict_we0),
        .INJECTDBITERR(NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_9_SBITERR_UNCONNECTED),
        .WEA({ram_reg_9_0[1],ram_reg_9_0[1],ram_reg_9_0[1],ram_reg_9_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_9_1[1],ram_reg_9_1[1],ram_reg_9_1[1],ram_reg_9_1[1]}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_1
       (.I0(dict_q1[105]),
        .I1(ram_reg_4_0),
        .O(dict_d0[177]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_10
       (.I0(dict_q1[96]),
        .I1(ram_reg_4_0),
        .O(dict_d0[168]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_11
       (.I0(dict_q1[95]),
        .I1(ram_reg_4_0),
        .O(dict_d0[167]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_12
       (.I0(dict_q1[94]),
        .I1(ram_reg_4_0),
        .O(dict_d0[166]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_13
       (.I0(dict_q1[93]),
        .I1(ram_reg_4_0),
        .O(dict_d0[165]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_14
       (.I0(dict_q1[92]),
        .I1(ram_reg_4_0),
        .O(dict_d0[164]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_15
       (.I0(dict_q1[91]),
        .I1(ram_reg_4_0),
        .O(dict_d0[163]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_16
       (.I0(dict_q1[90]),
        .I1(ram_reg_4_0),
        .O(dict_d0[162]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_17
       (.I0(dict_q1[107]),
        .I1(ram_reg_4_0),
        .O(dict_d0[179]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_18
       (.I0(dict_q1[106]),
        .I1(ram_reg_4_0),
        .O(dict_d0[178]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_2
       (.I0(dict_q1[104]),
        .I1(ram_reg_4_0),
        .O(dict_d0[176]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_3
       (.I0(dict_q1[103]),
        .I1(ram_reg_4_0),
        .O(dict_d0[175]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_4
       (.I0(dict_q1[102]),
        .I1(ram_reg_4_0),
        .O(dict_d0[174]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_5
       (.I0(dict_q1[101]),
        .I1(ram_reg_4_0),
        .O(dict_d0[173]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_6
       (.I0(dict_q1[100]),
        .I1(ram_reg_4_0),
        .O(dict_d0[172]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_7
       (.I0(dict_q1[99]),
        .I1(ram_reg_4_0),
        .O(dict_d0[171]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_8
       (.I0(dict_q1[98]),
        .I1(ram_reg_4_0),
        .O(dict_d0[170]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_9_i_9
       (.I0(dict_q1[97]),
        .I1(ram_reg_4_0),
        .O(dict_d0[169]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__0_i_5
       (.I0(q1[30]),
        .I1(Q[5]),
        .I2(q1[31]),
        .I3(Q[6]),
        .O(ram_reg_7_2[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__0_i_6
       (.I0(q1[29]),
        .I1(Q[4]),
        .I2(q1[30]),
        .I3(Q[5]),
        .O(ram_reg_7_2[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__0_i_7
       (.I0(q1[28]),
        .I1(Q[3]),
        .I2(q1[29]),
        .I3(Q[4]),
        .O(ram_reg_7_2[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__0_i_8
       (.I0(q1[27]),
        .I1(Q[2]),
        .I2(q1[28]),
        .I3(Q[3]),
        .O(ram_reg_7_2[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__1_i_5
       (.I0(q1[34]),
        .I1(Q[9]),
        .I2(q1[35]),
        .I3(Q[10]),
        .O(ram_reg_7_3[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__1_i_6
       (.I0(q1[33]),
        .I1(Q[8]),
        .I2(q1[34]),
        .I3(Q[9]),
        .O(ram_reg_7_3[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__1_i_7
       (.I0(q1[32]),
        .I1(Q[7]),
        .I2(q1[33]),
        .I3(Q[8]),
        .O(ram_reg_7_3[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__1_i_8
       (.I0(q1[31]),
        .I1(Q[6]),
        .I2(q1[32]),
        .I3(Q[7]),
        .O(ram_reg_7_3[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__2_i_5
       (.I0(q1[38]),
        .I1(Q[13]),
        .I2(q1[39]),
        .I3(Q[14]),
        .O(ram_reg_7_4[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__2_i_6
       (.I0(q1[37]),
        .I1(Q[12]),
        .I2(q1[38]),
        .I3(Q[13]),
        .O(ram_reg_7_4[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__2_i_7
       (.I0(q1[36]),
        .I1(Q[11]),
        .I2(q1[37]),
        .I3(Q[12]),
        .O(ram_reg_7_4[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__2_i_8
       (.I0(q1[35]),
        .I1(Q[10]),
        .I2(q1[36]),
        .I3(Q[11]),
        .O(ram_reg_7_4[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__3_i_5
       (.I0(q1[42]),
        .I1(Q[17]),
        .I2(q1[43]),
        .I3(Q[18]),
        .O(ram_reg_7_5[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__3_i_6
       (.I0(q1[41]),
        .I1(Q[16]),
        .I2(q1[42]),
        .I3(Q[17]),
        .O(ram_reg_7_5[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__3_i_7
       (.I0(q1[40]),
        .I1(Q[15]),
        .I2(q1[41]),
        .I3(Q[16]),
        .O(ram_reg_7_5[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__3_i_8
       (.I0(q1[39]),
        .I1(Q[14]),
        .I2(q1[40]),
        .I3(Q[15]),
        .O(ram_reg_7_5[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__4_i_5
       (.I0(q1[46]),
        .I1(Q[21]),
        .I2(q1[47]),
        .I3(Q[22]),
        .O(ram_reg_7_6[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__4_i_6
       (.I0(q1[45]),
        .I1(Q[20]),
        .I2(q1[46]),
        .I3(Q[21]),
        .O(ram_reg_7_6[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__4_i_7
       (.I0(q1[44]),
        .I1(Q[19]),
        .I2(q1[45]),
        .I3(Q[20]),
        .O(ram_reg_7_6[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_1_fu_974_p2_carry__4_i_8
       (.I0(q1[43]),
        .I1(Q[18]),
        .I2(q1[44]),
        .I3(Q[19]),
        .O(ram_reg_7_6[0]));
  LUT3 #(
    .INIT(8'h69)) 
    sub_ln141_1_fu_974_p2_carry_i_2
       (.I0(q1[27]),
        .I1(Q[2]),
        .I2(q1[26]),
        .O(ram_reg_6_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln141_1_fu_974_p2_carry_i_3
       (.I0(q1[26]),
        .I1(Q[1]),
        .O(ram_reg_6_0[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__0_i_5
       (.I0(q1[6]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(q1[7]),
        .O(ram_reg_3_2[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__0_i_6
       (.I0(q1[5]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(q1[6]),
        .O(ram_reg_3_2[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__0_i_7
       (.I0(q1[4]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(q1[5]),
        .O(ram_reg_3_2[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__0_i_8
       (.I0(q1[3]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(q1[4]),
        .O(ram_reg_3_2[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__1_i_5
       (.I0(q1[10]),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(q1[11]),
        .O(ram_reg_3_3[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__1_i_6
       (.I0(q1[9]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(q1[10]),
        .O(ram_reg_3_3[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__1_i_7
       (.I0(q1[8]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(q1[9]),
        .O(ram_reg_3_3[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__1_i_8
       (.I0(q1[7]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(q1[8]),
        .O(ram_reg_3_3[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__2_i_5
       (.I0(q1[14]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(q1[15]),
        .O(ram_reg_3_4[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__2_i_6
       (.I0(q1[13]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(q1[14]),
        .O(ram_reg_3_4[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__2_i_7
       (.I0(q1[12]),
        .I1(Q[11]),
        .I2(Q[12]),
        .I3(q1[13]),
        .O(ram_reg_3_4[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__2_i_8
       (.I0(q1[11]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(q1[12]),
        .O(ram_reg_3_4[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__3_i_5
       (.I0(q1[18]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(q1[19]),
        .O(ram_reg_3_5[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__3_i_6
       (.I0(q1[17]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(q1[18]),
        .O(ram_reg_3_5[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__3_i_7
       (.I0(q1[16]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(q1[17]),
        .O(ram_reg_3_5[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__3_i_8
       (.I0(q1[15]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(q1[16]),
        .O(ram_reg_3_5[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__4_i_5
       (.I0(q1[22]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(q1[23]),
        .O(ram_reg_3_6[3]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__4_i_6
       (.I0(q1[21]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(q1[22]),
        .O(ram_reg_3_6[2]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__4_i_7
       (.I0(q1[20]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(q1[21]),
        .O(ram_reg_3_6[1]));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln141_fu_760_p2_carry__4_i_8
       (.I0(q1[19]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(q1[20]),
        .O(ram_reg_3_6[0]));
  LUT3 #(
    .INIT(8'h69)) 
    sub_ln141_fu_760_p2_carry_i_2
       (.I0(q1[3]),
        .I1(Q[2]),
        .I2(q1[2]),
        .O(ram_reg_2_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln141_fu_760_p2_carry_i_3
       (.I0(q1[2]),
        .I1(Q[1]),
        .O(ram_reg_2_0[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_start_for_lz4CompressPart2_U0
   (lz4CompressPart2_U0_ap_start,
    start_for_lz4CompressPart2_U0_full_n,
    full_n_reg_0,
    ap_idle,
    ap_rst,
    ap_clk,
    start_once_reg,
    lz4Compress_4096_1_U0_ap_start,
    empty_n_reg_0,
    empty_n_reg_1,
    lz4Out_full_n,
    lz4OutSize_full_n,
    lz4Out_eos_full_n,
    Q,
    ap_idle_0,
    ap_idle_1,
    ap_idle_2,
    ap_idle_3,
    ap_idle_4,
    ap_idle_5,
    ap_idle_6);
  output lz4CompressPart2_U0_ap_start;
  output start_for_lz4CompressPart2_U0_full_n;
  output full_n_reg_0;
  output ap_idle;
  input ap_rst;
  input ap_clk;
  input start_once_reg;
  input lz4Compress_4096_1_U0_ap_start;
  input empty_n_reg_0;
  input empty_n_reg_1;
  input lz4Out_full_n;
  input lz4OutSize_full_n;
  input lz4Out_eos_full_n;
  input [1:0]Q;
  input [0:0]ap_idle_0;
  input ap_idle_1;
  input [0:0]ap_idle_2;
  input ap_idle_3;
  input ap_idle_4;
  input [0:0]ap_idle_5;
  input [0:0]ap_idle_6;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire [0:0]ap_idle_0;
  wire ap_idle_1;
  wire [0:0]ap_idle_2;
  wire ap_idle_3;
  wire ap_idle_4;
  wire [0:0]ap_idle_5;
  wire [0:0]ap_idle_6;
  wire ap_idle_INST_0_i_1_n_12;
  wire ap_rst;
  wire empty_n_i_1__1_n_12;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__1_n_12;
  wire full_n_reg_0;
  wire lz4CompressPart2_U0_ap_start;
  wire lz4Compress_4096_1_U0_ap_start;
  wire lz4OutSize_full_n;
  wire lz4Out_eos_full_n;
  wire lz4Out_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_12 ;
  wire \mOutPtr[1]_i_1_n_12 ;
  wire \mOutPtr[1]_i_2_n_12 ;
  wire start_for_lz4CompressPart2_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'h04000000)) 
    ap_idle_INST_0
       (.I0(ap_idle_INST_0_i_1_n_12),
        .I1(ap_idle_0),
        .I2(ap_idle_1),
        .I3(ap_idle_2),
        .I4(ap_idle_3),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    ap_idle_INST_0_i_1
       (.I0(ap_idle_4),
        .I1(ap_idle_5),
        .I2(lz4CompressPart2_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_idle_6),
        .I5(full_n_reg_0),
        .O(ap_idle_INST_0_i_1_n_12));
  LUT3 #(
    .INIT(8'h1F)) 
    ap_idle_INST_0_i_5
       (.I0(start_for_lz4CompressPart2_U0_full_n),
        .I1(start_once_reg),
        .I2(lz4Compress_4096_1_U0_ap_start),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFBF00)) 
    empty_n_i_1__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_0),
        .I3(lz4CompressPart2_U0_ap_start),
        .I4(empty_n_reg_1),
        .O(empty_n_i_1__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_12),
        .Q(lz4CompressPart2_U0_ap_start),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0B0F0)) 
    full_n_i_1__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_for_lz4CompressPart2_U0_full_n),
        .I3(lz4Compress_4096_1_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr[1]_i_2_n_12 ),
        .O(full_n_i_1__1_n_12));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_12),
        .Q(start_for_lz4CompressPart2_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(lz4CompressPart2_U0_ap_start),
        .I1(empty_n_reg_0),
        .I2(start_once_reg),
        .I3(lz4Compress_4096_1_U0_ap_start),
        .I4(start_for_lz4CompressPart2_U0_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_for_lz4CompressPart2_U0_full_n),
        .I2(lz4Compress_4096_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(\mOutPtr[1]_i_2_n_12 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[1]_i_2 
       (.I0(lz4CompressPart2_U0_ap_start),
        .I1(lz4Out_full_n),
        .I2(lz4OutSize_full_n),
        .I3(lz4Out_eos_full_n),
        .I4(Q[1]),
        .O(\mOutPtr[1]_i_2_n_12 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_12 ),
        .Q(mOutPtr[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_12 ),
        .Q(mOutPtr[1]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_start_for_lz4Compress_4096_1_U0
   (lz4Compress_4096_1_U0_ap_start,
    start_for_lz4Compress_4096_1_U0_full_n,
    full_n_reg_0,
    ap_rst,
    ap_clk,
    start_once_reg,
    lzBooster_255_16384_64_U0_ap_start,
    lz4Compress_4096_1_U0_ap_ready);
  output lz4Compress_4096_1_U0_ap_start;
  output start_for_lz4Compress_4096_1_U0_full_n;
  output full_n_reg_0;
  input ap_rst;
  input ap_clk;
  input start_once_reg;
  input lzBooster_255_16384_64_U0_ap_start;
  input lz4Compress_4096_1_U0_ap_ready;

  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__11_n_12;
  wire full_n_i_1__11_n_12;
  wire full_n_reg_0;
  wire lz4Compress_4096_1_U0_ap_ready;
  wire lz4Compress_4096_1_U0_ap_start;
  wire lzBooster_255_16384_64_U0_ap_start;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_12 ;
  wire \mOutPtr[1]_i_1_n_12 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_lz4Compress_4096_1_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    ap_idle_INST_0_i_2
       (.I0(start_for_lz4Compress_4096_1_U0_full_n),
        .I1(start_once_reg),
        .I2(lzBooster_255_16384_64_U0_ap_start),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__11
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(lz4Compress_4096_1_U0_ap_start),
        .O(empty_n_i_1__11_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_12),
        .Q(lz4Compress_4096_1_U0_ap_start),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_lz4Compress_4096_1_U0_full_n),
        .O(full_n_i_1__11_n_12));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_12),
        .Q(start_for_lz4Compress_4096_1_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(lz4Compress_4096_1_U0_ap_ready),
        .I1(lz4Compress_4096_1_U0_ap_start),
        .I2(lzBooster_255_16384_64_U0_ap_start),
        .I3(start_for_lz4Compress_4096_1_U0_full_n),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    \mOutPtr[1]_i_2__2 
       (.I0(lzBooster_255_16384_64_U0_ap_start),
        .I1(start_for_lz4Compress_4096_1_U0_full_n),
        .I2(start_once_reg),
        .I3(lz4Compress_4096_1_U0_ap_ready),
        .I4(lz4Compress_4096_1_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    \mOutPtr[1]_i_3__0 
       (.I0(lz4Compress_4096_1_U0_ap_ready),
        .I1(lz4Compress_4096_1_U0_ap_start),
        .I2(lzBooster_255_16384_64_U0_ap_start),
        .I3(start_for_lz4Compress_4096_1_U0_full_n),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_12 ),
        .Q(mOutPtr[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_12 ),
        .Q(mOutPtr[1]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0
   (lzBestMatchFilter_6_65536_U0_ap_start,
    start_for_lzBestMatchFilter_6_65536_U0_full_n,
    ap_rst,
    ap_clk,
    ap_start,
    start_once_reg,
    lzBestMatchFilter_6_65536_U0_ap_ready,
    pop);
  output lzBestMatchFilter_6_65536_U0_ap_start;
  output start_for_lzBestMatchFilter_6_65536_U0_full_n;
  input ap_rst;
  input ap_clk;
  input ap_start;
  input start_once_reg;
  input lzBestMatchFilter_6_65536_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire ap_rst;
  wire ap_start;
  wire empty_n_i_1__7_n_12;
  wire full_n_i_1__7_n_12;
  wire lzBestMatchFilter_6_65536_U0_ap_ready;
  wire lzBestMatchFilter_6_65536_U0_ap_start;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_12 ;
  wire \mOutPtr[1]_i_1_n_12 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_lzBestMatchFilter_6_65536_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__7
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(lzBestMatchFilter_6_65536_U0_ap_start),
        .O(empty_n_i_1__7_n_12));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__2
       (.I0(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(lzBestMatchFilter_6_65536_U0_ap_ready),
        .I4(lzBestMatchFilter_6_65536_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__1
       (.I0(lzBestMatchFilter_6_65536_U0_ap_ready),
        .I1(lzBestMatchFilter_6_65536_U0_ap_start),
        .I2(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I3(ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_12),
        .Q(lzBestMatchFilter_6_65536_U0_ap_start),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__7_n_12));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_12),
        .Q(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(lzBestMatchFilter_6_65536_U0_ap_ready),
        .I1(lzBestMatchFilter_6_65536_U0_ap_start),
        .I2(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I3(ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(start_for_lzBestMatchFilter_6_65536_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_12 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_12 ),
        .Q(mOutPtr[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_12 ),
        .Q(mOutPtr[1]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0
   (lzBooster_255_16384_64_U0_ap_start,
    start_for_lzBooster_255_16384_64_U0_full_n,
    full_n_reg_0,
    ap_rst,
    ap_clk,
    start_once_reg,
    lzBestMatchFilter_6_65536_U0_ap_start,
    lzBooster_255_16384_64_U0_ap_ready);
  output lzBooster_255_16384_64_U0_ap_start;
  output start_for_lzBooster_255_16384_64_U0_full_n;
  output full_n_reg_0;
  input ap_rst;
  input ap_clk;
  input start_once_reg;
  input lzBestMatchFilter_6_65536_U0_ap_start;
  input lzBooster_255_16384_64_U0_ap_ready;

  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__9_n_12;
  wire full_n_i_1__9_n_12;
  wire full_n_reg_0;
  wire lzBestMatchFilter_6_65536_U0_ap_start;
  wire lzBooster_255_16384_64_U0_ap_ready;
  wire lzBooster_255_16384_64_U0_ap_start;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_12 ;
  wire \mOutPtr[1]_i_1_n_12 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_lzBooster_255_16384_64_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'h1F)) 
    ap_idle_INST_0_i_3
       (.I0(start_for_lzBooster_255_16384_64_U0_full_n),
        .I1(start_once_reg),
        .I2(lzBestMatchFilter_6_65536_U0_ap_start),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__9
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(lzBooster_255_16384_64_U0_ap_start),
        .O(empty_n_i_1__9_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_12),
        .Q(lzBooster_255_16384_64_U0_ap_start),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_lzBooster_255_16384_64_U0_full_n),
        .O(full_n_i_1__9_n_12));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_12),
        .Q(start_for_lzBooster_255_16384_64_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(lzBooster_255_16384_64_U0_ap_ready),
        .I1(lzBooster_255_16384_64_U0_ap_start),
        .I2(lzBestMatchFilter_6_65536_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_lzBooster_255_16384_64_U0_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00202020)) 
    \mOutPtr[1]_i_2__1 
       (.I0(lzBestMatchFilter_6_65536_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_lzBooster_255_16384_64_U0_full_n),
        .I3(lzBooster_255_16384_64_U0_ap_ready),
        .I4(lzBooster_255_16384_64_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    \mOutPtr[1]_i_3 
       (.I0(lzBooster_255_16384_64_U0_ap_ready),
        .I1(lzBooster_255_16384_64_U0_ap_start),
        .I2(lzBestMatchFilter_6_65536_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_lzBooster_255_16384_64_U0_full_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_12 ),
        .Q(mOutPtr[0]),
        .R(ap_rst));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_12 ),
        .Q(mOutPtr[1]),
        .R(ap_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
