
SR16_BMS_Reduced_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008694  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  0800887c  0800887c  0000987c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ce4  08008ce4  0000a0c8  2**0
                  CONTENTS
  4 .ARM          00000008  08008ce4  08008ce4  00009ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cec  08008cec  0000a0c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cec  08008cec  00009cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008cf0  08008cf0  00009cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08008cf4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000460  200000c8  08008dbc  0000a0c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  08008dbc  0000a528  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a0c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015107  00000000  00000000  0000a0f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a0d  00000000  00000000  0001f1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  00022c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000efc  00000000  00000000  00023f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021917  00000000  00000000  00024e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019c2b  00000000  00000000  00046783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bde9c  00000000  00000000  000603ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e24a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005404  00000000  00000000  0011e290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00123694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000c8 	.word	0x200000c8
 8000204:	00000000 	.word	0x00000000
 8000208:	08008864 	.word	0x08008864

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000cc 	.word	0x200000cc
 8000224:	08008864 	.word	0x08008864

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	@ 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e0e:	2afd      	cmp	r2, #253	@ 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	@ 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	@ 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	@ 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__aeabi_f2uiz>:
 800105c:	0042      	lsls	r2, r0, #1
 800105e:	d20e      	bcs.n	800107e <__aeabi_f2uiz+0x22>
 8001060:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001064:	d30b      	bcc.n	800107e <__aeabi_f2uiz+0x22>
 8001066:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800106a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800106e:	d409      	bmi.n	8001084 <__aeabi_f2uiz+0x28>
 8001070:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001074:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001078:	fa23 f002 	lsr.w	r0, r3, r2
 800107c:	4770      	bx	lr
 800107e:	f04f 0000 	mov.w	r0, #0
 8001082:	4770      	bx	lr
 8001084:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001088:	d101      	bne.n	800108e <__aeabi_f2uiz+0x32>
 800108a:	0242      	lsls	r2, r0, #9
 800108c:	d102      	bne.n	8001094 <__aeabi_f2uiz+0x38>
 800108e:	f04f 30ff 	mov.w	r0, #4294967295
 8001092:	4770      	bx	lr
 8001094:	f04f 0000 	mov.w	r0, #0
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop

0800109c <__aeabi_uldivmod>:
 800109c:	b953      	cbnz	r3, 80010b4 <__aeabi_uldivmod+0x18>
 800109e:	b94a      	cbnz	r2, 80010b4 <__aeabi_uldivmod+0x18>
 80010a0:	2900      	cmp	r1, #0
 80010a2:	bf08      	it	eq
 80010a4:	2800      	cmpeq	r0, #0
 80010a6:	bf1c      	itt	ne
 80010a8:	f04f 31ff 	movne.w	r1, #4294967295
 80010ac:	f04f 30ff 	movne.w	r0, #4294967295
 80010b0:	f000 b968 	b.w	8001384 <__aeabi_idiv0>
 80010b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80010b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010bc:	f000 f806 	bl	80010cc <__udivmoddi4>
 80010c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010c8:	b004      	add	sp, #16
 80010ca:	4770      	bx	lr

080010cc <__udivmoddi4>:
 80010cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d0:	9d08      	ldr	r5, [sp, #32]
 80010d2:	460c      	mov	r4, r1
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d14e      	bne.n	8001176 <__udivmoddi4+0xaa>
 80010d8:	4694      	mov	ip, r2
 80010da:	458c      	cmp	ip, r1
 80010dc:	4686      	mov	lr, r0
 80010de:	fab2 f282 	clz	r2, r2
 80010e2:	d962      	bls.n	80011aa <__udivmoddi4+0xde>
 80010e4:	b14a      	cbz	r2, 80010fa <__udivmoddi4+0x2e>
 80010e6:	f1c2 0320 	rsb	r3, r2, #32
 80010ea:	4091      	lsls	r1, r2
 80010ec:	fa20 f303 	lsr.w	r3, r0, r3
 80010f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80010f4:	4319      	orrs	r1, r3
 80010f6:	fa00 fe02 	lsl.w	lr, r0, r2
 80010fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010fe:	fbb1 f4f7 	udiv	r4, r1, r7
 8001102:	fb07 1114 	mls	r1, r7, r4, r1
 8001106:	fa1f f68c 	uxth.w	r6, ip
 800110a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800110e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001112:	fb04 f106 	mul.w	r1, r4, r6
 8001116:	4299      	cmp	r1, r3
 8001118:	d90a      	bls.n	8001130 <__udivmoddi4+0x64>
 800111a:	eb1c 0303 	adds.w	r3, ip, r3
 800111e:	f104 30ff 	add.w	r0, r4, #4294967295
 8001122:	f080 8110 	bcs.w	8001346 <__udivmoddi4+0x27a>
 8001126:	4299      	cmp	r1, r3
 8001128:	f240 810d 	bls.w	8001346 <__udivmoddi4+0x27a>
 800112c:	3c02      	subs	r4, #2
 800112e:	4463      	add	r3, ip
 8001130:	1a59      	subs	r1, r3, r1
 8001132:	fbb1 f0f7 	udiv	r0, r1, r7
 8001136:	fb07 1110 	mls	r1, r7, r0, r1
 800113a:	fb00 f606 	mul.w	r6, r0, r6
 800113e:	fa1f f38e 	uxth.w	r3, lr
 8001142:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001146:	429e      	cmp	r6, r3
 8001148:	d90a      	bls.n	8001160 <__udivmoddi4+0x94>
 800114a:	eb1c 0303 	adds.w	r3, ip, r3
 800114e:	f100 31ff 	add.w	r1, r0, #4294967295
 8001152:	f080 80fa 	bcs.w	800134a <__udivmoddi4+0x27e>
 8001156:	429e      	cmp	r6, r3
 8001158:	f240 80f7 	bls.w	800134a <__udivmoddi4+0x27e>
 800115c:	4463      	add	r3, ip
 800115e:	3802      	subs	r0, #2
 8001160:	2100      	movs	r1, #0
 8001162:	1b9b      	subs	r3, r3, r6
 8001164:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001168:	b11d      	cbz	r5, 8001172 <__udivmoddi4+0xa6>
 800116a:	40d3      	lsrs	r3, r2
 800116c:	2200      	movs	r2, #0
 800116e:	e9c5 3200 	strd	r3, r2, [r5]
 8001172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001176:	428b      	cmp	r3, r1
 8001178:	d905      	bls.n	8001186 <__udivmoddi4+0xba>
 800117a:	b10d      	cbz	r5, 8001180 <__udivmoddi4+0xb4>
 800117c:	e9c5 0100 	strd	r0, r1, [r5]
 8001180:	2100      	movs	r1, #0
 8001182:	4608      	mov	r0, r1
 8001184:	e7f5      	b.n	8001172 <__udivmoddi4+0xa6>
 8001186:	fab3 f183 	clz	r1, r3
 800118a:	2900      	cmp	r1, #0
 800118c:	d146      	bne.n	800121c <__udivmoddi4+0x150>
 800118e:	42a3      	cmp	r3, r4
 8001190:	d302      	bcc.n	8001198 <__udivmoddi4+0xcc>
 8001192:	4290      	cmp	r0, r2
 8001194:	f0c0 80ee 	bcc.w	8001374 <__udivmoddi4+0x2a8>
 8001198:	1a86      	subs	r6, r0, r2
 800119a:	eb64 0303 	sbc.w	r3, r4, r3
 800119e:	2001      	movs	r0, #1
 80011a0:	2d00      	cmp	r5, #0
 80011a2:	d0e6      	beq.n	8001172 <__udivmoddi4+0xa6>
 80011a4:	e9c5 6300 	strd	r6, r3, [r5]
 80011a8:	e7e3      	b.n	8001172 <__udivmoddi4+0xa6>
 80011aa:	2a00      	cmp	r2, #0
 80011ac:	f040 808f 	bne.w	80012ce <__udivmoddi4+0x202>
 80011b0:	eba1 040c 	sub.w	r4, r1, ip
 80011b4:	2101      	movs	r1, #1
 80011b6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80011ba:	fa1f f78c 	uxth.w	r7, ip
 80011be:	fbb4 f6f8 	udiv	r6, r4, r8
 80011c2:	fb08 4416 	mls	r4, r8, r6, r4
 80011c6:	fb07 f006 	mul.w	r0, r7, r6
 80011ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011d2:	4298      	cmp	r0, r3
 80011d4:	d908      	bls.n	80011e8 <__udivmoddi4+0x11c>
 80011d6:	eb1c 0303 	adds.w	r3, ip, r3
 80011da:	f106 34ff 	add.w	r4, r6, #4294967295
 80011de:	d202      	bcs.n	80011e6 <__udivmoddi4+0x11a>
 80011e0:	4298      	cmp	r0, r3
 80011e2:	f200 80cb 	bhi.w	800137c <__udivmoddi4+0x2b0>
 80011e6:	4626      	mov	r6, r4
 80011e8:	1a1c      	subs	r4, r3, r0
 80011ea:	fbb4 f0f8 	udiv	r0, r4, r8
 80011ee:	fb08 4410 	mls	r4, r8, r0, r4
 80011f2:	fb00 f707 	mul.w	r7, r0, r7
 80011f6:	fa1f f38e 	uxth.w	r3, lr
 80011fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011fe:	429f      	cmp	r7, r3
 8001200:	d908      	bls.n	8001214 <__udivmoddi4+0x148>
 8001202:	eb1c 0303 	adds.w	r3, ip, r3
 8001206:	f100 34ff 	add.w	r4, r0, #4294967295
 800120a:	d202      	bcs.n	8001212 <__udivmoddi4+0x146>
 800120c:	429f      	cmp	r7, r3
 800120e:	f200 80ae 	bhi.w	800136e <__udivmoddi4+0x2a2>
 8001212:	4620      	mov	r0, r4
 8001214:	1bdb      	subs	r3, r3, r7
 8001216:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800121a:	e7a5      	b.n	8001168 <__udivmoddi4+0x9c>
 800121c:	f1c1 0720 	rsb	r7, r1, #32
 8001220:	408b      	lsls	r3, r1
 8001222:	fa22 fc07 	lsr.w	ip, r2, r7
 8001226:	ea4c 0c03 	orr.w	ip, ip, r3
 800122a:	fa24 f607 	lsr.w	r6, r4, r7
 800122e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001232:	fbb6 f8f9 	udiv	r8, r6, r9
 8001236:	fa1f fe8c 	uxth.w	lr, ip
 800123a:	fb09 6618 	mls	r6, r9, r8, r6
 800123e:	fa20 f307 	lsr.w	r3, r0, r7
 8001242:	408c      	lsls	r4, r1
 8001244:	fa00 fa01 	lsl.w	sl, r0, r1
 8001248:	fb08 f00e 	mul.w	r0, r8, lr
 800124c:	431c      	orrs	r4, r3
 800124e:	0c23      	lsrs	r3, r4, #16
 8001250:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001254:	4298      	cmp	r0, r3
 8001256:	fa02 f201 	lsl.w	r2, r2, r1
 800125a:	d90a      	bls.n	8001272 <__udivmoddi4+0x1a6>
 800125c:	eb1c 0303 	adds.w	r3, ip, r3
 8001260:	f108 36ff 	add.w	r6, r8, #4294967295
 8001264:	f080 8081 	bcs.w	800136a <__udivmoddi4+0x29e>
 8001268:	4298      	cmp	r0, r3
 800126a:	d97e      	bls.n	800136a <__udivmoddi4+0x29e>
 800126c:	f1a8 0802 	sub.w	r8, r8, #2
 8001270:	4463      	add	r3, ip
 8001272:	1a1e      	subs	r6, r3, r0
 8001274:	fbb6 f3f9 	udiv	r3, r6, r9
 8001278:	fb09 6613 	mls	r6, r9, r3, r6
 800127c:	fb03 fe0e 	mul.w	lr, r3, lr
 8001280:	b2a4      	uxth	r4, r4
 8001282:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001286:	45a6      	cmp	lr, r4
 8001288:	d908      	bls.n	800129c <__udivmoddi4+0x1d0>
 800128a:	eb1c 0404 	adds.w	r4, ip, r4
 800128e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001292:	d266      	bcs.n	8001362 <__udivmoddi4+0x296>
 8001294:	45a6      	cmp	lr, r4
 8001296:	d964      	bls.n	8001362 <__udivmoddi4+0x296>
 8001298:	3b02      	subs	r3, #2
 800129a:	4464      	add	r4, ip
 800129c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012a0:	fba0 8302 	umull	r8, r3, r0, r2
 80012a4:	eba4 040e 	sub.w	r4, r4, lr
 80012a8:	429c      	cmp	r4, r3
 80012aa:	46c6      	mov	lr, r8
 80012ac:	461e      	mov	r6, r3
 80012ae:	d350      	bcc.n	8001352 <__udivmoddi4+0x286>
 80012b0:	d04d      	beq.n	800134e <__udivmoddi4+0x282>
 80012b2:	b155      	cbz	r5, 80012ca <__udivmoddi4+0x1fe>
 80012b4:	ebba 030e 	subs.w	r3, sl, lr
 80012b8:	eb64 0406 	sbc.w	r4, r4, r6
 80012bc:	fa04 f707 	lsl.w	r7, r4, r7
 80012c0:	40cb      	lsrs	r3, r1
 80012c2:	431f      	orrs	r7, r3
 80012c4:	40cc      	lsrs	r4, r1
 80012c6:	e9c5 7400 	strd	r7, r4, [r5]
 80012ca:	2100      	movs	r1, #0
 80012cc:	e751      	b.n	8001172 <__udivmoddi4+0xa6>
 80012ce:	fa0c fc02 	lsl.w	ip, ip, r2
 80012d2:	f1c2 0320 	rsb	r3, r2, #32
 80012d6:	40d9      	lsrs	r1, r3
 80012d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012dc:	fa20 f303 	lsr.w	r3, r0, r3
 80012e0:	fa00 fe02 	lsl.w	lr, r0, r2
 80012e4:	fbb1 f0f8 	udiv	r0, r1, r8
 80012e8:	fb08 1110 	mls	r1, r8, r0, r1
 80012ec:	4094      	lsls	r4, r2
 80012ee:	431c      	orrs	r4, r3
 80012f0:	fa1f f78c 	uxth.w	r7, ip
 80012f4:	0c23      	lsrs	r3, r4, #16
 80012f6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012fa:	fb00 f107 	mul.w	r1, r0, r7
 80012fe:	4299      	cmp	r1, r3
 8001300:	d908      	bls.n	8001314 <__udivmoddi4+0x248>
 8001302:	eb1c 0303 	adds.w	r3, ip, r3
 8001306:	f100 36ff 	add.w	r6, r0, #4294967295
 800130a:	d22c      	bcs.n	8001366 <__udivmoddi4+0x29a>
 800130c:	4299      	cmp	r1, r3
 800130e:	d92a      	bls.n	8001366 <__udivmoddi4+0x29a>
 8001310:	3802      	subs	r0, #2
 8001312:	4463      	add	r3, ip
 8001314:	1a5b      	subs	r3, r3, r1
 8001316:	fbb3 f1f8 	udiv	r1, r3, r8
 800131a:	fb08 3311 	mls	r3, r8, r1, r3
 800131e:	b2a4      	uxth	r4, r4
 8001320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001324:	fb01 f307 	mul.w	r3, r1, r7
 8001328:	42a3      	cmp	r3, r4
 800132a:	d908      	bls.n	800133e <__udivmoddi4+0x272>
 800132c:	eb1c 0404 	adds.w	r4, ip, r4
 8001330:	f101 36ff 	add.w	r6, r1, #4294967295
 8001334:	d213      	bcs.n	800135e <__udivmoddi4+0x292>
 8001336:	42a3      	cmp	r3, r4
 8001338:	d911      	bls.n	800135e <__udivmoddi4+0x292>
 800133a:	3902      	subs	r1, #2
 800133c:	4464      	add	r4, ip
 800133e:	1ae4      	subs	r4, r4, r3
 8001340:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001344:	e73b      	b.n	80011be <__udivmoddi4+0xf2>
 8001346:	4604      	mov	r4, r0
 8001348:	e6f2      	b.n	8001130 <__udivmoddi4+0x64>
 800134a:	4608      	mov	r0, r1
 800134c:	e708      	b.n	8001160 <__udivmoddi4+0x94>
 800134e:	45c2      	cmp	sl, r8
 8001350:	d2af      	bcs.n	80012b2 <__udivmoddi4+0x1e6>
 8001352:	ebb8 0e02 	subs.w	lr, r8, r2
 8001356:	eb63 060c 	sbc.w	r6, r3, ip
 800135a:	3801      	subs	r0, #1
 800135c:	e7a9      	b.n	80012b2 <__udivmoddi4+0x1e6>
 800135e:	4631      	mov	r1, r6
 8001360:	e7ed      	b.n	800133e <__udivmoddi4+0x272>
 8001362:	4603      	mov	r3, r0
 8001364:	e79a      	b.n	800129c <__udivmoddi4+0x1d0>
 8001366:	4630      	mov	r0, r6
 8001368:	e7d4      	b.n	8001314 <__udivmoddi4+0x248>
 800136a:	46b0      	mov	r8, r6
 800136c:	e781      	b.n	8001272 <__udivmoddi4+0x1a6>
 800136e:	4463      	add	r3, ip
 8001370:	3802      	subs	r0, #2
 8001372:	e74f      	b.n	8001214 <__udivmoddi4+0x148>
 8001374:	4606      	mov	r6, r0
 8001376:	4623      	mov	r3, r4
 8001378:	4608      	mov	r0, r1
 800137a:	e711      	b.n	80011a0 <__udivmoddi4+0xd4>
 800137c:	3e02      	subs	r6, #2
 800137e:	4463      	add	r3, ip
 8001380:	e732      	b.n	80011e8 <__udivmoddi4+0x11c>
 8001382:	bf00      	nop

08001384 <__aeabi_idiv0>:
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop

08001388 <Wakeup_Idle>:
LTC_CMD_RDCVC, LTC_CMD_RDCVD };

static const uint16_t LTC_CMD_AUXREG[2] = { LTC_CMD_RDAUXA, LTC_CMD_RDAUXB };

/* Wake LTC up from IDLE state into READY state */
void Wakeup_Idle(void) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
	uint8_t hex_ff = 0xFF;
 800138e:	23ff      	movs	r3, #255	@ 0xff
 8001390:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < NUM_DEVICES; i++) {
 8001392:	2300      	movs	r3, #0
 8001394:	607b      	str	r3, [r7, #4]
 8001396:	e00c      	b.n	80013b2 <Wakeup_Idle+0x2a>
		LTC_nCS_Low();							   // Pull CS low
 8001398:	f001 fdca 	bl	8002f30 <LTC_nCS_Low>
		HAL_SPI_Transmit_DMA(&hspi1, &hex_ff, 1); // Send byte 0xFF to wake LTC up
 800139c:	1cfb      	adds	r3, r7, #3
 800139e:	2201      	movs	r2, #1
 80013a0:	4619      	mov	r1, r3
 80013a2:	4808      	ldr	r0, [pc, #32]	@ (80013c4 <Wakeup_Idle+0x3c>)
 80013a4:	f005 fabe 	bl	8006924 <HAL_SPI_Transmit_DMA>
		LTC_nCS_High();							   // Pull CS high
 80013a8:	f001 fdb6 	bl	8002f18 <LTC_nCS_High>
	for (int i = 0; i < NUM_DEVICES; i++) {
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3301      	adds	r3, #1
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b07      	cmp	r3, #7
 80013b6:	ddef      	ble.n	8001398 <Wakeup_Idle+0x10>
	}
}
 80013b8:	bf00      	nop
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200001f4 	.word	0x200001f4

080013c8 <Wakeup_Sleep>:

// wake up sleep
void Wakeup_Sleep(void) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0

	for (int i = 0; i < NUM_DEVICES; i++) {
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	e00c      	b.n	80013ee <Wakeup_Sleep+0x26>
		LTC_nCS_Low();
 80013d4:	f001 fdac 	bl	8002f30 <LTC_nCS_Low>
		HAL_Delay(1);
 80013d8:	2001      	movs	r0, #1
 80013da:	f002 f84d 	bl	8003478 <HAL_Delay>
		LTC_nCS_High();
 80013de:	f001 fd9b 	bl	8002f18 <LTC_nCS_High>
		HAL_Delay(1);
 80013e2:	2001      	movs	r0, #1
 80013e4:	f002 f848 	bl	8003478 <HAL_Delay>
	for (int i = 0; i < NUM_DEVICES; i++) {
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3301      	adds	r3, #1
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b07      	cmp	r3, #7
 80013f2:	ddef      	ble.n	80013d4 <Wakeup_Sleep+0xc>
	}
}
 80013f4:	bf00      	nop
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <Read_Cell_Volt>:

/* Read and store raw cell voltages at uint8_t 2d pointer */
LTC_SPI_StatusTypeDef Read_Cell_Volt(uint16_t *read_voltages) {
 8001400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001404:	b089      	sub	sp, #36	@ 0x24
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	466b      	mov	r3, sp
 800140c:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 800140e:	2300      	movs	r3, #0
 8001410:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = NUM_DEVICES * REG_LEN;
 8001412:	2340      	movs	r3, #64	@ 0x40
 8001414:	773b      	strb	r3, [r7, #28]
	uint8_t read_voltages_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 8001416:	7f3b      	ldrb	r3, [r7, #28]
 8001418:	3b01      	subs	r3, #1
 800141a:	61bb      	str	r3, [r7, #24]
 800141c:	7f3b      	ldrb	r3, [r7, #28]
 800141e:	2200      	movs	r2, #0
 8001420:	4698      	mov	r8, r3
 8001422:	4691      	mov	r9, r2
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	f04f 0300 	mov.w	r3, #0
 800142c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001430:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001434:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001438:	7f3b      	ldrb	r3, [r7, #28]
 800143a:	2200      	movs	r2, #0
 800143c:	461c      	mov	r4, r3
 800143e:	4615      	mov	r5, r2
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	00eb      	lsls	r3, r5, #3
 800144a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800144e:	00e2      	lsls	r2, r4, #3
 8001450:	7f3b      	ldrb	r3, [r7, #28]
 8001452:	3307      	adds	r3, #7
 8001454:	08db      	lsrs	r3, r3, #3
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	ebad 0d03 	sub.w	sp, sp, r3
 800145c:	466b      	mov	r3, sp
 800145e:	3300      	adds	r3, #0
 8001460:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0; i < (NUM_CELL_SERIES_GROUP / LTC_SERIES_GROUPS_PER_RDCV);
 8001462:	2300      	movs	r3, #0
 8001464:	77bb      	strb	r3, [r7, #30]
 8001466:	e074      	b.n	8001552 <Read_Cell_Volt+0x152>
			i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_RDCV[i] >> 8)); // RDCV Register
 8001468:	7fbb      	ldrb	r3, [r7, #30]
 800146a:	4a3f      	ldr	r2, [pc, #252]	@ (8001568 <Read_Cell_Volt+0x168>)
 800146c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001470:	0a1b      	lsrs	r3, r3, #8
 8001472:	b29b      	uxth	r3, r3
 8001474:	b2db      	uxtb	r3, r3
 8001476:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_RDCV[i]));	  // RDCV Register
 8001478:	7fbb      	ldrb	r3, [r7, #30]
 800147a:	4a3b      	ldr	r2, [pc, #236]	@ (8001568 <Read_Cell_Volt+0x168>)
 800147c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001484:	f107 0308 	add.w	r3, r7, #8
 8001488:	4619      	mov	r1, r3
 800148a:	2002      	movs	r0, #2
 800148c:	f000 faa0 	bl	80019d0 <LTC_Pec15_Calc>
 8001490:	4603      	mov	r3, r0
 8001492:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001494:	8a7b      	ldrh	r3, [r7, #18]
 8001496:	0a1b      	lsrs	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 800149e:	8a7b      	ldrh	r3, [r7, #18]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	72fb      	strb	r3, [r7, #11]

		Wakeup_Idle(); // Wake LTC up
 80014a4:	f7ff ff70 	bl	8001388 <Wakeup_Idle>

		LTC_nCS_Low(); // Pull CS low
 80014a8:	f001 fd42 	bl	8002f30 <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) cmd, 4);
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	2204      	movs	r2, #4
 80014b2:	4619      	mov	r1, r3
 80014b4:	482d      	ldr	r0, [pc, #180]	@ (800156c <Read_Cell_Volt+0x16c>)
 80014b6:	f005 fa35 	bl	8006924 <HAL_SPI_Transmit_DMA>
 80014ba:	4603      	mov	r3, r0
 80014bc:	747b      	strb	r3, [r7, #17]
		if (hal_ret) {									// Non-zero means error
 80014be:	7c7b      	ldrb	r3, [r7, #17]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d009      	beq.n	80014d8 <Read_Cell_Volt+0xd8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); // TX error
 80014c4:	7c7b      	ldrb	r3, [r7, #17]
 80014c6:	2201      	movs	r2, #1
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	b25a      	sxtb	r2, r3
 80014ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	b25b      	sxtb	r3, r3
 80014d6:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) read_voltages_reg,
 80014d8:	7f3b      	ldrb	r3, [r7, #28]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	461a      	mov	r2, r3
 80014de:	6979      	ldr	r1, [r7, #20]
 80014e0:	4822      	ldr	r0, [pc, #136]	@ (800156c <Read_Cell_Volt+0x16c>)
 80014e2:	f005 fad1 	bl	8006a88 <HAL_SPI_Receive_DMA>
 80014e6:	4603      	mov	r3, r0
 80014e8:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG);
		if (hal_ret) {									// Non-zero means error
 80014ea:	7c7b      	ldrb	r3, [r7, #17]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00a      	beq.n	8001506 <Read_Cell_Volt+0x106>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); // RX error
 80014f0:	7c7b      	ldrb	r3, [r7, #17]
 80014f2:	3304      	adds	r3, #4
 80014f4:	2201      	movs	r2, #1
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	b25a      	sxtb	r2, r3
 80014fc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001500:	4313      	orrs	r3, r2
 8001502:	b25b      	sxtb	r3, r3
 8001504:	77fb      	strb	r3, [r7, #31]
		}
		LTC_nCS_High(); // Pull CS high
 8001506:	f001 fd07 	bl	8002f18 <LTC_nCS_High>

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 800150a:	2300      	movs	r3, #0
 800150c:	777b      	strb	r3, [r7, #29]
 800150e:	e01a      	b.n	8001546 <Read_Cell_Volt+0x146>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_voltages_reg[dev_idx * REG_LEN];
 8001510:	7f7b      	ldrb	r3, [r7, #29]
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	4413      	add	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
			// If PEC matches, copy the voltage data, omitting the PEC bytes
			memcpy(
					&read_voltages[dev_idx * NUM_CELL_SERIES_GROUP
 800151a:	7f7a      	ldrb	r2, [r7, #29]
 800151c:	4613      	mov	r3, r2
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	4413      	add	r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	4619      	mov	r1, r3
							+ i * LTC_SERIES_GROUPS_PER_RDCV], data_ptr,
 8001526:	7fba      	ldrb	r2, [r7, #30]
 8001528:	4613      	mov	r3, r2
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	4413      	add	r3, r2
 800152e:	440b      	add	r3, r1
					&read_voltages[dev_idx * NUM_CELL_SERIES_GROUP
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	4413      	add	r3, r2
			memcpy(
 8001536:	2206      	movs	r2, #6
 8001538:	68f9      	ldr	r1, [r7, #12]
 800153a:	4618      	mov	r0, r3
 800153c:	f006 ff98 	bl	8008470 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 8001540:	7f7b      	ldrb	r3, [r7, #29]
 8001542:	3301      	adds	r3, #1
 8001544:	777b      	strb	r3, [r7, #29]
 8001546:	7f7b      	ldrb	r3, [r7, #29]
 8001548:	2b07      	cmp	r3, #7
 800154a:	d9e1      	bls.n	8001510 <Read_Cell_Volt+0x110>
			i++) {
 800154c:	7fbb      	ldrb	r3, [r7, #30]
 800154e:	3301      	adds	r3, #1
 8001550:	77bb      	strb	r3, [r7, #30]
	for (uint8_t i = 0; i < (NUM_CELL_SERIES_GROUP / LTC_SERIES_GROUPS_PER_RDCV);
 8001552:	7fbb      	ldrb	r3, [r7, #30]
 8001554:	2b03      	cmp	r3, #3
 8001556:	d987      	bls.n	8001468 <Read_Cell_Volt+0x68>
					REG_LEN - 2);
		}
	}

	return ret;
 8001558:	7ffb      	ldrb	r3, [r7, #31]
 800155a:	46b5      	mov	sp, r6
}
 800155c:	4618      	mov	r0, r3
 800155e:	3724      	adds	r7, #36	@ 0x24
 8001560:	46bd      	mov	sp, r7
 8001562:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001566:	bf00      	nop
 8001568:	0800887c 	.word	0x0800887c
 800156c:	200001f4 	.word	0x200001f4

08001570 <LTC_WRCOMM>:
/**
 * 
 * @param total_ic	The number of ICs being written to
 * @param comm[6]	A two dimensional array of the comm data that will be written
 */
void LTC_WRCOMM(uint8_t total_ic, uint8_t comm[6]) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	6039      	str	r1, [r7, #0]
 800157a:	71fb      	strb	r3, [r7, #7]
	const uint8_t BYTES_IN_REG = 6;
 800157c:	2306      	movs	r3, #6
 800157e:	753b      	strb	r3, [r7, #20]
	const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	b2db      	uxtb	r3, r3
 8001586:	3304      	adds	r3, #4
 8001588:	74fb      	strb	r3, [r7, #19]
	uint16_t comm_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index; // command counter

	wrcomm_buffer[0] = 0x07;
 800158a:	4b2e      	ldr	r3, [pc, #184]	@ (8001644 <LTC_WRCOMM+0xd4>)
 800158c:	2207      	movs	r2, #7
 800158e:	701a      	strb	r2, [r3, #0]
	wrcomm_buffer[1] = 0x21;
 8001590:	4b2c      	ldr	r3, [pc, #176]	@ (8001644 <LTC_WRCOMM+0xd4>)
 8001592:	2221      	movs	r2, #33	@ 0x21
 8001594:	705a      	strb	r2, [r3, #1]
	cmd_pec = LTC_Pec15_Calc(2, wrcomm_buffer);
 8001596:	492b      	ldr	r1, [pc, #172]	@ (8001644 <LTC_WRCOMM+0xd4>)
 8001598:	2002      	movs	r0, #2
 800159a:	f000 fa19 	bl	80019d0 <LTC_Pec15_Calc>
 800159e:	4603      	mov	r3, r0
 80015a0:	823b      	strh	r3, [r7, #16]
	wrcomm_buffer[2] = (uint8_t) (cmd_pec >> 8);
 80015a2:	8a3b      	ldrh	r3, [r7, #16]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	4b26      	ldr	r3, [pc, #152]	@ (8001644 <LTC_WRCOMM+0xd4>)
 80015ac:	709a      	strb	r2, [r3, #2]
	wrcomm_buffer[3] = (uint8_t) (cmd_pec);
 80015ae:	8a3b      	ldrh	r3, [r7, #16]
 80015b0:	b2da      	uxtb	r2, r3
 80015b2:	4b24      	ldr	r3, [pc, #144]	@ (8001644 <LTC_WRCOMM+0xd4>)
 80015b4:	70da      	strb	r2, [r3, #3]

	cmd_index = 4;
 80015b6:	2304      	movs	r3, #4
 80015b8:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	75bb      	strb	r3, [r7, #22]
 80015be:	e02d      	b.n	800161c <LTC_WRCOMM+0xac>
			{
		// the last IC on the stack. The first configuration written is
		// received by the last IC in the daisy chain

		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80015c0:	2300      	movs	r3, #0
 80015c2:	757b      	strb	r3, [r7, #21]
 80015c4:	e00c      	b.n	80015e0 <LTC_WRCOMM+0x70>
				current_byte++) // executes for each of the 6 bytes in the CFGR register
				{
			// current_byte is the byte counter
			wrcomm_buffer[cmd_index] = comm[current_byte]; // adding the config data to the array to be sent
 80015c6:	7d7b      	ldrb	r3, [r7, #21]
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	441a      	add	r2, r3
 80015cc:	7dfb      	ldrb	r3, [r7, #23]
 80015ce:	7811      	ldrb	r1, [r2, #0]
 80015d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001644 <LTC_WRCOMM+0xd4>)
 80015d2:	54d1      	strb	r1, [r2, r3]
			cmd_index = cmd_index + 1;
 80015d4:	7dfb      	ldrb	r3, [r7, #23]
 80015d6:	3301      	adds	r3, #1
 80015d8:	75fb      	strb	r3, [r7, #23]
				current_byte++) // executes for each of the 6 bytes in the CFGR register
 80015da:	7d7b      	ldrb	r3, [r7, #21]
 80015dc:	3301      	adds	r3, #1
 80015de:	757b      	strb	r3, [r7, #21]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80015e0:	7d7a      	ldrb	r2, [r7, #21]
 80015e2:	7d3b      	ldrb	r3, [r7, #20]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d3ee      	bcc.n	80015c6 <LTC_WRCOMM+0x56>
		}
		comm_pec = (uint16_t) LTC_Pec15_Calc(BYTES_IN_REG, &comm[0]); // calculating the PEC for each ICs configuration register data
 80015e8:	7d3b      	ldrb	r3, [r7, #20]
 80015ea:	6839      	ldr	r1, [r7, #0]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f000 f9ef 	bl	80019d0 <LTC_Pec15_Calc>
 80015f2:	4603      	mov	r3, r0
 80015f4:	81fb      	strh	r3, [r7, #14]
		wrcomm_buffer[cmd_index] = (uint8_t) (comm_pec >> 8);
 80015f6:	89fb      	ldrh	r3, [r7, #14]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	7dfb      	ldrb	r3, [r7, #23]
 80015fe:	b2d1      	uxtb	r1, r2
 8001600:	4a10      	ldr	r2, [pc, #64]	@ (8001644 <LTC_WRCOMM+0xd4>)
 8001602:	54d1      	strb	r1, [r2, r3]
		wrcomm_buffer[cmd_index + 1] = (uint8_t) comm_pec;
 8001604:	7dfb      	ldrb	r3, [r7, #23]
 8001606:	3301      	adds	r3, #1
 8001608:	89fa      	ldrh	r2, [r7, #14]
 800160a:	b2d1      	uxtb	r1, r2
 800160c:	4a0d      	ldr	r2, [pc, #52]	@ (8001644 <LTC_WRCOMM+0xd4>)
 800160e:	54d1      	strb	r1, [r2, r3]
		cmd_index = cmd_index + 2;
 8001610:	7dfb      	ldrb	r3, [r7, #23]
 8001612:	3302      	adds	r3, #2
 8001614:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 8001616:	7dbb      	ldrb	r3, [r7, #22]
 8001618:	3b01      	subs	r3, #1
 800161a:	75bb      	strb	r3, [r7, #22]
 800161c:	7dbb      	ldrb	r3, [r7, #22]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1ce      	bne.n	80015c0 <LTC_WRCOMM+0x50>
	}

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake.This command can be removed.
 8001622:	f7ff feb1 	bl	8001388 <Wakeup_Idle>
	LTC_nCS_Low();
 8001626:	f001 fc83 	bl	8002f30 <LTC_nCS_Low>
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) wrcomm_buffer, CMD_LEN);
 800162a:	7cfb      	ldrb	r3, [r7, #19]
 800162c:	b29b      	uxth	r3, r3
 800162e:	461a      	mov	r2, r3
 8001630:	4904      	ldr	r1, [pc, #16]	@ (8001644 <LTC_WRCOMM+0xd4>)
 8001632:	4805      	ldr	r0, [pc, #20]	@ (8001648 <LTC_WRCOMM+0xd8>)
 8001634:	f005 f976 	bl	8006924 <HAL_SPI_Transmit_DMA>
	LTC_nCS_High();
 8001638:	f001 fc6e 	bl	8002f18 <LTC_nCS_High>
}
 800163c:	bf00      	nop
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	200000e4 	.word	0x200000e4
 8001648:	200001f4 	.word	0x200001f4

0800164c <LTC_STCOMM>:

/**
 * Shifts data in COMM register out over ltc6811 SPI/I2C port
 */
void LTC_STCOMM(uint8_t len) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]

	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8001656:	2307      	movs	r3, #7
 8001658:	733b      	strb	r3, [r7, #12]
	cmd[1] = 0x23;
 800165a:	2323      	movs	r3, #35	@ 0x23
 800165c:	737b      	strb	r3, [r7, #13]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 800165e:	f107 030c 	add.w	r3, r7, #12
 8001662:	4619      	mov	r1, r3
 8001664:	2002      	movs	r0, #2
 8001666:	f000 f9b3 	bl	80019d0 <LTC_Pec15_Calc>
 800166a:	4603      	mov	r3, r0
 800166c:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800166e:	8a7b      	ldrh	r3, [r7, #18]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	b29b      	uxth	r3, r3
 8001674:	b2db      	uxtb	r3, r3
 8001676:	73bb      	strb	r3, [r7, #14]
	cmd[3] = (uint8_t) (cmd_pec);
 8001678:	8a7b      	ldrh	r3, [r7, #18]
 800167a:	b2db      	uxtb	r3, r3
 800167c:	73fb      	strb	r3, [r7, #15]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800167e:	f7ff fe83 	bl	8001388 <Wakeup_Idle>
	LTC_nCS_Low();
 8001682:	f001 fc55 	bl	8002f30 <LTC_nCS_Low>
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) cmd, 4);
 8001686:	f107 030c 	add.w	r3, r7, #12
 800168a:	2204      	movs	r2, #4
 800168c:	4619      	mov	r1, r3
 800168e:	480d      	ldr	r0, [pc, #52]	@ (80016c4 <LTC_STCOMM+0x78>)
 8001690:	f005 f948 	bl	8006924 <HAL_SPI_Transmit_DMA>
	for (int i = 0; i < len * 3; i++) {
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	e007      	b.n	80016aa <LTC_STCOMM+0x5e>
		HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) 0xFF, 1);
 800169a:	2201      	movs	r2, #1
 800169c:	21ff      	movs	r1, #255	@ 0xff
 800169e:	4809      	ldr	r0, [pc, #36]	@ (80016c4 <LTC_STCOMM+0x78>)
 80016a0:	f005 f940 	bl	8006924 <HAL_SPI_Transmit_DMA>
	for (int i = 0; i < len * 3; i++) {
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	3301      	adds	r3, #1
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	79fa      	ldrb	r2, [r7, #7]
 80016ac:	4613      	mov	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4413      	add	r3, r2
 80016b2:	697a      	ldr	r2, [r7, #20]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbf0      	blt.n	800169a <LTC_STCOMM+0x4e>
	}
	LTC_nCS_High();
 80016b8:	f001 fc2e 	bl	8002f18 <LTC_nCS_High>
}
 80016bc:	bf00      	nop
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200001f4 	.word	0x200001f4

080016c8 <Read_Cell_Temps>:

LTC_SPI_StatusTypeDef Read_Cell_Temps(uint16_t *read_auxiliary) {
 80016c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016cc:	b089      	sub	sp, #36	@ 0x24
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	466b      	mov	r3, sp
 80016d4:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = NUM_DEVICES * REG_LEN;
 80016da:	2340      	movs	r3, #64	@ 0x40
 80016dc:	773b      	strb	r3, [r7, #28]
	uint8_t read_auxiliary_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 80016de:	7f3b      	ldrb	r3, [r7, #28]
 80016e0:	3b01      	subs	r3, #1
 80016e2:	61bb      	str	r3, [r7, #24]
 80016e4:	7f3b      	ldrb	r3, [r7, #28]
 80016e6:	2200      	movs	r2, #0
 80016e8:	4698      	mov	r8, r3
 80016ea:	4691      	mov	r9, r2
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016fc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001700:	7f3b      	ldrb	r3, [r7, #28]
 8001702:	2200      	movs	r2, #0
 8001704:	461c      	mov	r4, r3
 8001706:	4615      	mov	r5, r2
 8001708:	f04f 0200 	mov.w	r2, #0
 800170c:	f04f 0300 	mov.w	r3, #0
 8001710:	00eb      	lsls	r3, r5, #3
 8001712:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001716:	00e2      	lsls	r2, r4, #3
 8001718:	7f3b      	ldrb	r3, [r7, #28]
 800171a:	3307      	adds	r3, #7
 800171c:	08db      	lsrs	r3, r3, #3
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	ebad 0d03 	sub.w	sp, sp, r3
 8001724:	466b      	mov	r3, sp
 8001726:	3300      	adds	r3, #0
 8001728:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 800172a:	2300      	movs	r3, #0
 800172c:	77bb      	strb	r3, [r7, #30]
 800172e:	e074      	b.n	800181a <Read_Cell_Temps+0x152>
			i < (NUM_AUX_SERIES_GROUPS / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_AUXREG[i] >> 8)); // RDCV Register
 8001730:	7fbb      	ldrb	r3, [r7, #30]
 8001732:	4a3f      	ldr	r2, [pc, #252]	@ (8001830 <Read_Cell_Temps+0x168>)
 8001734:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001738:	0a1b      	lsrs	r3, r3, #8
 800173a:	b29b      	uxth	r3, r3
 800173c:	b2db      	uxtb	r3, r3
 800173e:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_AUXREG[i]));		// RDCV Register
 8001740:	7fbb      	ldrb	r3, [r7, #30]
 8001742:	4a3b      	ldr	r2, [pc, #236]	@ (8001830 <Read_Cell_Temps+0x168>)
 8001744:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001748:	b2db      	uxtb	r3, r3
 800174a:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_Pec15_Calc(2, cmd);
 800174c:	f107 0308 	add.w	r3, r7, #8
 8001750:	4619      	mov	r1, r3
 8001752:	2002      	movs	r0, #2
 8001754:	f000 f93c 	bl	80019d0 <LTC_Pec15_Calc>
 8001758:	4603      	mov	r3, r0
 800175a:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 800175c:	8a7b      	ldrh	r3, [r7, #18]
 800175e:	0a1b      	lsrs	r3, r3, #8
 8001760:	b29b      	uxth	r3, r3
 8001762:	b2db      	uxtb	r3, r3
 8001764:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 8001766:	8a7b      	ldrh	r3, [r7, #18]
 8001768:	b2db      	uxtb	r3, r3
 800176a:	72fb      	strb	r3, [r7, #11]

		Wakeup_Idle(); // Wake LTC up
 800176c:	f7ff fe0c 	bl	8001388 <Wakeup_Idle>

		LTC_nCS_Low(); // Pull CS low
 8001770:	f001 fbde 	bl	8002f30 <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) cmd, 4);
 8001774:	f107 0308 	add.w	r3, r7, #8
 8001778:	2204      	movs	r2, #4
 800177a:	4619      	mov	r1, r3
 800177c:	482d      	ldr	r0, [pc, #180]	@ (8001834 <Read_Cell_Temps+0x16c>)
 800177e:	f005 f8d1 	bl	8006924 <HAL_SPI_Transmit_DMA>
 8001782:	4603      	mov	r3, r0
 8001784:	747b      	strb	r3, [r7, #17]
		if (hal_ret) {									// Non-zero means error
 8001786:	7c7b      	ldrb	r3, [r7, #17]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d009      	beq.n	80017a0 <Read_Cell_Temps+0xd8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); // TX error
 800178c:	7c7b      	ldrb	r3, [r7, #17]
 800178e:	2201      	movs	r2, #1
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	b25a      	sxtb	r2, r3
 8001796:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800179a:	4313      	orrs	r3, r2
 800179c:	b25b      	sxtb	r3, r3
 800179e:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) read_auxiliary_reg,
 80017a0:	7f3b      	ldrb	r3, [r7, #28]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	461a      	mov	r2, r3
 80017a6:	6979      	ldr	r1, [r7, #20]
 80017a8:	4822      	ldr	r0, [pc, #136]	@ (8001834 <Read_Cell_Temps+0x16c>)
 80017aa:	f005 f96d 	bl	8006a88 <HAL_SPI_Receive_DMA>
 80017ae:	4603      	mov	r3, r0
 80017b0:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG);
		if (hal_ret) {									// Non-zero means error
 80017b2:	7c7b      	ldrb	r3, [r7, #17]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00a      	beq.n	80017ce <Read_Cell_Temps+0x106>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); // RX error
 80017b8:	7c7b      	ldrb	r3, [r7, #17]
 80017ba:	3304      	adds	r3, #4
 80017bc:	2201      	movs	r2, #1
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	b25a      	sxtb	r2, r3
 80017c4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	b25b      	sxtb	r3, r3
 80017cc:	77fb      	strb	r3, [r7, #31]
		}

		LTC_nCS_High(); // Pull CS high
 80017ce:	f001 fba3 	bl	8002f18 <LTC_nCS_High>

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 80017d2:	2300      	movs	r3, #0
 80017d4:	777b      	strb	r3, [r7, #29]
 80017d6:	e01a      	b.n	800180e <Read_Cell_Temps+0x146>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_auxiliary_reg[dev_idx * REG_LEN];
 80017d8:	7f7b      	ldrb	r3, [r7, #29]
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	697a      	ldr	r2, [r7, #20]
 80017de:	4413      	add	r3, r2
 80017e0:	60fb      	str	r3, [r7, #12]

			memcpy(
					&read_auxiliary[dev_idx * NUM_AUX_SERIES_GROUPS
 80017e2:	7f7a      	ldrb	r2, [r7, #29]
 80017e4:	4613      	mov	r3, r2
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	4619      	mov	r1, r3
							+ i * LTC_SERIES_GROUPS_PER_RDAUX], data_ptr,
 80017ee:	7fba      	ldrb	r2, [r7, #30]
 80017f0:	4613      	mov	r3, r2
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	4413      	add	r3, r2
 80017f6:	440b      	add	r3, r1
					&read_auxiliary[dev_idx * NUM_AUX_SERIES_GROUPS
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	4413      	add	r3, r2
			memcpy(
 80017fe:	2206      	movs	r2, #6
 8001800:	68f9      	ldr	r1, [r7, #12]
 8001802:	4618      	mov	r0, r3
 8001804:	f006 fe34 	bl	8008470 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 8001808:	7f7b      	ldrb	r3, [r7, #29]
 800180a:	3301      	adds	r3, #1
 800180c:	777b      	strb	r3, [r7, #29]
 800180e:	7f7b      	ldrb	r3, [r7, #29]
 8001810:	2b07      	cmp	r3, #7
 8001812:	d9e1      	bls.n	80017d8 <Read_Cell_Temps+0x110>
			i < (NUM_AUX_SERIES_GROUPS / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
 8001814:	7fbb      	ldrb	r3, [r7, #30]
 8001816:	3301      	adds	r3, #1
 8001818:	77bb      	strb	r3, [r7, #30]
 800181a:	7fbb      	ldrb	r3, [r7, #30]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d987      	bls.n	8001730 <Read_Cell_Temps+0x68>
					REG_LEN - 2);
		}

	}

	return ret;
 8001820:	7ffb      	ldrb	r3, [r7, #31]
 8001822:	46b5      	mov	sp, r6
}
 8001824:	4618      	mov	r0, r3
 8001826:	3724      	adds	r7, #36	@ 0x24
 8001828:	46bd      	mov	sp, r7
 800182a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800182e:	bf00      	nop
 8001830:	08008884 	.word	0x08008884
 8001834:	200001f4 	.word	0x200001f4

08001838 <LTC_ADCV>:
 Starts cell voltage conversion
 */
void LTC_ADCV(uint8_t MD,  // ADC Mode
		uint8_t DCP, // Discharge Permit
		uint8_t CH   // Cell Channels to be measured
		) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
 8001842:	460b      	mov	r3, r1
 8001844:	71bb      	strb	r3, [r7, #6]
 8001846:	4613      	mov	r3, r2
 8001848:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	105b      	asrs	r3, r3, #1
 800184e:	b2db      	uxtb	r3, r3
 8001850:	f003 0301 	and.w	r3, r3, #1
 8001854:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 8001856:	7bfb      	ldrb	r3, [r7, #15]
 8001858:	3302      	adds	r3, #2
 800185a:	b2db      	uxtb	r3, r3
 800185c:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	01db      	lsls	r3, r3, #7
 8001862:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 8001864:	79bb      	ldrb	r3, [r7, #6]
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	b2da      	uxtb	r2, r3
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	4413      	add	r3, r2
 800186e:	b2da      	uxtb	r2, r3
 8001870:	797b      	ldrb	r3, [r7, #5]
 8001872:	4413      	add	r3, r2
 8001874:	b2db      	uxtb	r3, r3
 8001876:	3360      	adds	r3, #96	@ 0x60
 8001878:	b2db      	uxtb	r3, r3
 800187a:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 800187c:	f107 0308 	add.w	r3, r7, #8
 8001880:	4619      	mov	r1, r3
 8001882:	2002      	movs	r0, #2
 8001884:	f000 f8a4 	bl	80019d0 <LTC_Pec15_Calc>
 8001888:	4603      	mov	r3, r0
 800188a:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800188c:	89bb      	ldrh	r3, [r7, #12]
 800188e:	0a1b      	lsrs	r3, r3, #8
 8001890:	b29b      	uxth	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 8001896:	89bb      	ldrh	r3, [r7, #12]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	72fb      	strb	r3, [r7, #11]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800189c:	f7ff fd74 	bl	8001388 <Wakeup_Idle>
	LTC_nCS_Low();
 80018a0:	f001 fb46 	bl	8002f30 <LTC_nCS_Low>
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) cmd, 4);
 80018a4:	f107 0308 	add.w	r3, r7, #8
 80018a8:	2204      	movs	r2, #4
 80018aa:	4619      	mov	r1, r3
 80018ac:	4804      	ldr	r0, [pc, #16]	@ (80018c0 <LTC_ADCV+0x88>)
 80018ae:	f005 f839 	bl	8006924 <HAL_SPI_Transmit_DMA>
	LTC_nCS_High();
 80018b2:	f001 fb31 	bl	8002f18 <LTC_nCS_High>
}
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200001f4 	.word	0x200001f4

080018c4 <LTC_ADAX>:

void LTC_ADAX(uint8_t MD, // ADC Mode
		uint8_t CHG // GPIO Channels to be measured)
		) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	460a      	mov	r2, r1
 80018ce:	71fb      	strb	r3, [r7, #7]
 80018d0:	4613      	mov	r3, r2
 80018d2:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	105b      	asrs	r3, r3, #1
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	3304      	adds	r3, #4
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	01db      	lsls	r3, r3, #7
 80018ec:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 80018ee:	7bfa      	ldrb	r2, [r7, #15]
 80018f0:	79bb      	ldrb	r3, [r7, #6]
 80018f2:	4413      	add	r3, r2
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	3360      	adds	r3, #96	@ 0x60
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 80018fc:	f107 0308 	add.w	r3, r7, #8
 8001900:	4619      	mov	r1, r3
 8001902:	2002      	movs	r0, #2
 8001904:	f000 f864 	bl	80019d0 <LTC_Pec15_Calc>
 8001908:	4603      	mov	r3, r0
 800190a:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800190c:	89bb      	ldrh	r3, [r7, #12]
 800190e:	0a1b      	lsrs	r3, r3, #8
 8001910:	b29b      	uxth	r3, r3
 8001912:	b2db      	uxtb	r3, r3
 8001914:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 8001916:	89bb      	ldrh	r3, [r7, #12]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	72fb      	strb	r3, [r7, #11]
	 Wakeup_Idle (); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
	 output_low(LTC6811_CS);
	 spi_write_array(4,cmd);
	 output_high(LTC6811_CS);
	 */
	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800191c:	f7ff fd34 	bl	8001388 <Wakeup_Idle>
	LTC_nCS_Low();
 8001920:	f001 fb06 	bl	8002f30 <LTC_nCS_Low>
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) cmd, 4);
 8001924:	f107 0308 	add.w	r3, r7, #8
 8001928:	2204      	movs	r2, #4
 800192a:	4619      	mov	r1, r3
 800192c:	4804      	ldr	r0, [pc, #16]	@ (8001940 <LTC_ADAX+0x7c>)
 800192e:	f004 fff9 	bl	8006924 <HAL_SPI_Transmit_DMA>
	LTC_nCS_High();
 8001932:	f001 faf1 	bl	8002f18 <LTC_nCS_High>
}
 8001936:	bf00      	nop
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	200001f4 	.word	0x200001f4

08001944 <LTC_POLLADC>:

int32_t LTC_POLLADC() {
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 800194e:	2300      	movs	r3, #0
 8001950:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8001956:	2307      	movs	r3, #7
 8001958:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 800195a:	2314      	movs	r3, #20
 800195c:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 800195e:	1d3b      	adds	r3, r7, #4
 8001960:	4619      	mov	r1, r3
 8001962:	2002      	movs	r0, #2
 8001964:	f000 f834 	bl	80019d0 <LTC_Pec15_Calc>
 8001968:	4603      	mov	r3, r0
 800196a:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800196c:	893b      	ldrh	r3, [r7, #8]
 800196e:	0a1b      	lsrs	r3, r3, #8
 8001970:	b29b      	uxth	r3, r3
 8001972:	b2db      	uxtb	r3, r3
 8001974:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 8001976:	893b      	ldrh	r3, [r7, #8]
 8001978:	b2db      	uxtb	r3, r3
 800197a:	71fb      	strb	r3, [r7, #7]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800197c:	f7ff fd04 	bl	8001388 <Wakeup_Idle>

	LTC_nCS_Low();
 8001980:	f001 fad6 	bl	8002f30 <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001984:	1d39      	adds	r1, r7, #4
 8001986:	2364      	movs	r3, #100	@ 0x64
 8001988:	2204      	movs	r2, #4
 800198a:	480f      	ldr	r0, [pc, #60]	@ (80019c8 <LTC_POLLADC+0x84>)
 800198c:	f004 fe86 	bl	800669c <HAL_SPI_Transmit>

	while ((counter < 200000) && (finished == 0)) {
 8001990:	e00c      	b.n	80019ac <LTC_POLLADC+0x68>
		current_time = HAL_GetTick();
 8001992:	f001 fd67 	bl	8003464 <HAL_GetTick>
 8001996:	4603      	mov	r3, r0
 8001998:	72bb      	strb	r3, [r7, #10]
		if (current_time > 0) {
 800199a:	7abb      	ldrb	r3, [r7, #10]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d002      	beq.n	80019a6 <LTC_POLLADC+0x62>
			finished = 1;
 80019a0:	2301      	movs	r3, #1
 80019a2:	72fb      	strb	r3, [r7, #11]
 80019a4:	e002      	b.n	80019ac <LTC_POLLADC+0x68>
		} else {
			counter = counter + 10;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	330a      	adds	r3, #10
 80019aa:	60fb      	str	r3, [r7, #12]
	while ((counter < 200000) && (finished == 0)) {
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	4a07      	ldr	r2, [pc, #28]	@ (80019cc <LTC_POLLADC+0x88>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d802      	bhi.n	80019ba <LTC_POLLADC+0x76>
 80019b4:	7afb      	ldrb	r3, [r7, #11]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d0eb      	beq.n	8001992 <LTC_POLLADC+0x4e>
		}
	}
	LTC_nCS_High();
 80019ba:	f001 faad 	bl	8002f18 <LTC_nCS_High>
	return (counter);
 80019be:	68fb      	ldr	r3, [r7, #12]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	200001f4 	.word	0x200001f4
 80019cc:	00030d3f 	.word	0x00030d3f

080019d0 <LTC_Pec15_Calc>:
/**
 * error calculation and handling for poor command use. 
 * @param 	len		Number of bytes that will be used to calculate a PEC
 * @param	data	Array of data that will be used to calculate a PEC
 */
uint16_t LTC_Pec15_Calc(uint8_t len, uint8_t *data) {
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	6039      	str	r1, [r7, #0]
 80019da:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16; // Initialize the PEC to 0x10000
 80019dc:	2310      	movs	r3, #16
 80019de:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 80019e0:	2300      	movs	r3, #0
 80019e2:	737b      	strb	r3, [r7, #13]
 80019e4:	e017      	b.n	8001a16 <LTC_Pec15_Calc+0x46>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; // calculate PEC table address
 80019e6:	89fb      	ldrh	r3, [r7, #14]
 80019e8:	09db      	lsrs	r3, r3, #7
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	7b7a      	ldrb	r2, [r7, #13]
 80019ee:	6839      	ldr	r1, [r7, #0]
 80019f0:	440a      	add	r2, r1
 80019f2:	7812      	ldrb	r2, [r2, #0]
 80019f4:	4053      	eors	r3, r2
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 80019fc:	89fb      	ldrh	r3, [r7, #14]
 80019fe:	021b      	lsls	r3, r3, #8
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	897b      	ldrh	r3, [r7, #10]
 8001a04:	490a      	ldr	r1, [pc, #40]	@ (8001a30 <LTC_Pec15_Calc+0x60>)
 8001a06:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	4053      	eors	r3, r2
 8001a0e:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8001a10:	7b7b      	ldrb	r3, [r7, #13]
 8001a12:	3301      	adds	r3, #1
 8001a14:	737b      	strb	r3, [r7, #13]
 8001a16:	7b7a      	ldrb	r2, [r7, #13]
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d3e3      	bcc.n	80019e6 <LTC_Pec15_Calc+0x16>
	}

	return (remainder * 2); // The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8001a1e:	89fb      	ldrh	r3, [r7, #14]
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	b29b      	uxth	r3, r3
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	08008888 	.word	0x08008888

08001a34 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a44:	4b18      	ldr	r3, [pc, #96]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a46:	4a19      	ldr	r2, [pc, #100]	@ (8001aac <MX_ADC1_Init+0x78>)
 8001a48:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a4a:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a50:	4b15      	ldr	r3, [pc, #84]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a56:	4b14      	ldr	r3, [pc, #80]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a5c:	4b12      	ldr	r3, [pc, #72]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a5e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001a62:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a64:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a70:	480d      	ldr	r0, [pc, #52]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a72:	f001 fd25 	bl	80034c0 <HAL_ADC_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001a7c:	f000 fed4 	bl	8002828 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001a80:	230f      	movs	r3, #15
 8001a82:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a84:	2301      	movs	r3, #1
 8001a86:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4805      	ldr	r0, [pc, #20]	@ (8001aa8 <MX_ADC1_Init+0x74>)
 8001a92:	f002 f8ab 	bl	8003bec <HAL_ADC_ConfigChannel>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001a9c:	f000 fec4 	bl	8002828 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001aa0:	bf00      	nop
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20000128 	.word	0x20000128
 8001aac:	40012400 	.word	0x40012400

08001ab0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ab6:	1d3b      	adds	r3, r7, #4
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001ac0:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001ac2:	4a19      	ldr	r2, [pc, #100]	@ (8001b28 <MX_ADC2_Init+0x78>)
 8001ac4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ac6:	4b17      	ldr	r3, [pc, #92]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001acc:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001ad2:	4b14      	ldr	r3, [pc, #80]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ad8:	4b12      	ldr	r3, [pc, #72]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001ada:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001ade:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ae0:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001aec:	480d      	ldr	r0, [pc, #52]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001aee:	f001 fce7 	bl	80034c0 <HAL_ADC_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001af8:	f000 fe96 	bl	8002828 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001afc:	230a      	movs	r3, #10
 8001afe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b00:	2301      	movs	r3, #1
 8001b02:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <MX_ADC2_Init+0x74>)
 8001b0e:	f002 f86d 	bl	8003bec <HAL_ADC_ConfigChannel>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001b18:	f000 fe86 	bl	8002828 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001b1c:	bf00      	nop
 8001b1e:	3710      	adds	r7, #16
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20000158 	.word	0x20000158
 8001b28:	40012800 	.word	0x40012800

08001b2c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	@ 0x28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b34:	f107 0318 	add.w	r3, r7, #24
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a45      	ldr	r2, [pc, #276]	@ (8001c5c <HAL_ADC_MspInit+0x130>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d153      	bne.n	8001bf4 <HAL_ADC_MspInit+0xc8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b4c:	4b44      	ldr	r3, [pc, #272]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	4a43      	ldr	r2, [pc, #268]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001b52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b56:	6193      	str	r3, [r2, #24]
 8001b58:	4b41      	ldr	r3, [pc, #260]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b64:	4b3e      	ldr	r3, [pc, #248]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	4a3d      	ldr	r2, [pc, #244]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001b6a:	f043 0310 	orr.w	r3, r3, #16
 8001b6e:	6193      	str	r3, [r2, #24]
 8001b70:	4b3b      	ldr	r3, [pc, #236]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	f003 0310 	and.w	r3, r3, #16
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = MCU_ADC_VSENSE_Pin;
 8001b7c:	2320      	movs	r3, #32
 8001b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b80:	2303      	movs	r3, #3
 8001b82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MCU_ADC_VSENSE_GPIO_Port, &GPIO_InitStruct);
 8001b84:	f107 0318 	add.w	r3, r7, #24
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4836      	ldr	r0, [pc, #216]	@ (8001c64 <HAL_ADC_MspInit+0x138>)
 8001b8c:	f003 fbbc 	bl	8005308 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001b90:	4b35      	ldr	r3, [pc, #212]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001b92:	4a36      	ldr	r2, [pc, #216]	@ (8001c6c <HAL_ADC_MspInit+0x140>)
 8001b94:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b96:	4b34      	ldr	r3, [pc, #208]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b9c:	4b32      	ldr	r3, [pc, #200]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ba2:	4b31      	ldr	r3, [pc, #196]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001ba4:	2280      	movs	r2, #128	@ 0x80
 8001ba6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ba8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001baa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bae:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bb0:	4b2d      	ldr	r3, [pc, #180]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001bb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bb6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001bbe:	4b2a      	ldr	r3, [pc, #168]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001bc0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bc4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bc6:	4828      	ldr	r0, [pc, #160]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001bc8:	f002 ff1a 	bl	8004a00 <HAL_DMA_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8001bd2:	f000 fe29 	bl	8002828 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a23      	ldr	r2, [pc, #140]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001bda:	621a      	str	r2, [r3, #32]
 8001bdc:	4a22      	ldr	r2, [pc, #136]	@ (8001c68 <HAL_ADC_MspInit+0x13c>)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2102      	movs	r1, #2
 8001be6:	2012      	movs	r0, #18
 8001be8:	f002 fed3 	bl	8004992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001bec:	2012      	movs	r0, #18
 8001bee:	f002 feec 	bl	80049ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001bf2:	e02e      	b.n	8001c52 <HAL_ADC_MspInit+0x126>
  else if(adcHandle->Instance==ADC2)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c70 <HAL_ADC_MspInit+0x144>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d129      	bne.n	8001c52 <HAL_ADC_MspInit+0x126>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001bfe:	4b18      	ldr	r3, [pc, #96]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	4a17      	ldr	r2, [pc, #92]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001c04:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c08:	6193      	str	r3, [r2, #24]
 8001c0a:	4b15      	ldr	r3, [pc, #84]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c16:	4b12      	ldr	r3, [pc, #72]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	4a11      	ldr	r2, [pc, #68]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001c1c:	f043 0310 	orr.w	r3, r3, #16
 8001c20:	6193      	str	r3, [r2, #24]
 8001c22:	4b0f      	ldr	r3, [pc, #60]	@ (8001c60 <HAL_ADC_MspInit+0x134>)
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	f003 0310 	and.w	r3, r3, #16
 8001c2a:	60bb      	str	r3, [r7, #8]
 8001c2c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001c2e:	230f      	movs	r3, #15
 8001c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c32:	2303      	movs	r3, #3
 8001c34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c36:	f107 0318 	add.w	r3, r7, #24
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4809      	ldr	r0, [pc, #36]	@ (8001c64 <HAL_ADC_MspInit+0x138>)
 8001c3e:	f003 fb63 	bl	8005308 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2102      	movs	r1, #2
 8001c46:	2012      	movs	r0, #18
 8001c48:	f002 fea3 	bl	8004992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001c4c:	2012      	movs	r0, #18
 8001c4e:	f002 febc 	bl	80049ca <HAL_NVIC_EnableIRQ>
}
 8001c52:	bf00      	nop
 8001c54:	3728      	adds	r7, #40	@ 0x28
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40012400 	.word	0x40012400
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40011000 	.word	0x40011000
 8001c68:	20000188 	.word	0x20000188
 8001c6c:	40020008 	.word	0x40020008
 8001c70:	40012800 	.word	0x40012800

08001c74 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001c78:	4b17      	ldr	r3, [pc, #92]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c7a:	4a18      	ldr	r2, [pc, #96]	@ (8001cdc <MX_CAN1_Init+0x68>)
 8001c7c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8001c7e:	4b16      	ldr	r3, [pc, #88]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c80:	2209      	movs	r2, #9
 8001c82:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001c84:	4b14      	ldr	r3, [pc, #80]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001c8a:	4b13      	ldr	r3, [pc, #76]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001c90:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c92:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c96:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001c98:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c9a:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8001c9e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001cac:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001cb2:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001cb8:	4b07      	ldr	r3, [pc, #28]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001cbe:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001cc4:	4804      	ldr	r0, [pc, #16]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cc6:	f002 f92d 	bl	8003f24 <HAL_CAN_Init>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001cd0:	f000 fdaa 	bl	8002828 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	200001cc 	.word	0x200001cc
 8001cdc:	40006400 	.word	0x40006400

08001ce0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	@ 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a31      	ldr	r2, [pc, #196]	@ (8001dc0 <HAL_CAN_MspInit+0xe0>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d15b      	bne.n	8001db8 <HAL_CAN_MspInit+0xd8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d00:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d0a:	61d3      	str	r3, [r2, #28]
 8001d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d0e:	69db      	ldr	r3, [r3, #28]
 8001d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d18:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	4a29      	ldr	r2, [pc, #164]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d1e:	f043 0308 	orr.w	r3, r3, #8
 8001d22:	6193      	str	r3, [r2, #24]
 8001d24:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f003 0308 	and.w	r3, r3, #8
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4619      	mov	r1, r3
 8001d44:	4820      	ldr	r0, [pc, #128]	@ (8001dc8 <HAL_CAN_MspInit+0xe8>)
 8001d46:	f003 fadf 	bl	8005308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d54:	2303      	movs	r3, #3
 8001d56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	481a      	ldr	r0, [pc, #104]	@ (8001dc8 <HAL_CAN_MspInit+0xe8>)
 8001d60:	f003 fad2 	bl	8005308 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8001d64:	4b19      	ldr	r3, [pc, #100]	@ (8001dcc <HAL_CAN_MspInit+0xec>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6c:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d74:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d82:	4a12      	ldr	r2, [pc, #72]	@ (8001dcc <HAL_CAN_MspInit+0xec>)
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	2013      	movs	r0, #19
 8001d8e:	f002 fe00 	bl	8004992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001d92:	2013      	movs	r0, #19
 8001d94:	f002 fe19 	bl	80049ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	2014      	movs	r0, #20
 8001d9e:	f002 fdf8 	bl	8004992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001da2:	2014      	movs	r0, #20
 8001da4:	f002 fe11 	bl	80049ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001da8:	2200      	movs	r2, #0
 8001daa:	2100      	movs	r1, #0
 8001dac:	2015      	movs	r0, #21
 8001dae:	f002 fdf0 	bl	8004992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001db2:	2015      	movs	r0, #21
 8001db4:	f002 fe09 	bl	80049ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001db8:	bf00      	nop
 8001dba:	3728      	adds	r7, #40	@ 0x28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40006400 	.word	0x40006400
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010c00 	.word	0x40010c00
 8001dcc:	40010000 	.word	0x40010000

08001dd0 <CAN_Start>:
  }
}

/* USER CODE BEGIN 1 */

HAL_StatusTypeDef CAN_Start() {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
	return HAL_CAN_Start(&hcan1);
 8001dd4:	4802      	ldr	r0, [pc, #8]	@ (8001de0 <CAN_Start+0x10>)
 8001dd6:	f002 f9a0 	bl	800411a <HAL_CAN_Start>
 8001dda:	4603      	mov	r3, r0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200001cc 	.word	0x200001cc

08001de4 <CAN_Activate>:

HAL_StatusTypeDef CAN_Activate() {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
	return HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001de8:	2102      	movs	r1, #2
 8001dea:	4803      	ldr	r0, [pc, #12]	@ (8001df8 <CAN_Activate+0x14>)
 8001dec:	f002 faa8 	bl	8004340 <HAL_CAN_ActivateNotification>
 8001df0:	4603      	mov	r3, r0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200001cc 	.word	0x200001cc

08001dfc <CAN_Send>:

HAL_StatusTypeDef CAN_Send(struct CANMessage *ptr) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
	return HAL_CAN_AddTxMessage(&hcan1, &ptr->TxHeader, (uint8_t*) ptr->data,
 8001e04:	6879      	ldr	r1, [r7, #4]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f103 021c 	add.w	r2, r3, #28
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3318      	adds	r3, #24
 8001e10:	4803      	ldr	r0, [pc, #12]	@ (8001e20 <CAN_Send+0x24>)
 8001e12:	f002 f9c6 	bl	80041a2 <HAL_CAN_AddTxMessage>
 8001e16:	4603      	mov	r3, r0
			&ptr->TxMailbox);
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	200001cc 	.word	0x200001cc

08001e24 <CAN_SettingsInit>:

void CAN_SettingsInit(struct CANMessage *ptr) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	CAN_Start();
 8001e2c:	f7ff ffd0 	bl	8001dd0 <CAN_Start>
	CAN_Activate();
 8001e30:	f7ff ffd8 	bl	8001de4 <CAN_Activate>
	ptr->TxHeader.IDE = CAN_ID_STD;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
	ptr->TxHeader.StdId = 0x00;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
	ptr->TxHeader.RTR = CAN_RTR_DATA;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	60da      	str	r2, [r3, #12]
	ptr->TxHeader.DLC = 8;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2208      	movs	r2, #8
 8001e4a:	611a      	str	r2, [r3, #16]
}
 8001e4c:	bf00      	nop
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <Set_CAN_Id>:

void Set_CAN_Id(struct CANMessage *ptr, uint32_t id) {
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
	ptr->TxHeader.StdId = id;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	601a      	str	r2, [r3, #0]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr

08001e6e <CAN_Send_Voltage>:

void CAN_Send_Voltage(struct CANMessage *ptr, uint16_t *read_volt) {
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b086      	sub	sp, #24
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x630;
 8001e78:	f44f 63c6 	mov.w	r3, #1584	@ 0x630
 8001e7c:	82fb      	strh	r3, [r7, #22]
	Set_CAN_Id(ptr, CAN_ID);
 8001e7e:	8afb      	ldrh	r3, [r7, #22]
 8001e80:	4619      	mov	r1, r3
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7ff ffe6 	bl	8001e54 <Set_CAN_Id>
	for (int i = 0; i < NUM_CELLS; i++) {
 8001e88:	2300      	movs	r3, #0
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	e074      	b.n	8001f78 <CAN_Send_Voltage+0x10a>
		if (i % 4 == 0) {
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d156      	bne.n	8001f46 <CAN_Send_Voltage+0xd8>
			uint8_t temp_volt = i;
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	73fb      	strb	r3, [r7, #15]
			ptr->data[0] = read_volt[temp_volt];
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	881b      	ldrh	r3, [r3, #0]
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	771a      	strb	r2, [r3, #28]
			ptr->data[1] = read_volt[temp_volt] >> 8;
 8001eac:	7bfb      	ldrb	r3, [r7, #15]
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	0a1b      	lsrs	r3, r3, #8
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	775a      	strb	r2, [r3, #29]
			temp_volt += 1;
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	73fb      	strb	r3, [r7, #15]
			ptr->data[2] = read_volt[temp_volt];
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	4413      	add	r3, r2
 8001ece:	881b      	ldrh	r3, [r3, #0]
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	779a      	strb	r2, [r3, #30]
			ptr->data[3] = read_volt[temp_volt] >> 8;
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	4413      	add	r3, r2
 8001ede:	881b      	ldrh	r3, [r3, #0]
 8001ee0:	0a1b      	lsrs	r3, r3, #8
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	77da      	strb	r2, [r3, #31]
			temp_volt += 1;
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	3301      	adds	r3, #1
 8001eee:	73fb      	strb	r3, [r7, #15]
			ptr->data[4] = read_volt[temp_volt];
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f883 2020 	strb.w	r2, [r3, #32]
			ptr->data[5] = read_volt[temp_volt] >> 8;
 8001f02:	7bfb      	ldrb	r3, [r7, #15]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	683a      	ldr	r2, [r7, #0]
 8001f08:	4413      	add	r3, r2
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	0a1b      	lsrs	r3, r3, #8
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			temp_volt += 1;
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	73fb      	strb	r3, [r7, #15]
			ptr->data[6] = read_volt[temp_volt];
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	4413      	add	r3, r2
 8001f26:	881b      	ldrh	r3, [r3, #0]
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			ptr->data[7] = read_volt[temp_volt] >> 8;
 8001f30:	7bfb      	ldrb	r3, [r7, #15]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	683a      	ldr	r2, [r7, #0]
 8001f36:	4413      	add	r3, r2
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	0a1b      	lsrs	r3, r3, #8
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		}
		if (i > 0 && i % 4 == 0) {
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	dd0c      	ble.n	8001f66 <CAN_Send_Voltage+0xf8>
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	f003 0303 	and.w	r3, r3, #3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d107      	bne.n	8001f66 <CAN_Send_Voltage+0xf8>
			CAN_ID = CAN_ID + 0x01;
 8001f56:	8afb      	ldrh	r3, [r7, #22]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	82fb      	strh	r3, [r7, #22]
			Set_CAN_Id(ptr, CAN_ID);
 8001f5c:	8afb      	ldrh	r3, [r7, #22]
 8001f5e:	4619      	mov	r1, r3
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ff77 	bl	8001e54 <Set_CAN_Id>
		}
		HAL_Delay(1);
 8001f66:	2001      	movs	r0, #1
 8001f68:	f001 fa86 	bl	8003478 <HAL_Delay>
		CAN_Send(ptr);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f7ff ff45 	bl	8001dfc <CAN_Send>
	for (int i = 0; i < NUM_CELLS; i++) {
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	3301      	adds	r3, #1
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	2b5f      	cmp	r3, #95	@ 0x5f
 8001f7c:	dd87      	ble.n	8001e8e <CAN_Send_Voltage+0x20>
	}

}
 8001f7e:	bf00      	nop
 8001f80:	bf00      	nop
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <CAN_Send_Temperature>:

void CAN_Send_Temperature(struct CANMessage *ptr, uint16_t *read_temp) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x680;
 8001f92:	f44f 63d0 	mov.w	r3, #1664	@ 0x680
 8001f96:	81fb      	strh	r3, [r7, #14]
	Set_CAN_Id(ptr, CAN_ID);
 8001f98:	89fb      	ldrh	r3, [r7, #14]
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f7ff ff59 	bl	8001e54 <Set_CAN_Id>
	for (uint8_t i = 0; i < NUM_THERM_TOTAL; i++) {
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	737b      	strb	r3, [r7, #13]
 8001fa6:	e076      	b.n	8002096 <CAN_Send_Temperature+0x10e>
		if (i % 4 == 0) {
 8001fa8:	7b7b      	ldrb	r3, [r7, #13]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d156      	bne.n	8002062 <CAN_Send_Temperature+0xda>
			uint8_t temp_volt = i;
 8001fb4:	7b7b      	ldrb	r3, [r7, #13]
 8001fb6:	733b      	strb	r3, [r7, #12]
			ptr->data[0] = read_temp[temp_volt];
 8001fb8:	7b3b      	ldrb	r3, [r7, #12]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	771a      	strb	r2, [r3, #28]
			ptr->data[1] = read_temp[temp_volt] >> 8;
 8001fc8:	7b3b      	ldrb	r3, [r7, #12]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	683a      	ldr	r2, [r7, #0]
 8001fce:	4413      	add	r3, r2
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	b2da      	uxtb	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	775a      	strb	r2, [r3, #29]
			temp_volt += 1;
 8001fdc:	7b3b      	ldrb	r3, [r7, #12]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	733b      	strb	r3, [r7, #12]
			ptr->data[2] = read_temp[temp_volt];
 8001fe2:	7b3b      	ldrb	r3, [r7, #12]
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	683a      	ldr	r2, [r7, #0]
 8001fe8:	4413      	add	r3, r2
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	779a      	strb	r2, [r3, #30]
			ptr->data[3] = read_temp[temp_volt] >> 8;
 8001ff2:	7b3b      	ldrb	r3, [r7, #12]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	b2da      	uxtb	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	77da      	strb	r2, [r3, #31]
			temp_volt += 1;
 8002006:	7b3b      	ldrb	r3, [r7, #12]
 8002008:	3301      	adds	r3, #1
 800200a:	733b      	strb	r3, [r7, #12]
			ptr->data[4] = read_temp[temp_volt];
 800200c:	7b3b      	ldrb	r3, [r7, #12]
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	4413      	add	r3, r2
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	b2da      	uxtb	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f883 2020 	strb.w	r2, [r3, #32]
			ptr->data[5] = read_temp[temp_volt] >> 8;
 800201e:	7b3b      	ldrb	r3, [r7, #12]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	4413      	add	r3, r2
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	b29b      	uxth	r3, r3
 800202c:	b2da      	uxtb	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			temp_volt += 1;
 8002034:	7b3b      	ldrb	r3, [r7, #12]
 8002036:	3301      	adds	r3, #1
 8002038:	733b      	strb	r3, [r7, #12]
			ptr->data[6] = read_temp[temp_volt];
 800203a:	7b3b      	ldrb	r3, [r7, #12]
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	4413      	add	r3, r2
 8002042:	881b      	ldrh	r3, [r3, #0]
 8002044:	b2da      	uxtb	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			ptr->data[7] = read_temp[temp_volt] >> 8;
 800204c:	7b3b      	ldrb	r3, [r7, #12]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	4413      	add	r3, r2
 8002054:	881b      	ldrh	r3, [r3, #0]
 8002056:	0a1b      	lsrs	r3, r3, #8
 8002058:	b29b      	uxth	r3, r3
 800205a:	b2da      	uxtb	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		}
		if (i > 0 && i % 4 == 0) {
 8002062:	7b7b      	ldrb	r3, [r7, #13]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d00d      	beq.n	8002084 <CAN_Send_Temperature+0xfc>
 8002068:	7b7b      	ldrb	r3, [r7, #13]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d107      	bne.n	8002084 <CAN_Send_Temperature+0xfc>
			CAN_ID = CAN_ID + 0x01;
 8002074:	89fb      	ldrh	r3, [r7, #14]
 8002076:	3301      	adds	r3, #1
 8002078:	81fb      	strh	r3, [r7, #14]
			Set_CAN_Id(ptr, CAN_ID);
 800207a:	89fb      	ldrh	r3, [r7, #14]
 800207c:	4619      	mov	r1, r3
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7ff fee8 	bl	8001e54 <Set_CAN_Id>
		}
		HAL_Delay(1);
 8002084:	2001      	movs	r0, #1
 8002086:	f001 f9f7 	bl	8003478 <HAL_Delay>
		CAN_Send(ptr);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff feb6 	bl	8001dfc <CAN_Send>
	for (uint8_t i = 0; i < NUM_THERM_TOTAL; i++) {
 8002090:	7b7b      	ldrb	r3, [r7, #13]
 8002092:	3301      	adds	r3, #1
 8002094:	737b      	strb	r3, [r7, #13]
 8002096:	7b7b      	ldrb	r3, [r7, #13]
 8002098:	2b5f      	cmp	r3, #95	@ 0x5f
 800209a:	d985      	bls.n	8001fa8 <CAN_Send_Temperature+0x20>
	}

}
 800209c:	bf00      	nop
 800209e:	bf00      	nop
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <CAN_Send_Cell_Summary>:

void CAN_Send_Cell_Summary(struct CANMessage *ptr, struct batteryModule *batt) {
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b084      	sub	sp, #16
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x622;
 80020b0:	f240 6322 	movw	r3, #1570	@ 0x622
 80020b4:	81fb      	strh	r3, [r7, #14]
	Set_CAN_Id(ptr, CAN_ID);
 80020b6:	89fb      	ldrh	r3, [r7, #14]
 80020b8:	4619      	mov	r1, r3
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff feca 	bl	8001e54 <Set_CAN_Id>

	ptr->data[0] = batt->cell_volt_highest;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	771a      	strb	r2, [r3, #28]
	ptr->data[1] = (batt->cell_volt_highest) >> 8;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 80020d2:	0a1b      	lsrs	r3, r3, #8
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	b2da      	uxtb	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	775a      	strb	r2, [r3, #29]
	ptr->data[2] = batt->cell_volt_lowest;
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	779a      	strb	r2, [r3, #30]
	ptr->data[3] = (batt->cell_volt_lowest) >> 8;
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 80020ee:	0a1b      	lsrs	r3, r3, #8
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	77da      	strb	r2, [r3, #31]
	ptr->data[4] = batt->cell_temp_highest;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	f8b3 3196 	ldrh.w	r3, [r3, #406]	@ 0x196
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f883 2020 	strb.w	r2, [r3, #32]
	ptr->data[5] = (batt->cell_temp_highest) >> 8;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	f8b3 3196 	ldrh.w	r3, [r3, #406]	@ 0x196
 800210c:	0a1b      	lsrs	r3, r3, #8
 800210e:	b29b      	uxth	r3, r3
 8002110:	b2da      	uxtb	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	ptr->data[6] = batt->cell_temp_lowest;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	f8b3 3194 	ldrh.w	r3, [r3, #404]	@ 0x194
 800211e:	b2da      	uxtb	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	ptr->data[7] = (batt->cell_temp_lowest) >> 8;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	f8b3 3194 	ldrh.w	r3, [r3, #404]	@ 0x194
 800212c:	0a1b      	lsrs	r3, r3, #8
 800212e:	b29b      	uxth	r3, r3
 8002130:	b2da      	uxtb	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

	HAL_Delay(1);
 8002138:	2001      	movs	r0, #1
 800213a:	f001 f99d 	bl	8003478 <HAL_Delay>
	CAN_Send(ptr);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7ff fe5c 	bl	8001dfc <CAN_Send>
}
 8002144:	bf00      	nop
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <CAN_Send_Safety_Checker>:

void CAN_Send_Safety_Checker(struct CANMessage *ptr, struct batteryModule *batt, uint8_t *faults,
		uint8_t *warnings, uint8_t *states) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
 8002158:	603b      	str	r3, [r7, #0]
	uint16_t CAN_ID = 0x600;
 800215a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800215e:	82fb      	strh	r3, [r7, #22]
	Set_CAN_Id(ptr, CAN_ID);
 8002160:	8afb      	ldrh	r3, [r7, #22]
 8002162:	4619      	mov	r1, r3
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f7ff fe75 	bl	8001e54 <Set_CAN_Id>
	ptr->data[0] = *faults;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	781a      	ldrb	r2, [r3, #0]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	771a      	strb	r2, [r3, #28]
	ptr->data[1] = *warnings;
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	781a      	ldrb	r2, [r3, #0]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	775a      	strb	r2, [r3, #29]
	ptr->data[2] = *states;
 800217a:	6a3b      	ldr	r3, [r7, #32]
 800217c:	781a      	ldrb	r2, [r3, #0]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	779a      	strb	r2, [r3, #30]
	ptr->data[3] = batt->pack_voltage;
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002188:	b2da      	uxtb	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	77da      	strb	r2, [r3, #31]
	ptr->data[4] = (batt->pack_voltage) >> 8;
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002194:	0a1b      	lsrs	r3, r3, #8
 8002196:	b2da      	uxtb	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f883 2020 	strb.w	r2, [r3, #32]
	ptr->data[5] = (batt->pack_voltage) >> 16;
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80021a4:	0c1b      	lsrs	r3, r3, #16
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	ptr->data[6] = (batt->pack_voltage) >> 24;
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80021b4:	0e1b      	lsrs	r3, r3, #24
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	HAL_Delay(1);
 80021be:	2001      	movs	r0, #1
 80021c0:	f001 f95a 	bl	8003478 <HAL_Delay>
	CAN_Send(ptr);
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f7ff fe19 	bl	8001dfc <CAN_Send>
}
 80021ca:	bf00      	nop
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021da:	4b1c      	ldr	r3, [pc, #112]	@ (800224c <MX_DMA_Init+0x78>)
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	4a1b      	ldr	r2, [pc, #108]	@ (800224c <MX_DMA_Init+0x78>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6153      	str	r3, [r2, #20]
 80021e6:	4b19      	ldr	r3, [pc, #100]	@ (800224c <MX_DMA_Init+0x78>)
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	607b      	str	r3, [r7, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2102      	movs	r1, #2
 80021f6:	200b      	movs	r0, #11
 80021f8:	f002 fbcb 	bl	8004992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80021fc:	200b      	movs	r0, #11
 80021fe:	f002 fbe4 	bl	80049ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 3, 0);
 8002202:	2200      	movs	r2, #0
 8002204:	2103      	movs	r1, #3
 8002206:	200c      	movs	r0, #12
 8002208:	f002 fbc3 	bl	8004992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800220c:	200c      	movs	r0, #12
 800220e:	f002 fbdc 	bl	80049ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 3, 0);
 8002212:	2200      	movs	r2, #0
 8002214:	2103      	movs	r1, #3
 8002216:	200d      	movs	r0, #13
 8002218:	f002 fbbb 	bl	8004992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800221c:	200d      	movs	r0, #13
 800221e:	f002 fbd4 	bl	80049ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 0);
 8002222:	2200      	movs	r2, #0
 8002224:	2101      	movs	r1, #1
 8002226:	200e      	movs	r0, #14
 8002228:	f002 fbb3 	bl	8004992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800222c:	200e      	movs	r0, #14
 800222e:	f002 fbcc 	bl	80049ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 8002232:	2200      	movs	r2, #0
 8002234:	2101      	movs	r1, #1
 8002236:	200f      	movs	r0, #15
 8002238:	f002 fbab 	bl	8004992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800223c:	200f      	movs	r0, #15
 800223e:	f002 fbc4 	bl	80049ca <HAL_NVIC_EnableIRQ>


}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40021000 	.word	0x40021000

08002250 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002256:	f107 0310 	add.w	r3, r7, #16
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
 800225e:	605a      	str	r2, [r3, #4]
 8002260:	609a      	str	r2, [r3, #8]
 8002262:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002264:	4b36      	ldr	r3, [pc, #216]	@ (8002340 <MX_GPIO_Init+0xf0>)
 8002266:	699b      	ldr	r3, [r3, #24]
 8002268:	4a35      	ldr	r2, [pc, #212]	@ (8002340 <MX_GPIO_Init+0xf0>)
 800226a:	f043 0320 	orr.w	r3, r3, #32
 800226e:	6193      	str	r3, [r2, #24]
 8002270:	4b33      	ldr	r3, [pc, #204]	@ (8002340 <MX_GPIO_Init+0xf0>)
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	f003 0320 	and.w	r3, r3, #32
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800227c:	4b30      	ldr	r3, [pc, #192]	@ (8002340 <MX_GPIO_Init+0xf0>)
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	4a2f      	ldr	r2, [pc, #188]	@ (8002340 <MX_GPIO_Init+0xf0>)
 8002282:	f043 0310 	orr.w	r3, r3, #16
 8002286:	6193      	str	r3, [r2, #24]
 8002288:	4b2d      	ldr	r3, [pc, #180]	@ (8002340 <MX_GPIO_Init+0xf0>)
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	f003 0310 	and.w	r3, r3, #16
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002294:	4b2a      	ldr	r3, [pc, #168]	@ (8002340 <MX_GPIO_Init+0xf0>)
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	4a29      	ldr	r2, [pc, #164]	@ (8002340 <MX_GPIO_Init+0xf0>)
 800229a:	f043 0304 	orr.w	r3, r3, #4
 800229e:	6193      	str	r3, [r2, #24]
 80022a0:	4b27      	ldr	r3, [pc, #156]	@ (8002340 <MX_GPIO_Init+0xf0>)
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	f003 0304 	and.w	r3, r3, #4
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ac:	4b24      	ldr	r3, [pc, #144]	@ (8002340 <MX_GPIO_Init+0xf0>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	4a23      	ldr	r2, [pc, #140]	@ (8002340 <MX_GPIO_Init+0xf0>)
 80022b2:	f043 0308 	orr.w	r3, r3, #8
 80022b6:	6193      	str	r3, [r2, #24]
 80022b8:	4b21      	ldr	r3, [pc, #132]	@ (8002340 <MX_GPIO_Init+0xf0>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	f003 0308 	and.w	r3, r3, #8
 80022c0:	603b      	str	r3, [r7, #0]
 80022c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET);
 80022c4:	2200      	movs	r2, #0
 80022c6:	2110      	movs	r1, #16
 80022c8:	481e      	ldr	r0, [pc, #120]	@ (8002344 <MX_GPIO_Init+0xf4>)
 80022ca:	f003 f9a1 	bl	8005610 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_RESET);
 80022ce:	2200      	movs	r2, #0
 80022d0:	2102      	movs	r1, #2
 80022d2:	481d      	ldr	r0, [pc, #116]	@ (8002348 <MX_GPIO_Init+0xf8>)
 80022d4:	f003 f99c 	bl	8005610 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 80022d8:	2200      	movs	r2, #0
 80022da:	2140      	movs	r1, #64	@ 0x40
 80022dc:	481b      	ldr	r0, [pc, #108]	@ (800234c <MX_GPIO_Init+0xfc>)
 80022de:	f003 f997 	bl	8005610 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LTC_nCS_Pin */
  GPIO_InitStruct.Pin = LTC_nCS_Pin;
 80022e2:	2310      	movs	r3, #16
 80022e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e6:	2301      	movs	r3, #1
 80022e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ee:	2302      	movs	r3, #2
 80022f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTC_nCS_GPIO_Port, &GPIO_InitStruct);
 80022f2:	f107 0310 	add.w	r3, r7, #16
 80022f6:	4619      	mov	r1, r3
 80022f8:	4812      	ldr	r0, [pc, #72]	@ (8002344 <MX_GPIO_Init+0xf4>)
 80022fa:	f003 f805 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_SHUTDOWN_SIGNAL_Pin */
  GPIO_InitStruct.Pin = MCU_SHUTDOWN_SIGNAL_Pin;
 80022fe:	2302      	movs	r3, #2
 8002300:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002302:	2301      	movs	r3, #1
 8002304:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230a:	2302      	movs	r3, #2
 800230c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_SHUTDOWN_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 800230e:	f107 0310 	add.w	r3, r7, #16
 8002312:	4619      	mov	r1, r3
 8002314:	480c      	ldr	r0, [pc, #48]	@ (8002348 <MX_GPIO_Init+0xf8>)
 8002316:	f002 fff7 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_HEARTBEAT_LED_Pin */
  GPIO_InitStruct.Pin = MCU_HEARTBEAT_LED_Pin;
 800231a:	2340      	movs	r3, #64	@ 0x40
 800231c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231e:	2301      	movs	r3, #1
 8002320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002326:	2302      	movs	r3, #2
 8002328:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 800232a:	f107 0310 	add.w	r3, r7, #16
 800232e:	4619      	mov	r1, r3
 8002330:	4806      	ldr	r0, [pc, #24]	@ (800234c <MX_GPIO_Init+0xfc>)
 8002332:	f002 ffe9 	bl	8005308 <HAL_GPIO_Init>

}
 8002336:	bf00      	nop
 8002338:	3720      	adds	r7, #32
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40021000 	.word	0x40021000
 8002344:	40010800 	.word	0x40010800
 8002348:	40010c00 	.word	0x40010c00
 800234c:	40011000 	.word	0x40011000

08002350 <ReadHVInput>:
	#include "hv.h"
	#include "adc.h"
	#include "main.h"

	void ReadHVInput(uint32_t *read_volt_HV) {
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
		uint32_t adcValue = 0;
 8002358:	2300      	movs	r3, #0
 800235a:	617b      	str	r3, [r7, #20]

		// ADC開始
		HAL_ADC_Start(&hadc1);
 800235c:	4820      	ldr	r0, [pc, #128]	@ (80023e0 <ReadHVInput+0x90>)
 800235e:	f001 f987 	bl	8003670 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 8002362:	f04f 31ff 	mov.w	r1, #4294967295
 8002366:	481e      	ldr	r0, [pc, #120]	@ (80023e0 <ReadHVInput+0x90>)
 8002368:	f001 fa5c 	bl	8003824 <HAL_ADC_PollForConversion>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d103      	bne.n	800237a <ReadHVInput+0x2a>
			adcValue = HAL_ADC_GetValue(&hadc1);
 8002372:	481b      	ldr	r0, [pc, #108]	@ (80023e0 <ReadHVInput+0x90>)
 8002374:	f001 fb5c 	bl	8003a30 <HAL_ADC_GetValue>
 8002378:	6178      	str	r0, [r7, #20]
		}
		HAL_ADC_Stop(&hadc1);
 800237a:	4819      	ldr	r0, [pc, #100]	@ (80023e0 <ReadHVInput+0x90>)
 800237c:	f001 fa26 	bl	80037cc <HAL_ADC_Stop>

		// 電圧計算
		float adcVoltage = ((float)adcValue / ADC_RESOLUTION) * V_REF;
 8002380:	6978      	ldr	r0, [r7, #20]
 8002382:	f7fe fcc3 	bl	8000d0c <__aeabi_ui2f>
 8002386:	4603      	mov	r3, r0
 8002388:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 800238c:	4618      	mov	r0, r3
 800238e:	f7fe fdc9 	bl	8000f24 <__aeabi_fdiv>
 8002392:	4603      	mov	r3, r0
 8002394:	4913      	ldr	r1, [pc, #76]	@ (80023e4 <ReadHVInput+0x94>)
 8002396:	4618      	mov	r0, r3
 8002398:	f7fe fd10 	bl	8000dbc <__aeabi_fmul>
 800239c:	4603      	mov	r3, r0
 800239e:	613b      	str	r3, [r7, #16]
		float amcOutput = adcVoltage / GAIN_TLV9001;
 80023a0:	4911      	ldr	r1, [pc, #68]	@ (80023e8 <ReadHVInput+0x98>)
 80023a2:	6938      	ldr	r0, [r7, #16]
 80023a4:	f7fe fdbe 	bl	8000f24 <__aeabi_fdiv>
 80023a8:	4603      	mov	r3, r0
 80023aa:	60fb      	str	r3, [r7, #12]
		float hvInput = amcOutput * DIVIDER_RATIO;
 80023ac:	490f      	ldr	r1, [pc, #60]	@ (80023ec <ReadHVInput+0x9c>)
 80023ae:	68f8      	ldr	r0, [r7, #12]
 80023b0:	f7fe fd04 	bl	8000dbc <__aeabi_fmul>
 80023b4:	4603      	mov	r3, r0
 80023b6:	490e      	ldr	r1, [pc, #56]	@ (80023f0 <ReadHVInput+0xa0>)
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fe fdb3 	bl	8000f24 <__aeabi_fdiv>
 80023be:	4603      	mov	r3, r0
 80023c0:	60bb      	str	r3, [r7, #8]

		*read_volt_HV = (uint32_t)(hvInput * 10000);
 80023c2:	490c      	ldr	r1, [pc, #48]	@ (80023f4 <ReadHVInput+0xa4>)
 80023c4:	68b8      	ldr	r0, [r7, #8]
 80023c6:	f7fe fcf9 	bl	8000dbc <__aeabi_fmul>
 80023ca:	4603      	mov	r3, r0
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fe fe45 	bl	800105c <__aeabi_f2uiz>
 80023d2:	4602      	mov	r2, r0
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	601a      	str	r2, [r3, #0]
	}
 80023d8:	bf00      	nop
 80023da:	3718      	adds	r7, #24
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	20000128 	.word	0x20000128
 80023e4:	40533333 	.word	0x40533333
 80023e8:	3fca3d71 	.word	0x3fca3d71
 80023ec:	49aae7e0 	.word	0x49aae7e0
 80023f0:	45d4d000 	.word	0x45d4d000
 80023f4:	461c4000 	.word	0x461c4000

080023f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023f8:	b590      	push	{r4, r7, lr}
 80023fa:	f5ad 7d17 	sub.w	sp, sp, #604	@ 0x25c
 80023fe:	af04      	add	r7, sp, #16
	GpioTimePacket tp_led_heartbeat;
	TimerPacket timerpacket_ltc;

	batteryModule modPackInfo;
	struct CANMessage msg;
	uint8_t safetyFaults = 0;
 8002400:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8002404:	f2a3 2341 	subw	r3, r3, #577	@ 0x241
 8002408:	2200      	movs	r2, #0
 800240a:	701a      	strb	r2, [r3, #0]
	uint8_t safetyWarnings = 0;
 800240c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8002410:	f2a3 2342 	subw	r3, r3, #578	@ 0x242
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
	uint8_t safetyStates = 0;
 8002418:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800241c:	f2a3 2343 	subw	r3, r3, #579	@ 0x243
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002424:	f000 ffc6 	bl	80033b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002428:	f000 f924 	bl	8002674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800242c:	f7ff ff10 	bl	8002250 <MX_GPIO_Init>
  MX_DMA_Init();
 8002430:	f7ff fed0 	bl	80021d4 <MX_DMA_Init>
  MX_ADC1_Init();
 8002434:	f7ff fafe 	bl	8001a34 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002438:	f7ff fb3a 	bl	8001ab0 <MX_ADC2_Init>
  MX_TIM7_Init();
 800243c:	f000 fe64 	bl	8003108 <MX_TIM7_Init>
  MX_SPI1_Init();
 8002440:	f000 fc88 	bl	8002d54 <MX_SPI1_Init>
  MX_CAN1_Init();
 8002444:	f7ff fc16 	bl	8001c74 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8002448:	f000 feba 	bl	80031c0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	CAN_SettingsInit(&msg); // Start CAN at 0x00
 800244c:	f107 0308 	add.w	r3, r7, #8
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff fce7 	bl	8001e24 <CAN_SettingsInit>
	//Start timer
	GpioTimePacket_Init(&tp_led_heartbeat, MCU_HEARTBEAT_LED_GPIO_Port,
 8002456:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 800245a:	2240      	movs	r2, #64	@ 0x40
 800245c:	4981      	ldr	r1, [pc, #516]	@ (8002664 <main+0x26c>)
 800245e:	4618      	mov	r0, r3
 8002460:	f000 f972 	bl	8002748 <GpioTimePacket_Init>
	MCU_HEARTBEAT_LED_Pin);
	TimerPacket_Init(&timerpacket_ltc, LTC_DELAY);
 8002464:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8002468:	210a      	movs	r1, #10
 800246a:	4618      	mov	r0, r3
 800246c:	f000 f9ac 	bl	80027c8 <TimerPacket_Init>
	//Pull SPI1 nCS HIGH (deselect)
	LTC_nCS_High();
 8002470:	f000 fd52 	bl	8002f18 <LTC_nCS_High>

//	//Sending a fault signal and reseting it
	HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002474:	2201      	movs	r2, #1
 8002476:	2102      	movs	r1, #2
 8002478:	487b      	ldr	r0, [pc, #492]	@ (8002668 <main+0x270>)
 800247a:	f003 f8c9 	bl	8005610 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800247e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002482:	f000 fff9 	bl	8003478 <HAL_Delay>
	HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_RESET);
 8002486:	2200      	movs	r2, #0
 8002488:	2102      	movs	r1, #2
 800248a:	4877      	ldr	r0, [pc, #476]	@ (8002668 <main+0x270>)
 800248c:	f003 f8c0 	bl	8005610 <HAL_GPIO_WritePin>

	//initializing variables
	uint8_t tempindex = 0;
 8002490:	2300      	movs	r3, #0
 8002492:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	uint8_t indexpause = 8;
 8002496:	2308      	movs	r3, #8
 8002498:	f887 3246 	strb.w	r3, [r7, #582]	@ 0x246
	uint8_t low_volt_hysteresis = 0;
 800249c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80024a0:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80024a4:	2200      	movs	r2, #0
 80024a6:	701a      	strb	r2, [r3, #0]
	uint8_t high_volt_hysteresis = 0;
 80024a8:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80024ac:	f2a3 2345 	subw	r3, r3, #581	@ 0x245
 80024b0:	2200      	movs	r2, #0
 80024b2:	701a      	strb	r2, [r3, #0]
	uint8_t cell_imbalance_hysteresis = 0;
 80024b4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80024b8:	f2a3 2346 	subw	r3, r3, #582	@ 0x246
 80024bc:	2200      	movs	r2, #0
 80024be:	701a      	strb	r2, [r3, #0]

	//reading cell voltages
	Wakeup_Sleep();
 80024c0:	f7fe ff82 	bl	80013c8 <Wakeup_Sleep>
	Read_Volt(modPackInfo.cell_volt);
 80024c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024c8:	4618      	mov	r0, r3
 80024ca:	f000 fa37 	bl	800293c <Read_Volt>

	//reading cell temperatures
	Wakeup_Sleep();
 80024ce:	f7fe ff7b 	bl	80013c8 <Wakeup_Sleep>
	for (uint8_t i = tempindex; i < indexpause; i++) {
 80024d2:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 80024d6:	f887 3245 	strb.w	r3, [r7, #581]	@ 0x245
 80024da:	e016      	b.n	800250a <main+0x112>
		Wakeup_Idle();
 80024dc:	f7fe ff54 	bl	8001388 <Wakeup_Idle>
		Read_Temp(i, modPackInfo.cell_temp, modPackInfo.read_auxreg);
 80024e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024e4:	f503 72ce 	add.w	r2, r3, #412	@ 0x19c
 80024e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024ec:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 80024f0:	f897 3245 	ldrb.w	r3, [r7, #581]	@ 0x245
 80024f4:	4618      	mov	r0, r3
 80024f6:	f000 fa35 	bl	8002964 <Read_Temp>
		HAL_Delay(3);
 80024fa:	2003      	movs	r0, #3
 80024fc:	f000 ffbc 	bl	8003478 <HAL_Delay>
	for (uint8_t i = tempindex; i < indexpause; i++) {
 8002500:	f897 3245 	ldrb.w	r3, [r7, #581]	@ 0x245
 8002504:	3301      	adds	r3, #1
 8002506:	f887 3245 	strb.w	r3, [r7, #581]	@ 0x245
 800250a:	f897 2245 	ldrb.w	r2, [r7, #581]	@ 0x245
 800250e:	f897 3246 	ldrb.w	r3, [r7, #582]	@ 0x246
 8002512:	429a      	cmp	r2, r3
 8002514:	d3e2      	bcc.n	80024dc <main+0xe4>
	}
	Wakeup_Idle();
 8002516:	f7fe ff37 	bl	8001388 <Wakeup_Idle>
	LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[0]);
 800251a:	4954      	ldr	r1, [pc, #336]	@ (800266c <main+0x274>)
 800251c:	2008      	movs	r0, #8
 800251e:	f7ff f827 	bl	8001570 <LTC_WRCOMM>
	Wakeup_Idle();
 8002522:	f7fe ff31 	bl	8001388 <Wakeup_Idle>
	LTC_STCOMM(2);
 8002526:	2002      	movs	r0, #2
 8002528:	f7ff f890 	bl	800164c <LTC_STCOMM>

	ReadHVInput(&modPackInfo.pack_voltage);
 800252c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002530:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff ff0b 	bl	8002350 <ReadHVInput>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 800253a:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 800253e:	210a      	movs	r1, #10
 8002540:	4618      	mov	r0, r3
 8002542:	f000 f91e 	bl	8002782 <GpioFixedToggle>
//		printf("Hello");
		if (TimerPacket_FixedPulse(&timerpacket_ltc)) {
 8002546:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 800254a:	4618      	mov	r0, r3
 800254c:	f000 f94f 	bl	80027ee <TimerPacket_FixedPulse>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d0f1      	beq.n	800253a <main+0x142>
			//calling all CAN realated methods
			CAN_Send_Safety_Checker(&msg, &modPackInfo, &safetyFaults,
 8002556:	1dbc      	adds	r4, r7, #6
 8002558:	1dfa      	adds	r2, r7, #7
 800255a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800255e:	f107 0008 	add.w	r0, r7, #8
 8002562:	1d7b      	adds	r3, r7, #5
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	4623      	mov	r3, r4
 8002568:	f7ff fdf0 	bl	800214c <CAN_Send_Safety_Checker>
					&safetyWarnings, &safetyStates);
			CAN_Send_Cell_Summary(&msg, &modPackInfo);
 800256c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002570:	f107 0308 	add.w	r3, r7, #8
 8002574:	4611      	mov	r1, r2
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff fd95 	bl	80020a6 <CAN_Send_Cell_Summary>
			CAN_Send_Voltage(&msg, modPackInfo.cell_volt);
 800257c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002580:	f107 0308 	add.w	r3, r7, #8
 8002584:	4611      	mov	r1, r2
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff fc71 	bl	8001e6e <CAN_Send_Voltage>
			CAN_Send_Temperature(&msg, modPackInfo.cell_temp);
 800258c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002590:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8002594:	f107 0308 	add.w	r3, r7, #8
 8002598:	4611      	mov	r1, r2
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff fcf4 	bl	8001f88 <CAN_Send_Temperature>
			//reading cell voltages
//			Wakeup_Sleep();
			Read_Volt(modPackInfo.cell_volt);
 80025a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025a4:	4618      	mov	r0, r3
 80025a6:	f000 f9c9 	bl	800293c <Read_Volt>
//			    printf("Cell %d: %u mV\n", i + 1, modPackInfo.cell_volt[i]);
//			}

			//reading cell temperatures
//			Wakeup_Sleep();
			for (uint8_t i = tempindex; i < indexpause; i++) {
 80025aa:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 80025ae:	f887 3244 	strb.w	r3, [r7, #580]	@ 0x244
 80025b2:	e011      	b.n	80025d8 <main+0x1e0>
				Read_Temp(i, modPackInfo.cell_temp, modPackInfo.read_auxreg);
 80025b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025b8:	f503 72ce 	add.w	r2, r3, #412	@ 0x19c
 80025bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025c0:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 80025c4:	f897 3244 	ldrb.w	r3, [r7, #580]	@ 0x244
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 f9cb 	bl	8002964 <Read_Temp>
			for (uint8_t i = tempindex; i < indexpause; i++) {
 80025ce:	f897 3244 	ldrb.w	r3, [r7, #580]	@ 0x244
 80025d2:	3301      	adds	r3, #1
 80025d4:	f887 3244 	strb.w	r3, [r7, #580]	@ 0x244
 80025d8:	f897 2244 	ldrb.w	r2, [r7, #580]	@ 0x244
 80025dc:	f897 3246 	ldrb.w	r3, [r7, #582]	@ 0x246
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d3e7      	bcc.n	80025b4 <main+0x1bc>
			}
			if (indexpause == 8) {
 80025e4:	f897 3246 	ldrb.w	r3, [r7, #582]	@ 0x246
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d10d      	bne.n	8002608 <main+0x210>
				LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[0]);
 80025ec:	491f      	ldr	r1, [pc, #124]	@ (800266c <main+0x274>)
 80025ee:	2008      	movs	r0, #8
 80025f0:	f7fe ffbe 	bl	8001570 <LTC_WRCOMM>
				LTC_STCOMM(2);
 80025f4:	2002      	movs	r0, #2
 80025f6:	f7ff f829 	bl	800164c <LTC_STCOMM>
				tempindex = 8;
 80025fa:	2308      	movs	r3, #8
 80025fc:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
				indexpause = NUM_THERM_PER_MOD;
 8002600:	230c      	movs	r3, #12
 8002602:	f887 3246 	strb.w	r3, [r7, #582]	@ 0x246
 8002606:	e010      	b.n	800262a <main+0x232>
			} else if (indexpause == NUM_THERM_PER_MOD) {
 8002608:	f897 3246 	ldrb.w	r3, [r7, #582]	@ 0x246
 800260c:	2b0c      	cmp	r3, #12
 800260e:	d10c      	bne.n	800262a <main+0x232>
				LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[1]);
 8002610:	4917      	ldr	r1, [pc, #92]	@ (8002670 <main+0x278>)
 8002612:	2008      	movs	r0, #8
 8002614:	f7fe ffac 	bl	8001570 <LTC_WRCOMM>
				LTC_STCOMM(2);
 8002618:	2002      	movs	r0, #2
 800261a:	f7ff f817 	bl	800164c <LTC_STCOMM>
				indexpause = 8;
 800261e:	2308      	movs	r3, #8
 8002620:	f887 3246 	strb.w	r3, [r7, #582]	@ 0x246
				tempindex = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
			}

			ReadHVInput(&modPackInfo.pack_voltage);
 800262a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800262e:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff fe8c 	bl	8002350 <ReadHVInput>
			//print(NUM_THERM_TOTAL, (uint16_t*) modPackInfo.cell_temp);

			//getting the summary of all cells in the pack
			Cell_Summary_Voltage(&modPackInfo, &safetyFaults,
 8002638:	1d7c      	adds	r4, r7, #5
 800263a:	1dba      	adds	r2, r7, #6
 800263c:	1df9      	adds	r1, r7, #7
 800263e:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8002642:	1cbb      	adds	r3, r7, #2
 8002644:	9302      	str	r3, [sp, #8]
 8002646:	1cfb      	adds	r3, r7, #3
 8002648:	9301      	str	r3, [sp, #4]
 800264a:	1d3b      	adds	r3, r7, #4
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	4623      	mov	r3, r4
 8002650:	f000 f9ce 	bl	80029f0 <Cell_Summary_Voltage>
								&safetyWarnings, &safetyStates, &low_volt_hysteresis,
								&high_volt_hysteresis, &cell_imbalance_hysteresis);

			Cell_Summary_Temperature(&modPackInfo, &safetyFaults,&safetyWarnings);
 8002654:	1dba      	adds	r2, r7, #6
 8002656:	1df9      	adds	r1, r7, #7
 8002658:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800265c:	4618      	mov	r0, r3
 800265e:	f000 fb09 	bl	8002c74 <Cell_Summary_Temperature>
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8002662:	e76a      	b.n	800253a <main+0x142>
 8002664:	40011000 	.word	0x40011000
 8002668:	40010c00 	.word	0x40010c00
 800266c:	20000000 	.word	0x20000000
 8002670:	20000006 	.word	0x20000006

08002674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b09c      	sub	sp, #112	@ 0x70
 8002678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800267a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800267e:	2238      	movs	r2, #56	@ 0x38
 8002680:	2100      	movs	r1, #0
 8002682:	4618      	mov	r0, r3
 8002684:	f005 fec2 	bl	800840c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002688:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	605a      	str	r2, [r3, #4]
 8002692:	609a      	str	r2, [r3, #8]
 8002694:	60da      	str	r2, [r3, #12]
 8002696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002698:	1d3b      	adds	r3, r7, #4
 800269a:	2220      	movs	r2, #32
 800269c:	2100      	movs	r1, #0
 800269e:	4618      	mov	r0, r3
 80026a0:	f005 feb4 	bl	800840c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026a4:	2301      	movs	r3, #1
 80026a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 80026ae:	2304      	movs	r3, #4
 80026b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026b2:	2301      	movs	r3, #1
 80026b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 80026b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026bc:	2302      	movs	r3, #2
 80026be:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80026c6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80026ca:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 80026cc:	2302      	movs	r3, #2
 80026ce:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 80026d0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80026d4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 80026d6:	2340      	movs	r3, #64	@ 0x40
 80026d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026da:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026de:	4618      	mov	r0, r3
 80026e0:	f002 ffc8 	bl	8005674 <HAL_RCC_OscConfig>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80026ea:	f000 f89d 	bl	8002828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026ee:	230f      	movs	r3, #15
 80026f0:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026f2:	2302      	movs	r3, #2
 80026f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026f6:	2300      	movs	r3, #0
 80026f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002700:	2300      	movs	r3, #0
 8002702:	637b      	str	r3, [r7, #52]	@ 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002704:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002708:	2102      	movs	r1, #2
 800270a:	4618      	mov	r0, r3
 800270c:	f003 fac8 	bl	8005ca0 <HAL_RCC_ClockConfig>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002716:	f000 f887 	bl	8002828 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800271a:	2302      	movs	r3, #2
 800271c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800271e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002722:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002724:	1d3b      	adds	r3, r7, #4
 8002726:	4618      	mov	r0, r3
 8002728:	f003 fcb0 	bl	800608c <HAL_RCCEx_PeriphCLKConfig>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002732:	f000 f879 	bl	8002828 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8002736:	4b03      	ldr	r3, [pc, #12]	@ (8002744 <SystemClock_Config+0xd0>)
 8002738:	2201      	movs	r2, #1
 800273a:	601a      	str	r2, [r3, #0]
}
 800273c:	bf00      	nop
 800273e:	3770      	adds	r7, #112	@ 0x70
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	42420070 	.word	0x42420070

08002748 <GpioTimePacket_Init>:

/* USER CODE BEGIN 4 */
//Initialize struct values
//Will initialize GPIO to LOW!
void GpioTimePacket_Init(GpioTimePacket *gtp, GPIO_TypeDef *port, uint16_t pin) {
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	4613      	mov	r3, r2
 8002754:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); //Set GPIO LOW
 8002756:	88fb      	ldrh	r3, [r7, #6]
 8002758:	2200      	movs	r2, #0
 800275a:	4619      	mov	r1, r3
 800275c:	68b8      	ldr	r0, [r7, #8]
 800275e:	f002 ff57 	bl	8005610 <HAL_GPIO_WritePin>
	gtp->gpio_port = port;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	601a      	str	r2, [r3, #0]
	gtp->gpio_pin = pin;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	88fa      	ldrh	r2, [r7, #6]
 800276c:	809a      	strh	r2, [r3, #4]
	gtp->ts_prev = 0; //Init to 0
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2200      	movs	r2, #0
 8002772:	609a      	str	r2, [r3, #8]
	gtp->ts_curr = 0; //Init to 0
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	60da      	str	r2, [r3, #12]
}
 800277a:	bf00      	nop
 800277c:	3710      	adds	r7, #16
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <GpioFixedToggle>:
//update_ms = update after X ms
void GpioFixedToggle(GpioTimePacket *gtp, uint16_t update_ms) {
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	460b      	mov	r3, r1
 800278c:	807b      	strh	r3, [r7, #2]
	gtp->ts_curr = HAL_GetTick(); //Record current timestamp
 800278e:	f000 fe69 	bl	8003464 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	60da      	str	r2, [r3, #12]
	if (gtp->ts_curr - gtp->ts_prev > update_ms) {
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68da      	ldr	r2, [r3, #12]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	1ad2      	subs	r2, r2, r3
 80027a2:	887b      	ldrh	r3, [r7, #2]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d90b      	bls.n	80027c0 <GpioFixedToggle+0x3e>
		HAL_GPIO_TogglePin(gtp->gpio_port, gtp->gpio_pin); // Toggle GPIO
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	889b      	ldrh	r3, [r3, #4]
 80027b0:	4619      	mov	r1, r3
 80027b2:	4610      	mov	r0, r2
 80027b4:	f002 ff44 	bl	8005640 <HAL_GPIO_TogglePin>
		gtp->ts_prev = gtp->ts_curr;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68da      	ldr	r2, [r3, #12]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	609a      	str	r2, [r3, #8]
	}
}
 80027c0:	bf00      	nop
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <TimerPacket_Init>:
//Initialize struct values
//Will initialize GPIO to LOW!
void TimerPacket_Init(TimerPacket *tp, uint32_t delay) {
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
	tp->ts_prev = 0;		//Init to 0
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
	tp->ts_curr = 0; 		//Init to 0
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	605a      	str	r2, [r3, #4]
	tp->delay = delay;	//Init to user value
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	609a      	str	r2, [r3, #8]
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr

080027ee <TimerPacket_FixedPulse>:
//update_ms = update after X ms
uint8_t TimerPacket_FixedPulse(TimerPacket *tp) {
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b082      	sub	sp, #8
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
	tp->ts_curr = HAL_GetTick(); //Record current timestamp
 80027f6:	f000 fe35 	bl	8003464 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	605a      	str	r2, [r3, #4]
	if (tp->ts_curr - tp->ts_prev > tp->delay) {
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	1ad2      	subs	r2, r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	429a      	cmp	r2, r3
 8002810:	d905      	bls.n	800281e <TimerPacket_FixedPulse+0x30>
		tp->ts_prev = tp->ts_curr; //Update prev timestamp to current
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	601a      	str	r2, [r3, #0]
		return 1; //Enact event (time interval is a go)
 800281a:	2301      	movs	r3, #1
 800281c:	e000      	b.n	8002820 <TimerPacket_FixedPulse+0x32>
	}
	return 0; //Do not enact event
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800282c:	b672      	cpsid	i
}
 800282e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002830:	bf00      	nop
 8002832:	e7fd      	b.n	8002830 <Error_Handler+0x8>

08002834 <Get_Actual_Temps>:
								 { 0x69, 0x08, 0x0F, 0xF9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xE9, 0x7F, 0xF9 },
								 { 0x69, 0x08, 0x0F, 0xD9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xC9, 0x7F, 0xF9 },
							 	 { 0x69, 0x08, 0x0F, 0xB9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xA9, 0x7F, 0xF9 },
								 { 0x69, 0x08, 0x0F, 0x99, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0x89, 0x7F, 0xF9 } };

void Get_Actual_Temps(uint8_t dev_idx, uint8_t tempindex, uint16_t *actual_temp, uint16_t data) {
 8002834:	b590      	push	{r4, r7, lr}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	603a      	str	r2, [r7, #0]
 800283c:	461a      	mov	r2, r3
 800283e:	4603      	mov	r3, r0
 8002840:	71fb      	strb	r3, [r7, #7]
 8002842:	460b      	mov	r3, r1
 8002844:	71bb      	strb	r3, [r7, #6]
 8002846:	4613      	mov	r3, r2
 8002848:	80bb      	strh	r3, [r7, #4]
    if (data == 0) {
 800284a:	88bb      	ldrh	r3, [r7, #4]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d10e      	bne.n	800286e <Get_Actual_Temps+0x3a>
        actual_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = 999.0f; // error value
 8002850:	79fa      	ldrb	r2, [r7, #7]
 8002852:	4613      	mov	r3, r2
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	4413      	add	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	461a      	mov	r2, r3
 800285c:	79bb      	ldrb	r3, [r7, #6]
 800285e:	4413      	add	r3, r2
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	4413      	add	r3, r2
 8002866:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800286a:	801a      	strh	r2, [r3, #0]
        return;
 800286c:	e059      	b.n	8002922 <Get_Actual_Temps+0xee>
    }

    float scalar = 30000.0f / (float)(data) - 1.0f;
 800286e:	88bb      	ldrh	r3, [r7, #4]
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe fa4b 	bl	8000d0c <__aeabi_ui2f>
 8002876:	4603      	mov	r3, r0
 8002878:	4619      	mov	r1, r3
 800287a:	482b      	ldr	r0, [pc, #172]	@ (8002928 <Get_Actual_Temps+0xf4>)
 800287c:	f7fe fb52 	bl	8000f24 <__aeabi_fdiv>
 8002880:	4603      	mov	r3, r0
 8002882:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002886:	4618      	mov	r0, r3
 8002888:	f7fe f98e 	bl	8000ba8 <__aeabi_fsub>
 800288c:	4603      	mov	r3, r0
 800288e:	60fb      	str	r3, [r7, #12]
    scalar = ntcSeriesResistance / scalar;
 8002890:	68f9      	ldr	r1, [r7, #12]
 8002892:	4826      	ldr	r0, [pc, #152]	@ (800292c <Get_Actual_Temps+0xf8>)
 8002894:	f7fe fb46 	bl	8000f24 <__aeabi_fdiv>
 8002898:	4603      	mov	r3, r0
 800289a:	60fb      	str	r3, [r7, #12]

    float steinhart = scalar / ntcNominal;
 800289c:	4923      	ldr	r1, [pc, #140]	@ (800292c <Get_Actual_Temps+0xf8>)
 800289e:	68f8      	ldr	r0, [r7, #12]
 80028a0:	f7fe fb40 	bl	8000f24 <__aeabi_fdiv>
 80028a4:	4603      	mov	r3, r0
 80028a6:	60bb      	str	r3, [r7, #8]
    steinhart = log(steinhart);
 80028a8:	68b8      	ldr	r0, [r7, #8]
 80028aa:	f7fd fe21 	bl	80004f0 <__aeabi_f2d>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4610      	mov	r0, r2
 80028b4:	4619      	mov	r1, r3
 80028b6:	f005 fde9 	bl	800848c <log>
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	4610      	mov	r0, r2
 80028c0:	4619      	mov	r1, r3
 80028c2:	f7fe f91d 	bl	8000b00 <__aeabi_d2f>
 80028c6:	4603      	mov	r3, r0
 80028c8:	60bb      	str	r3, [r7, #8]
    steinhart *= invBetaFactor;
 80028ca:	4b19      	ldr	r3, [pc, #100]	@ (8002930 <Get_Actual_Temps+0xfc>)
 80028cc:	4619      	mov	r1, r3
 80028ce:	68b8      	ldr	r0, [r7, #8]
 80028d0:	f7fe fa74 	bl	8000dbc <__aeabi_fmul>
 80028d4:	4603      	mov	r3, r0
 80028d6:	60bb      	str	r3, [r7, #8]
    steinhart += invNominalTemp;
 80028d8:	4b16      	ldr	r3, [pc, #88]	@ (8002934 <Get_Actual_Temps+0x100>)
 80028da:	4619      	mov	r1, r3
 80028dc:	68b8      	ldr	r0, [r7, #8]
 80028de:	f7fe f965 	bl	8000bac <__addsf3>
 80028e2:	4603      	mov	r3, r0
 80028e4:	60bb      	str	r3, [r7, #8]
    steinhart = 1.0f / steinhart;
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80028ec:	f7fe fb1a 	bl	8000f24 <__aeabi_fdiv>
 80028f0:	4603      	mov	r3, r0
 80028f2:	60bb      	str	r3, [r7, #8]
    steinhart -= 273.15f;
 80028f4:	4910      	ldr	r1, [pc, #64]	@ (8002938 <Get_Actual_Temps+0x104>)
 80028f6:	68b8      	ldr	r0, [r7, #8]
 80028f8:	f7fe f956 	bl	8000ba8 <__aeabi_fsub>
 80028fc:	4603      	mov	r3, r0
 80028fe:	60bb      	str	r3, [r7, #8]

    actual_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = steinhart;
 8002900:	79fa      	ldrb	r2, [r7, #7]
 8002902:	4613      	mov	r3, r2
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	4413      	add	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	461a      	mov	r2, r3
 800290c:	79bb      	ldrb	r3, [r7, #6]
 800290e:	4413      	add	r3, r2
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	18d4      	adds	r4, r2, r3
 8002916:	68b8      	ldr	r0, [r7, #8]
 8002918:	f7fe fba0 	bl	800105c <__aeabi_f2uiz>
 800291c:	4603      	mov	r3, r0
 800291e:	b29b      	uxth	r3, r3
 8002920:	8023      	strh	r3, [r4, #0]
}
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	bd90      	pop	{r4, r7, pc}
 8002928:	46ea6000 	.word	0x46ea6000
 800292c:	461c4000 	.word	0x461c4000
 8002930:	3998a193 	.word	0x3998a193
 8002934:	3b5bcf0f 	.word	0x3b5bcf0f
 8002938:	43889333 	.word	0x43889333

0800293c <Read_Volt>:

void Read_Volt(uint16_t *read_volt) {
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
	LTC_ADCV(MD_FILTERED, DCP_DISABLED, CELL_CH_ALL);
 8002944:	2200      	movs	r2, #0
 8002946:	2100      	movs	r1, #0
 8002948:	2003      	movs	r0, #3
 800294a:	f7fe ff75 	bl	8001838 <LTC_ADCV>
	LTC_POLLADC();
 800294e:	f7fe fff9 	bl	8001944 <LTC_POLLADC>
	Wakeup_Idle();
 8002952:	f7fe fd19 	bl	8001388 <Wakeup_Idle>
	Read_Cell_Volt((uint16_t*) read_volt);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7fe fd52 	bl	8001400 <Read_Cell_Volt>
}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <Read_Temp>:

void Read_Temp(uint8_t tempindex, uint16_t *read_temp, uint16_t *read_auxreg) {
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
 8002970:	73fb      	strb	r3, [r7, #15]
	LTC_WRCOMM(NUM_DEVICES, BMS_THERM[tempindex]);
 8002972:	7bfa      	ldrb	r2, [r7, #15]
 8002974:	4613      	mov	r3, r2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4a1b      	ldr	r2, [pc, #108]	@ (80029ec <Read_Temp+0x88>)
 800297e:	4413      	add	r3, r2
 8002980:	4619      	mov	r1, r3
 8002982:	2008      	movs	r0, #8
 8002984:	f7fe fdf4 	bl	8001570 <LTC_WRCOMM>
	Wakeup_Idle();
 8002988:	f7fe fcfe 	bl	8001388 <Wakeup_Idle>
	LTC_STCOMM(2);
 800298c:	2002      	movs	r0, #2
 800298e:	f7fe fe5d 	bl	800164c <LTC_STCOMM>
	//end sending to mux to read temperatures

	Wakeup_Idle();
 8002992:	f7fe fcf9 	bl	8001388 <Wakeup_Idle>
	LTC_ADAX(MD_FAST, 1); //doing GPIO all conversion
 8002996:	2101      	movs	r1, #1
 8002998:	2001      	movs	r0, #1
 800299a:	f7fe ff93 	bl	80018c4 <LTC_ADAX>
	LTC_POLLADC();
 800299e:	f7fe ffd1 	bl	8001944 <LTC_POLLADC>
	Wakeup_Idle();
 80029a2:	f7fe fcf1 	bl	8001388 <Wakeup_Idle>
	if (!Read_Cell_Temps((uint16_t*) read_auxreg)) // Set to read back all aux registers
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7fe fe8e 	bl	80016c8 <Read_Cell_Temps>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d118      	bne.n	80029e4 <Read_Temp+0x80>
			{
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 80029b2:	2300      	movs	r3, #0
 80029b4:	75fb      	strb	r3, [r7, #23]
 80029b6:	e012      	b.n	80029de <Read_Temp+0x7a>
			//Wakeup_Idle();
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint16_t data = read_auxreg[dev_idx * NUM_AUX_GROUP];
 80029b8:	7dfa      	ldrb	r2, [r7, #23]
 80029ba:	4613      	mov	r3, r2
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	4413      	add	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	461a      	mov	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4413      	add	r3, r2
 80029c8:	881b      	ldrh	r3, [r3, #0]
 80029ca:	82bb      	strh	r3, [r7, #20]
			//read_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = data;
			Get_Actual_Temps(dev_idx, tempindex, (uint16_t*) read_temp, data); //+5 because vref is the last reg
 80029cc:	8abb      	ldrh	r3, [r7, #20]
 80029ce:	7bf9      	ldrb	r1, [r7, #15]
 80029d0:	7df8      	ldrb	r0, [r7, #23]
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	f7ff ff2e 	bl	8002834 <Get_Actual_Temps>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 80029d8:	7dfb      	ldrb	r3, [r7, #23]
 80029da:	3301      	adds	r3, #1
 80029dc:	75fb      	strb	r3, [r7, #23]
 80029de:	7dfb      	ldrb	r3, [r7, #23]
 80029e0:	2b07      	cmp	r3, #7
 80029e2:	d9e9      	bls.n	80029b8 <Read_Temp+0x54>

		}
	}
}
 80029e4:	bf00      	nop
 80029e6:	3718      	adds	r7, #24
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	2000000c 	.word	0x2000000c

080029f0 <Cell_Summary_Voltage>:
#define CELL_VOLT_IMBALANCE_FAULT   2000 //0.1 V
#define CELL_VOLT_IMBALANCE_WARNING	1000 //0.05 V

void Cell_Summary_Voltage(struct batteryModule *batt, uint8_t *fault,
		uint8_t *warnings, uint8_t *states, uint8_t *low_volt_hysteresis,
		uint8_t *high_volt_hysteresis, uint8_t *cell_imbalance_hysteresis) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
 80029fc:	603b      	str	r3, [r7, #0]
	batt->cell_volt_highest = batt->cell_volt[0];
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	881a      	ldrh	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f8a3 2192 	strh.w	r2, [r3, #402]	@ 0x192
	batt->cell_volt_lowest = batt->cell_volt[0];
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	881a      	ldrh	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f8a3 2190 	strh.w	r2, [r3, #400]	@ 0x190

	for (int i = 1; i < NUM_CELLS; i++) {
 8002a12:	2301      	movs	r3, #1
 8002a14:	617b      	str	r3, [r7, #20]
 8002a16:	e11a      	b.n	8002c4e <Cell_Summary_Voltage+0x25e>

		if (batt->cell_volt[i] > batt->cell_volt_highest) {
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d93a      	bls.n	8002aa0 <Cell_Summary_Voltage+0xb0>
			batt->cell_volt_highest = batt->cell_volt[i];
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	697a      	ldr	r2, [r7, #20]
 8002a2e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f8a3 2192 	strh.w	r2, [r3, #402]	@ 0x192

			if (batt->cell_volt_highest >= CELL_HIGH_VOLT_WARNING) {
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8002a3e:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d906      	bls.n	8002a54 <Cell_Summary_Voltage+0x64>
					*warnings |= 0b00010000;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	f043 0310 	orr.w	r3, r3, #16
 8002a4e:	b2da      	uxtb	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	701a      	strb	r2, [r3, #0]
				}

			//high cell volt fault
				if ((batt->cell_volt_highest >= CELL_HIGH_VOLT_FAULT)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8002a5a:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d910      	bls.n	8002a84 <Cell_Summary_Voltage+0x94>
						&& ((*high_volt_hysteresis) > 0)) {
 8002a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00c      	beq.n	8002a84 <Cell_Summary_Voltage+0x94>
					*fault |= 0b00010000;
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	f043 0310 	orr.w	r3, r3, #16
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002a78:	2201      	movs	r2, #1
 8002a7a:	2102      	movs	r1, #2
 8002a7c:	4878      	ldr	r0, [pc, #480]	@ (8002c60 <Cell_Summary_Voltage+0x270>)
 8002a7e:	f002 fdc7 	bl	8005610 <HAL_GPIO_WritePin>
 8002a82:	e00d      	b.n	8002aa0 <Cell_Summary_Voltage+0xb0>
				} else if (batt->cell_volt_highest >= CELL_HIGH_VOLT_FAULT) {
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8002a8a:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d903      	bls.n	8002a9a <Cell_Summary_Voltage+0xaa>
					*high_volt_hysteresis = 1;
 8002a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a94:	2201      	movs	r2, #1
 8002a96:	701a      	strb	r2, [r3, #0]
 8002a98:	e002      	b.n	8002aa0 <Cell_Summary_Voltage+0xb0>
				} else {
					*high_volt_hysteresis = 0;
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
				}
				//end of high cell volt fault
		}

		if (batt->cell_volt[i] < batt->cell_volt_lowest) {
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d23a      	bcs.n	8002b28 <Cell_Summary_Voltage+0x138>
			batt->cell_volt_lowest = batt->cell_volt[i];
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	697a      	ldr	r2, [r7, #20]
 8002ab6:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f8a3 2190 	strh.w	r2, [r3, #400]	@ 0x190

			if (batt->cell_volt_lowest <= CELL_LOW_VOLT_WARNING) {
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002ac6:	f646 1278 	movw	r2, #27000	@ 0x6978
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d806      	bhi.n	8002adc <Cell_Summary_Voltage+0xec>
								*warnings |= 0b00100000;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	f043 0320 	orr.w	r3, r3, #32
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	701a      	strb	r2, [r3, #0]
							}

			//low cell volt fault
			if ((batt->cell_volt_lowest <= CELL_LOW_VOLT_FAULT)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002ae2:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d810      	bhi.n	8002b0c <Cell_Summary_Voltage+0x11c>
					&& ((*low_volt_hysteresis) > 0)) {
 8002aea:	6a3b      	ldr	r3, [r7, #32]
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00c      	beq.n	8002b0c <Cell_Summary_Voltage+0x11c>
				*fault |= 0b00100000;
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	f043 0320 	orr.w	r3, r3, #32
 8002afa:	b2da      	uxtb	r2, r3
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002b00:	2201      	movs	r2, #1
 8002b02:	2102      	movs	r1, #2
 8002b04:	4856      	ldr	r0, [pc, #344]	@ (8002c60 <Cell_Summary_Voltage+0x270>)
 8002b06:	f002 fd83 	bl	8005610 <HAL_GPIO_WritePin>
 8002b0a:	e00d      	b.n	8002b28 <Cell_Summary_Voltage+0x138>
			} else if (batt->cell_volt_lowest <= CELL_LOW_VOLT_FAULT) {
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002b12:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d803      	bhi.n	8002b22 <Cell_Summary_Voltage+0x132>
				*low_volt_hysteresis = 1;
 8002b1a:	6a3b      	ldr	r3, [r7, #32]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	701a      	strb	r2, [r3, #0]
 8002b20:	e002      	b.n	8002b28 <Cell_Summary_Voltage+0x138>
			} else {
				*low_volt_hysteresis = 0;
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	2200      	movs	r2, #0
 8002b26:	701a      	strb	r2, [r3, #0]
			//end of low cell volt fault

		}

		//cell volt imbalance fault
		if (((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8002b2e:	461a      	mov	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002b3c:	db10      	blt.n	8002b60 <Cell_Summary_Voltage+0x170>
				>= CELL_VOLT_IMBALANCE_FAULT) && ((*cell_imbalance_hysteresis) > 0)) {
 8002b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00c      	beq.n	8002b60 <Cell_Summary_Voltage+0x170>
				*fault |= 0b00000100;
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	f043 0304 	orr.w	r3, r3, #4
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002b54:	2201      	movs	r2, #1
 8002b56:	2102      	movs	r1, #2
 8002b58:	4841      	ldr	r0, [pc, #260]	@ (8002c60 <Cell_Summary_Voltage+0x270>)
 8002b5a:	f002 fd59 	bl	8005610 <HAL_GPIO_WritePin>
 8002b5e:	e011      	b.n	8002b84 <Cell_Summary_Voltage+0x194>
			} else if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8002b66:	461a      	mov	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002b74:	db03      	blt.n	8002b7e <Cell_Summary_Voltage+0x18e>
					>= CELL_VOLT_IMBALANCE_FAULT) {
				*cell_imbalance_hysteresis = 1;
 8002b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b78:	2201      	movs	r2, #1
 8002b7a:	701a      	strb	r2, [r3, #0]
 8002b7c:	e002      	b.n	8002b84 <Cell_Summary_Voltage+0x194>
			} else {
				*cell_imbalance_hysteresis = 0;
 8002b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
			}
			//end of cell volt imbalance fault

			if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b98:	db06      	blt.n	8002ba8 <Cell_Summary_Voltage+0x1b8>
					>= CELL_VOLT_IMBALANCE_WARNING) {
				*warnings |= 0b00000010;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	f043 0302 	orr.w	r3, r3, #2
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	701a      	strb	r2, [r3, #0]
//		}
//
//		if (sum_voltage - batt->pack_voltage ){

//		}
		if (batt->pack_voltage >= PACK_HIGH_VOLT_WARNING) {
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002bae:	4a2d      	ldr	r2, [pc, #180]	@ (8002c64 <Cell_Summary_Voltage+0x274>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d906      	bls.n	8002bc2 <Cell_Summary_Voltage+0x1d2>
			*warnings |= 0b10000000;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	701a      	strb	r2, [r3, #0]
		}
		if (batt->pack_voltage <= PACK_LOW_VOLT_WARNING) {
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002bc8:	4a27      	ldr	r2, [pc, #156]	@ (8002c68 <Cell_Summary_Voltage+0x278>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d806      	bhi.n	8002bdc <Cell_Summary_Voltage+0x1ec>
			*warnings |= 0b01000000;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	701a      	strb	r2, [r3, #0]
		}
		if (batt->pack_voltage >= PACK_HIGH_VOLT_FAULT) {
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002be2:	4a22      	ldr	r2, [pc, #136]	@ (8002c6c <Cell_Summary_Voltage+0x27c>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d90b      	bls.n	8002c00 <Cell_Summary_Voltage+0x210>
			*fault |= 0b10000000;
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	2102      	movs	r1, #2
 8002bfa:	4819      	ldr	r0, [pc, #100]	@ (8002c60 <Cell_Summary_Voltage+0x270>)
 8002bfc:	f002 fd08 	bl	8005610 <HAL_GPIO_WritePin>
		}
		if (batt->pack_voltage <= PACK_LOW_VOLT_FAULT) {
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002c06:	4a1a      	ldr	r2, [pc, #104]	@ (8002c70 <Cell_Summary_Voltage+0x280>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d80b      	bhi.n	8002c24 <Cell_Summary_Voltage+0x234>
			*fault |= 0b01000000;
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	2102      	movs	r1, #2
 8002c1e:	4810      	ldr	r0, [pc, #64]	@ (8002c60 <Cell_Summary_Voltage+0x270>)
 8002c20:	f002 fcf6 	bl	8005610 <HAL_GPIO_WritePin>
		}


		if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c38:	db06      	blt.n	8002c48 <Cell_Summary_Voltage+0x258>
				>= CELL_VOLT_IMBALANCE_WARNING) {
			*warnings |= 0b00000010;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	f043 0302 	orr.w	r3, r3, #2
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i < NUM_CELLS; i++) {
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	2b5f      	cmp	r3, #95	@ 0x5f
 8002c52:	f77f aee1 	ble.w	8002a18 <Cell_Summary_Voltage+0x28>
		}
//		if (BALANCE) {
//			*states |= 0b10000000;
//		}
	}
}
 8002c56:	bf00      	nop
 8002c58:	bf00      	nop
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40010c00 	.word	0x40010c00
 8002c64:	003e5507 	.word	0x003e5507
 8002c68:	002dc6c0 	.word	0x002dc6c0
 8002c6c:	003e8f9f 	.word	0x003e8f9f
 8002c70:	002bf200 	.word	0x002bf200

08002c74 <Cell_Summary_Temperature>:

void Cell_Summary_Temperature(struct batteryModule *batt, uint8_t *fault,
		uint8_t *warnings) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
	batt->cell_temp_highest = batt->cell_temp[0];
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	@ 0xc0
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f8a3 2196 	strh.w	r2, [r3, #406]	@ 0x196
	batt->cell_temp_lowest = batt->cell_temp[0];
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	@ 0xc0
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f8a3 2194 	strh.w	r2, [r3, #404]	@ 0x194

	for (int i = 0; i < NUM_THERM_TOTAL; i++) {
 8002c98:	2300      	movs	r3, #0
 8002c9a:	617b      	str	r3, [r7, #20]
 8002c9c:	e04f      	b.n	8002d3e <Cell_Summary_Temperature+0xca>

		if (batt->cell_temp_highest < batt->cell_temp[i]) {
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f8b3 2196 	ldrh.w	r2, [r3, #406]	@ 0x196
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6979      	ldr	r1, [r7, #20]
 8002ca8:	3160      	adds	r1, #96	@ 0x60
 8002caa:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d224      	bcs.n	8002cfc <Cell_Summary_Temperature+0x88>
			batt->cell_temp_highest = batt->cell_temp[i];
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	3260      	adds	r2, #96	@ 0x60
 8002cb8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f8a3 2196 	strh.w	r2, [r3, #406]	@ 0x196
			//highest cell temp warning
			if (batt->cell_temp_highest >= CELL_HIGH_TEMP_WARNING) {
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f8b3 3196 	ldrh.w	r3, [r3, #406]	@ 0x196
 8002cc8:	2b36      	cmp	r3, #54	@ 0x36
 8002cca:	d906      	bls.n	8002cda <Cell_Summary_Temperature+0x66>
					*warnings |= 0b00001000;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	f043 0308 	orr.w	r3, r3, #8
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	701a      	strb	r2, [r3, #0]
				}
			//highest cell temp fault
			if (batt->cell_temp_highest >= CELL_HIGH_TEMP_FAULT) {
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f8b3 3196 	ldrh.w	r3, [r3, #406]	@ 0x196
 8002ce0:	2b3b      	cmp	r3, #59	@ 0x3b
 8002ce2:	d90b      	bls.n	8002cfc <Cell_Summary_Temperature+0x88>
					*fault |= 0b00001000;
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	f043 0308 	orr.w	r3, r3, #8
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	2102      	movs	r1, #2
 8002cf6:	4816      	ldr	r0, [pc, #88]	@ (8002d50 <Cell_Summary_Temperature+0xdc>)
 8002cf8:	f002 fc8a 	bl	8005610 <HAL_GPIO_WritePin>
				}
		}

		if (batt->cell_temp_lowest > batt->cell_temp[i]) {
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f8b3 2194 	ldrh.w	r2, [r3, #404]	@ 0x194
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6979      	ldr	r1, [r7, #20]
 8002d06:	3160      	adds	r1, #96	@ 0x60
 8002d08:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d913      	bls.n	8002d38 <Cell_Summary_Temperature+0xc4>
			batt->cell_temp_lowest = batt->cell_temp[i];
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	3260      	adds	r2, #96	@ 0x60
 8002d16:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f8a3 2194 	strh.w	r2, [r3, #404]	@ 0x194

			if (batt->cell_temp_lowest <= CELL_LOW_TEMP_WARNING) {
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f8b3 3194 	ldrh.w	r3, [r3, #404]	@ 0x194
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d106      	bne.n	8002d38 <Cell_Summary_Temperature+0xc4>
					*warnings |= 0b00000100;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	f043 0304 	orr.w	r3, r3, #4
 8002d32:	b2da      	uxtb	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_THERM_TOTAL; i++) {
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	617b      	str	r3, [r7, #20]
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	2b5f      	cmp	r3, #95	@ 0x5f
 8002d42:	ddac      	ble.n	8002c9e <Cell_Summary_Temperature+0x2a>
				}
		}
	}
}
 8002d44:	bf00      	nop
 8002d46:	bf00      	nop
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40010c00 	.word	0x40010c00

08002d54 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002d58:	4b17      	ldr	r3, [pc, #92]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d5a:	4a18      	ldr	r2, [pc, #96]	@ (8002dbc <MX_SPI1_Init+0x68>)
 8002d5c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d5e:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d60:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d64:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d66:	4b14      	ldr	r3, [pc, #80]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d6c:	4b12      	ldr	r3, [pc, #72]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d72:	4b11      	ldr	r3, [pc, #68]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d78:	4b0f      	ldr	r3, [pc, #60]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d84:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002d86:	4b0c      	ldr	r3, [pc, #48]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d88:	2228      	movs	r2, #40	@ 0x28
 8002d8a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d92:	4b09      	ldr	r3, [pc, #36]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d98:	4b07      	ldr	r3, [pc, #28]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d9e:	4b06      	ldr	r3, [pc, #24]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002da0:	220a      	movs	r2, #10
 8002da2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002da4:	4804      	ldr	r0, [pc, #16]	@ (8002db8 <MX_SPI1_Init+0x64>)
 8002da6:	f003 fbf5 	bl	8006594 <HAL_SPI_Init>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002db0:	f7ff fd3a 	bl	8002828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002db4:	bf00      	nop
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	200001f4 	.word	0x200001f4
 8002dbc:	40013000 	.word	0x40013000

08002dc0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b088      	sub	sp, #32
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc8:	f107 0310 	add.w	r3, r7, #16
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a48      	ldr	r2, [pc, #288]	@ (8002efc <HAL_SPI_MspInit+0x13c>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	f040 8088 	bne.w	8002ef2 <HAL_SPI_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002de2:	4b47      	ldr	r3, [pc, #284]	@ (8002f00 <HAL_SPI_MspInit+0x140>)
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	4a46      	ldr	r2, [pc, #280]	@ (8002f00 <HAL_SPI_MspInit+0x140>)
 8002de8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002dec:	6193      	str	r3, [r2, #24]
 8002dee:	4b44      	ldr	r3, [pc, #272]	@ (8002f00 <HAL_SPI_MspInit+0x140>)
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dfa:	4b41      	ldr	r3, [pc, #260]	@ (8002f00 <HAL_SPI_MspInit+0x140>)
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	4a40      	ldr	r2, [pc, #256]	@ (8002f00 <HAL_SPI_MspInit+0x140>)
 8002e00:	f043 0304 	orr.w	r3, r3, #4
 8002e04:	6193      	str	r3, [r2, #24]
 8002e06:	4b3e      	ldr	r3, [pc, #248]	@ (8002f00 <HAL_SPI_MspInit+0x140>)
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	f003 0304 	and.w	r3, r3, #4
 8002e0e:	60bb      	str	r3, [r7, #8]
 8002e10:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002e12:	23a0      	movs	r3, #160	@ 0xa0
 8002e14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e16:	2302      	movs	r3, #2
 8002e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e1e:	f107 0310 	add.w	r3, r7, #16
 8002e22:	4619      	mov	r1, r3
 8002e24:	4837      	ldr	r0, [pc, #220]	@ (8002f04 <HAL_SPI_MspInit+0x144>)
 8002e26:	f002 fa6f 	bl	8005308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e2a:	2340      	movs	r3, #64	@ 0x40
 8002e2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e32:	2300      	movs	r3, #0
 8002e34:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e36:	f107 0310 	add.w	r3, r7, #16
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4831      	ldr	r0, [pc, #196]	@ (8002f04 <HAL_SPI_MspInit+0x144>)
 8002e3e:	f002 fa63 	bl	8005308 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002e42:	4b31      	ldr	r3, [pc, #196]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e44:	4a31      	ldr	r2, [pc, #196]	@ (8002f0c <HAL_SPI_MspInit+0x14c>)
 8002e46:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e48:	4b2f      	ldr	r3, [pc, #188]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e4e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e54:	4b2c      	ldr	r3, [pc, #176]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e56:	2280      	movs	r2, #128	@ 0x80
 8002e58:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e60:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e62:	4b29      	ldr	r3, [pc, #164]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e68:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002e6a:	4b27      	ldr	r3, [pc, #156]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002e70:	4b25      	ldr	r3, [pc, #148]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e72:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e76:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002e78:	4823      	ldr	r0, [pc, #140]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e7a:	f001 fdc1 	bl	8004a00 <HAL_DMA_Init>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_SPI_MspInit+0xc8>
    {
      Error_Handler();
 8002e84:	f7ff fcd0 	bl	8002828 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e8c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e8e:	4a1e      	ldr	r2, [pc, #120]	@ (8002f08 <HAL_SPI_MspInit+0x148>)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002e94:	4b1e      	ldr	r3, [pc, #120]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002e96:	4a1f      	ldr	r2, [pc, #124]	@ (8002f14 <HAL_SPI_MspInit+0x154>)
 8002e98:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002e9c:	2210      	movs	r2, #16
 8002e9e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002ea8:	2280      	movs	r2, #128	@ 0x80
 8002eaa:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eac:	4b18      	ldr	r3, [pc, #96]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002eb2:	4b17      	ldr	r3, [pc, #92]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002eb8:	4b15      	ldr	r3, [pc, #84]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002ebe:	4b14      	ldr	r3, [pc, #80]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002ec0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ec4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002ec6:	4812      	ldr	r0, [pc, #72]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002ec8:	f001 fd9a 	bl	8004a00 <HAL_DMA_Init>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <HAL_SPI_MspInit+0x116>
    {
      Error_Handler();
 8002ed2:	f7ff fca9 	bl	8002828 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002eda:	649a      	str	r2, [r3, #72]	@ 0x48
 8002edc:	4a0c      	ldr	r2, [pc, #48]	@ (8002f10 <HAL_SPI_MspInit+0x150>)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	2103      	movs	r1, #3
 8002ee6:	2023      	movs	r0, #35	@ 0x23
 8002ee8:	f001 fd53 	bl	8004992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002eec:	2023      	movs	r0, #35	@ 0x23
 8002eee:	f001 fd6c 	bl	80049ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002ef2:	bf00      	nop
 8002ef4:	3720      	adds	r7, #32
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40013000 	.word	0x40013000
 8002f00:	40021000 	.word	0x40021000
 8002f04:	40010800 	.word	0x40010800
 8002f08:	2000024c 	.word	0x2000024c
 8002f0c:	4002001c 	.word	0x4002001c
 8002f10:	20000290 	.word	0x20000290
 8002f14:	40020030 	.word	0x40020030

08002f18 <LTC_nCS_High>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void LTC_nCS_High(void) {
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_SET); //Pull CS high
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	2110      	movs	r1, #16
 8002f20:	4802      	ldr	r0, [pc, #8]	@ (8002f2c <LTC_nCS_High+0x14>)
 8002f22:	f002 fb75 	bl	8005610 <HAL_GPIO_WritePin>
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40010800 	.word	0x40010800

08002f30 <LTC_nCS_Low>:
/* Pull nCS line to SPI1 LOW */
void LTC_nCS_Low(void) {
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET); //Pull CS high
 8002f34:	2200      	movs	r2, #0
 8002f36:	2110      	movs	r1, #16
 8002f38:	4802      	ldr	r0, [pc, #8]	@ (8002f44 <LTC_nCS_Low+0x14>)
 8002f3a:	f002 fb69 	bl	8005610 <HAL_GPIO_WritePin>
}
 8002f3e:	bf00      	nop
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	40010800 	.word	0x40010800

08002f48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002f4e:	4b15      	ldr	r3, [pc, #84]	@ (8002fa4 <HAL_MspInit+0x5c>)
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	4a14      	ldr	r2, [pc, #80]	@ (8002fa4 <HAL_MspInit+0x5c>)
 8002f54:	f043 0301 	orr.w	r3, r3, #1
 8002f58:	6193      	str	r3, [r2, #24]
 8002f5a:	4b12      	ldr	r3, [pc, #72]	@ (8002fa4 <HAL_MspInit+0x5c>)
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	60bb      	str	r3, [r7, #8]
 8002f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f66:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa4 <HAL_MspInit+0x5c>)
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8002fa4 <HAL_MspInit+0x5c>)
 8002f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f70:	61d3      	str	r3, [r2, #28]
 8002f72:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa4 <HAL_MspInit+0x5c>)
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f7a:	607b      	str	r3, [r7, #4]
 8002f7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa8 <HAL_MspInit+0x60>)
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	60fb      	str	r3, [r7, #12]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002f8a:	60fb      	str	r3, [r7, #12]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	4a04      	ldr	r2, [pc, #16]	@ (8002fa8 <HAL_MspInit+0x60>)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f9a:	bf00      	nop
 8002f9c:	3714      	adds	r7, #20
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	40010000 	.word	0x40010000

08002fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fb0:	bf00      	nop
 8002fb2:	e7fd      	b.n	8002fb0 <NMI_Handler+0x4>

08002fb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fb8:	bf00      	nop
 8002fba:	e7fd      	b.n	8002fb8 <HardFault_Handler+0x4>

08002fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fc0:	bf00      	nop
 8002fc2:	e7fd      	b.n	8002fc0 <MemManage_Handler+0x4>

08002fc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fc8:	bf00      	nop
 8002fca:	e7fd      	b.n	8002fc8 <BusFault_Handler+0x4>

08002fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fd0:	bf00      	nop
 8002fd2:	e7fd      	b.n	8002fd0 <UsageFault_Handler+0x4>

08002fd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fd8:	bf00      	nop
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bc80      	pop	{r7}
 8002fde:	4770      	bx	lr

08002fe0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fe4:	bf00      	nop
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ff0:	bf00      	nop
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr

08002ff8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ffc:	f000 fa20 	bl	8003440 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003000:	bf00      	nop
 8003002:	bd80      	pop	{r7, pc}

08003004 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003008:	4802      	ldr	r0, [pc, #8]	@ (8003014 <DMA1_Channel1_IRQHandler+0x10>)
 800300a:	f001 ff13 	bl	8004e34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800300e:	bf00      	nop
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	20000188 	.word	0x20000188

08003018 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800301c:	4802      	ldr	r0, [pc, #8]	@ (8003028 <DMA1_Channel2_IRQHandler+0x10>)
 800301e:	f001 ff09 	bl	8004e34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003022:	bf00      	nop
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	2000024c 	.word	0x2000024c

0800302c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003030:	4802      	ldr	r0, [pc, #8]	@ (800303c <DMA1_Channel3_IRQHandler+0x10>)
 8003032:	f001 feff 	bl	8004e34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003036:	bf00      	nop
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	20000290 	.word	0x20000290

08003040 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003044:	4802      	ldr	r0, [pc, #8]	@ (8003050 <DMA1_Channel4_IRQHandler+0x10>)
 8003046:	f001 fef5 	bl	8004e34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	200003a8 	.word	0x200003a8

08003054 <DMA1_Channel5_IRQHandler>:
/**
<<<<<<< HEAD
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003058:	4802      	ldr	r0, [pc, #8]	@ (8003064 <DMA1_Channel5_IRQHandler+0x10>)
 800305a:	f001 feeb 	bl	8004e34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20000364 	.word	0x20000364

08003068 <ADC1_2_IRQHandler>:
=======
>>>>>>> f4468bfacfee563f36ab7a8748ecdd98968165c9
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800306c:	4803      	ldr	r0, [pc, #12]	@ (800307c <ADC1_2_IRQHandler+0x14>)
 800306e:	f000 fceb 	bl	8003a48 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003072:	4803      	ldr	r0, [pc, #12]	@ (8003080 <ADC1_2_IRQHandler+0x18>)
 8003074:	f000 fce8 	bl	8003a48 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003078:	bf00      	nop
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20000128 	.word	0x20000128
 8003080:	20000158 	.word	0x20000158

08003084 <CAN1_TX_IRQHandler>:
/**
<<<<<<< HEAD
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003088:	4802      	ldr	r0, [pc, #8]	@ (8003094 <CAN1_TX_IRQHandler+0x10>)
 800308a:	f001 f97e 	bl	800438a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	200001cc 	.word	0x200001cc

08003098 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800309c:	4802      	ldr	r0, [pc, #8]	@ (80030a8 <CAN1_RX0_IRQHandler+0x10>)
 800309e:	f001 f974 	bl	800438a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200001cc 	.word	0x200001cc

080030ac <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030b0:	4802      	ldr	r0, [pc, #8]	@ (80030bc <CAN1_RX1_IRQHandler+0x10>)
 80030b2:	f001 f96a 	bl	800438a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	200001cc 	.word	0x200001cc

080030c0 <SPI1_IRQHandler>:
=======
>>>>>>> f4468bfacfee563f36ab7a8748ecdd98968165c9
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80030c4:	4802      	ldr	r0, [pc, #8]	@ (80030d0 <SPI1_IRQHandler+0x10>)
 80030c6:	f003 fe9f 	bl	8006e08 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	200001f4 	.word	0x200001f4

080030d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80030d8:	4802      	ldr	r0, [pc, #8]	@ (80030e4 <USART1_IRQHandler+0x10>)
 80030da:	f004 fcb5 	bl	8007a48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	2000031c 	.word	0x2000031c

080030e8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80030ec:	4802      	ldr	r0, [pc, #8]	@ (80030f8 <TIM7_IRQHandler+0x10>)
 80030ee:	f004 fa4d 	bl	800758c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	200002d4 	.word	0x200002d4

080030fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800310e:	463b      	mov	r3, r7
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003116:	4b15      	ldr	r3, [pc, #84]	@ (800316c <MX_TIM7_Init+0x64>)
 8003118:	4a15      	ldr	r2, [pc, #84]	@ (8003170 <MX_TIM7_Init+0x68>)
 800311a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800311c:	4b13      	ldr	r3, [pc, #76]	@ (800316c <MX_TIM7_Init+0x64>)
 800311e:	2200      	movs	r2, #0
 8003120:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003122:	4b12      	ldr	r3, [pc, #72]	@ (800316c <MX_TIM7_Init+0x64>)
 8003124:	2200      	movs	r2, #0
 8003126:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8003128:	4b10      	ldr	r3, [pc, #64]	@ (800316c <MX_TIM7_Init+0x64>)
 800312a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800312e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003130:	4b0e      	ldr	r3, [pc, #56]	@ (800316c <MX_TIM7_Init+0x64>)
 8003132:	2280      	movs	r2, #128	@ 0x80
 8003134:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003136:	480d      	ldr	r0, [pc, #52]	@ (800316c <MX_TIM7_Init+0x64>)
 8003138:	f004 f9d9 	bl	80074ee <HAL_TIM_Base_Init>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8003142:	f7ff fb71 	bl	8002828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003146:	2300      	movs	r3, #0
 8003148:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800314a:	2300      	movs	r3, #0
 800314c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800314e:	463b      	mov	r3, r7
 8003150:	4619      	mov	r1, r3
 8003152:	4806      	ldr	r0, [pc, #24]	@ (800316c <MX_TIM7_Init+0x64>)
 8003154:	f004 fbb0 	bl	80078b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800315e:	f7ff fb63 	bl	8002828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	200002d4 	.word	0x200002d4
 8003170:	40001400 	.word	0x40001400

08003174 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a0d      	ldr	r2, [pc, #52]	@ (80031b8 <HAL_TIM_Base_MspInit+0x44>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d113      	bne.n	80031ae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003186:	4b0d      	ldr	r3, [pc, #52]	@ (80031bc <HAL_TIM_Base_MspInit+0x48>)
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	4a0c      	ldr	r2, [pc, #48]	@ (80031bc <HAL_TIM_Base_MspInit+0x48>)
 800318c:	f043 0320 	orr.w	r3, r3, #32
 8003190:	61d3      	str	r3, [r2, #28]
 8003192:	4b0a      	ldr	r3, [pc, #40]	@ (80031bc <HAL_TIM_Base_MspInit+0x48>)
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f003 0320 	and.w	r3, r3, #32
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800319e:	2200      	movs	r2, #0
 80031a0:	2100      	movs	r1, #0
 80031a2:	2037      	movs	r0, #55	@ 0x37
 80031a4:	f001 fbf5 	bl	8004992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80031a8:	2037      	movs	r0, #55	@ 0x37
 80031aa:	f001 fc0e 	bl	80049ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80031ae:	bf00      	nop
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40001400 	.word	0x40001400
 80031bc:	40021000 	.word	0x40021000

080031c0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031c4:	4b11      	ldr	r3, [pc, #68]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031c6:	4a12      	ldr	r2, [pc, #72]	@ (8003210 <MX_USART1_UART_Init+0x50>)
 80031c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80031ca:	4b10      	ldr	r3, [pc, #64]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031d2:	4b0e      	ldr	r3, [pc, #56]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031d8:	4b0c      	ldr	r3, [pc, #48]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031da:	2200      	movs	r2, #0
 80031dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031de:	4b0b      	ldr	r3, [pc, #44]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031e4:	4b09      	ldr	r3, [pc, #36]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031e6:	220c      	movs	r2, #12
 80031e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ea:	4b08      	ldr	r3, [pc, #32]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031f0:	4b06      	ldr	r3, [pc, #24]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031f6:	4805      	ldr	r0, [pc, #20]	@ (800320c <MX_USART1_UART_Init+0x4c>)
 80031f8:	f004 fbd6 	bl	80079a8 <HAL_UART_Init>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003202:	f7ff fb11 	bl	8002828 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003206:	bf00      	nop
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	2000031c 	.word	0x2000031c
 8003210:	40013800 	.word	0x40013800

08003214 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b088      	sub	sp, #32
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800321c:	f107 0310 	add.w	r3, r7, #16
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]
 8003224:	605a      	str	r2, [r3, #4]
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a47      	ldr	r2, [pc, #284]	@ (800334c <HAL_UART_MspInit+0x138>)
 8003230:	4293      	cmp	r3, r2
 8003232:	f040 8086 	bne.w	8003342 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003236:	4b46      	ldr	r3, [pc, #280]	@ (8003350 <HAL_UART_MspInit+0x13c>)
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	4a45      	ldr	r2, [pc, #276]	@ (8003350 <HAL_UART_MspInit+0x13c>)
 800323c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003240:	6193      	str	r3, [r2, #24]
 8003242:	4b43      	ldr	r3, [pc, #268]	@ (8003350 <HAL_UART_MspInit+0x13c>)
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800324e:	4b40      	ldr	r3, [pc, #256]	@ (8003350 <HAL_UART_MspInit+0x13c>)
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	4a3f      	ldr	r2, [pc, #252]	@ (8003350 <HAL_UART_MspInit+0x13c>)
 8003254:	f043 0304 	orr.w	r3, r3, #4
 8003258:	6193      	str	r3, [r2, #24]
 800325a:	4b3d      	ldr	r3, [pc, #244]	@ (8003350 <HAL_UART_MspInit+0x13c>)
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	f003 0304 	and.w	r3, r3, #4
 8003262:	60bb      	str	r3, [r7, #8]
 8003264:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003266:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800326a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800326c:	2302      	movs	r3, #2
 800326e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003270:	2303      	movs	r3, #3
 8003272:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003274:	f107 0310 	add.w	r3, r7, #16
 8003278:	4619      	mov	r1, r3
 800327a:	4836      	ldr	r0, [pc, #216]	@ (8003354 <HAL_UART_MspInit+0x140>)
 800327c:	f002 f844 	bl	8005308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003284:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328a:	2300      	movs	r3, #0
 800328c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800328e:	f107 0310 	add.w	r3, r7, #16
 8003292:	4619      	mov	r1, r3
 8003294:	482f      	ldr	r0, [pc, #188]	@ (8003354 <HAL_UART_MspInit+0x140>)
 8003296:	f002 f837 	bl	8005308 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800329a:	4b2f      	ldr	r3, [pc, #188]	@ (8003358 <HAL_UART_MspInit+0x144>)
 800329c:	4a2f      	ldr	r2, [pc, #188]	@ (800335c <HAL_UART_MspInit+0x148>)
 800329e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032a6:	4b2c      	ldr	r3, [pc, #176]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80032ac:	4b2a      	ldr	r3, [pc, #168]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032ae:	2280      	movs	r2, #128	@ 0x80
 80032b0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032b2:	4b29      	ldr	r3, [pc, #164]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032b8:	4b27      	ldr	r3, [pc, #156]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80032be:	4b26      	ldr	r3, [pc, #152]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80032c4:	4b24      	ldr	r3, [pc, #144]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80032ca:	4823      	ldr	r0, [pc, #140]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032cc:	f001 fb98 	bl	8004a00 <HAL_DMA_Init>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80032d6:	f7ff faa7 	bl	8002828 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80032e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003358 <HAL_UART_MspInit+0x144>)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80032e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 80032e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003364 <HAL_UART_MspInit+0x150>)
 80032ea:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80032ec:	4b1c      	ldr	r3, [pc, #112]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 80032ee:	2210      	movs	r2, #16
 80032f0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80032f8:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 80032fa:	2280      	movs	r2, #128	@ 0x80
 80032fc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032fe:	4b18      	ldr	r3, [pc, #96]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 8003300:	2200      	movs	r2, #0
 8003302:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003304:	4b16      	ldr	r3, [pc, #88]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 8003306:	2200      	movs	r2, #0
 8003308:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800330a:	4b15      	ldr	r3, [pc, #84]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 800330c:	2200      	movs	r2, #0
 800330e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003310:	4b13      	ldr	r3, [pc, #76]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 8003312:	2200      	movs	r2, #0
 8003314:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003316:	4812      	ldr	r0, [pc, #72]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 8003318:	f001 fb72 	bl	8004a00 <HAL_DMA_Init>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8003322:	f7ff fa81 	bl	8002828 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a0d      	ldr	r2, [pc, #52]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 800332a:	639a      	str	r2, [r3, #56]	@ 0x38
 800332c:	4a0c      	ldr	r2, [pc, #48]	@ (8003360 <HAL_UART_MspInit+0x14c>)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8003332:	2200      	movs	r2, #0
 8003334:	2101      	movs	r1, #1
 8003336:	2025      	movs	r0, #37	@ 0x25
 8003338:	f001 fb2b 	bl	8004992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800333c:	2025      	movs	r0, #37	@ 0x25
 800333e:	f001 fb44 	bl	80049ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003342:	bf00      	nop
 8003344:	3720      	adds	r7, #32
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40013800 	.word	0x40013800
 8003350:	40021000 	.word	0x40021000
 8003354:	40010800 	.word	0x40010800
 8003358:	20000364 	.word	0x20000364
 800335c:	40020058 	.word	0x40020058
 8003360:	200003a8 	.word	0x200003a8
 8003364:	40020044 	.word	0x40020044

08003368 <Reset_Handler>:
 8003368:	f7ff fec8 	bl	80030fc <SystemInit>
 800336c:	480b      	ldr	r0, [pc, #44]	@ (800339c <LoopFillZerobss+0xe>)
 800336e:	490c      	ldr	r1, [pc, #48]	@ (80033a0 <LoopFillZerobss+0x12>)
 8003370:	4a0c      	ldr	r2, [pc, #48]	@ (80033a4 <LoopFillZerobss+0x16>)
 8003372:	2300      	movs	r3, #0
 8003374:	e002      	b.n	800337c <LoopCopyDataInit>

08003376 <CopyDataInit>:
 8003376:	58d4      	ldr	r4, [r2, r3]
 8003378:	50c4      	str	r4, [r0, r3]
 800337a:	3304      	adds	r3, #4

0800337c <LoopCopyDataInit>:
 800337c:	18c4      	adds	r4, r0, r3
 800337e:	428c      	cmp	r4, r1
 8003380:	d3f9      	bcc.n	8003376 <CopyDataInit>
 8003382:	4a09      	ldr	r2, [pc, #36]	@ (80033a8 <LoopFillZerobss+0x1a>)
 8003384:	4c09      	ldr	r4, [pc, #36]	@ (80033ac <LoopFillZerobss+0x1e>)
 8003386:	2300      	movs	r3, #0
 8003388:	e001      	b.n	800338e <LoopFillZerobss>

0800338a <FillZerobss>:
 800338a:	6013      	str	r3, [r2, #0]
 800338c:	3204      	adds	r2, #4

0800338e <LoopFillZerobss>:
 800338e:	42a2      	cmp	r2, r4
 8003390:	d3fb      	bcc.n	800338a <FillZerobss>
 8003392:	f005 f849 	bl	8008428 <__libc_init_array>
 8003396:	f7ff f82f 	bl	80023f8 <main>
 800339a:	4770      	bx	lr
 800339c:	20000000 	.word	0x20000000
 80033a0:	200000c8 	.word	0x200000c8
 80033a4:	08008cf4 	.word	0x08008cf4
 80033a8:	200000c8 	.word	0x200000c8
 80033ac:	20000528 	.word	0x20000528

080033b0 <CAN1_SCE_IRQHandler>:
 80033b0:	e7fe      	b.n	80033b0 <CAN1_SCE_IRQHandler>
	...

080033b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033b8:	4b08      	ldr	r3, [pc, #32]	@ (80033dc <HAL_Init+0x28>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a07      	ldr	r2, [pc, #28]	@ (80033dc <HAL_Init+0x28>)
 80033be:	f043 0310 	orr.w	r3, r3, #16
 80033c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033c4:	2003      	movs	r0, #3
 80033c6:	f001 fad9 	bl	800497c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033ca:	200f      	movs	r0, #15
 80033cc:	f000 f808 	bl	80033e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033d0:	f7ff fdba 	bl	8002f48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40022000 	.word	0x40022000

080033e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033e8:	4b12      	ldr	r3, [pc, #72]	@ (8003434 <HAL_InitTick+0x54>)
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	4b12      	ldr	r3, [pc, #72]	@ (8003438 <HAL_InitTick+0x58>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	4619      	mov	r1, r3
 80033f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80033fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80033fe:	4618      	mov	r0, r3
 8003400:	f001 faf1 	bl	80049e6 <HAL_SYSTICK_Config>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e00e      	b.n	800342c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b0f      	cmp	r3, #15
 8003412:	d80a      	bhi.n	800342a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003414:	2200      	movs	r2, #0
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	f04f 30ff 	mov.w	r0, #4294967295
 800341c:	f001 fab9 	bl	8004992 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003420:	4a06      	ldr	r2, [pc, #24]	@ (800343c <HAL_InitTick+0x5c>)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
 8003428:	e000      	b.n	800342c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
}
 800342c:	4618      	mov	r0, r3
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	2000006c 	.word	0x2000006c
 8003438:	20000074 	.word	0x20000074
 800343c:	20000070 	.word	0x20000070

08003440 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003444:	4b05      	ldr	r3, [pc, #20]	@ (800345c <HAL_IncTick+0x1c>)
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	461a      	mov	r2, r3
 800344a:	4b05      	ldr	r3, [pc, #20]	@ (8003460 <HAL_IncTick+0x20>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4413      	add	r3, r2
 8003450:	4a03      	ldr	r2, [pc, #12]	@ (8003460 <HAL_IncTick+0x20>)
 8003452:	6013      	str	r3, [r2, #0]
}
 8003454:	bf00      	nop
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr
 800345c:	20000074 	.word	0x20000074
 8003460:	200003ec 	.word	0x200003ec

08003464 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
  return uwTick;
 8003468:	4b02      	ldr	r3, [pc, #8]	@ (8003474 <HAL_GetTick+0x10>)
 800346a:	681b      	ldr	r3, [r3, #0]
}
 800346c:	4618      	mov	r0, r3
 800346e:	46bd      	mov	sp, r7
 8003470:	bc80      	pop	{r7}
 8003472:	4770      	bx	lr
 8003474:	200003ec 	.word	0x200003ec

08003478 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003480:	f7ff fff0 	bl	8003464 <HAL_GetTick>
 8003484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003490:	d005      	beq.n	800349e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003492:	4b0a      	ldr	r3, [pc, #40]	@ (80034bc <HAL_Delay+0x44>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4413      	add	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800349e:	bf00      	nop
 80034a0:	f7ff ffe0 	bl	8003464 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d8f7      	bhi.n	80034a0 <HAL_Delay+0x28>
  {
  }
}
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20000074 	.word	0x20000074

080034c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034c8:	2300      	movs	r3, #0
 80034ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e0be      	b.n	8003660 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d109      	bne.n	8003504 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f7fe fb14 	bl	8001b2c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 fcc3 	bl	8003e90 <ADC_ConversionStop_Disable>
 800350a:	4603      	mov	r3, r0
 800350c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003512:	f003 0310 	and.w	r3, r3, #16
 8003516:	2b00      	cmp	r3, #0
 8003518:	f040 8099 	bne.w	800364e <HAL_ADC_Init+0x18e>
 800351c:	7dfb      	ldrb	r3, [r7, #23]
 800351e:	2b00      	cmp	r3, #0
 8003520:	f040 8095 	bne.w	800364e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003528:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800352c:	f023 0302 	bic.w	r3, r3, #2
 8003530:	f043 0202 	orr.w	r2, r3, #2
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003540:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	7b1b      	ldrb	r3, [r3, #12]
 8003546:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003548:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	4313      	orrs	r3, r2
 800354e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003558:	d003      	beq.n	8003562 <HAL_ADC_Init+0xa2>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	2b01      	cmp	r3, #1
 8003560:	d102      	bne.n	8003568 <HAL_ADC_Init+0xa8>
 8003562:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003566:	e000      	b.n	800356a <HAL_ADC_Init+0xaa>
 8003568:	2300      	movs	r3, #0
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	4313      	orrs	r3, r2
 800356e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	7d1b      	ldrb	r3, [r3, #20]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d119      	bne.n	80035ac <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	7b1b      	ldrb	r3, [r3, #12]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d109      	bne.n	8003594 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	3b01      	subs	r3, #1
 8003586:	035a      	lsls	r2, r3, #13
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	4313      	orrs	r3, r2
 800358c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003590:	613b      	str	r3, [r7, #16]
 8003592:	e00b      	b.n	80035ac <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003598:	f043 0220 	orr.w	r2, r3, #32
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a4:	f043 0201 	orr.w	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	430a      	orrs	r2, r1
 80035be:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689a      	ldr	r2, [r3, #8]
 80035c6:	4b28      	ldr	r3, [pc, #160]	@ (8003668 <HAL_ADC_Init+0x1a8>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6812      	ldr	r2, [r2, #0]
 80035ce:	68b9      	ldr	r1, [r7, #8]
 80035d0:	430b      	orrs	r3, r1
 80035d2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035dc:	d003      	beq.n	80035e6 <HAL_ADC_Init+0x126>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d104      	bne.n	80035f0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	051b      	lsls	r3, r3, #20
 80035ee:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	430a      	orrs	r2, r1
 8003602:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689a      	ldr	r2, [r3, #8]
 800360a:	4b18      	ldr	r3, [pc, #96]	@ (800366c <HAL_ADC_Init+0x1ac>)
 800360c:	4013      	ands	r3, r2
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	429a      	cmp	r2, r3
 8003612:	d10b      	bne.n	800362c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800361e:	f023 0303 	bic.w	r3, r3, #3
 8003622:	f043 0201 	orr.w	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800362a:	e018      	b.n	800365e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003630:	f023 0312 	bic.w	r3, r3, #18
 8003634:	f043 0210 	orr.w	r2, r3, #16
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003640:	f043 0201 	orr.w	r2, r3, #1
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800364c:	e007      	b.n	800365e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003652:	f043 0210 	orr.w	r2, r3, #16
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800365e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3718      	adds	r7, #24
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	ffe1f7fd 	.word	0xffe1f7fd
 800366c:	ff1f0efe 	.word	0xff1f0efe

08003670 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003678:	2300      	movs	r3, #0
 800367a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003682:	2b01      	cmp	r3, #1
 8003684:	d101      	bne.n	800368a <HAL_ADC_Start+0x1a>
 8003686:	2302      	movs	r3, #2
 8003688:	e098      	b.n	80037bc <HAL_ADC_Start+0x14c>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 fba2 	bl	8003ddc <ADC_Enable>
 8003698:	4603      	mov	r3, r0
 800369a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800369c:	7bfb      	ldrb	r3, [r7, #15]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f040 8087 	bne.w	80037b2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ac:	f023 0301 	bic.w	r3, r3, #1
 80036b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a41      	ldr	r2, [pc, #260]	@ (80037c4 <HAL_ADC_Start+0x154>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d105      	bne.n	80036ce <HAL_ADC_Start+0x5e>
 80036c2:	4b41      	ldr	r3, [pc, #260]	@ (80037c8 <HAL_ADC_Start+0x158>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d115      	bne.n	80036fa <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d026      	beq.n	8003736 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036f8:	e01d      	b.n	8003736 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a2f      	ldr	r2, [pc, #188]	@ (80037c8 <HAL_ADC_Start+0x158>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d004      	beq.n	800371a <HAL_ADC_Start+0xaa>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a2b      	ldr	r2, [pc, #172]	@ (80037c4 <HAL_ADC_Start+0x154>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d10d      	bne.n	8003736 <HAL_ADC_Start+0xc6>
 800371a:	4b2b      	ldr	r3, [pc, #172]	@ (80037c8 <HAL_ADC_Start+0x158>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003722:	2b00      	cmp	r3, #0
 8003724:	d007      	beq.n	8003736 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800372e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d006      	beq.n	8003750 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003746:	f023 0206 	bic.w	r2, r3, #6
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800374e:	e002      	b.n	8003756 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f06f 0202 	mvn.w	r2, #2
 8003766:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003772:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003776:	d113      	bne.n	80037a0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800377c:	4a11      	ldr	r2, [pc, #68]	@ (80037c4 <HAL_ADC_Start+0x154>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d105      	bne.n	800378e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003782:	4b11      	ldr	r3, [pc, #68]	@ (80037c8 <HAL_ADC_Start+0x158>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800378a:	2b00      	cmp	r3, #0
 800378c:	d108      	bne.n	80037a0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800379c:	609a      	str	r2, [r3, #8]
 800379e:	e00c      	b.n	80037ba <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80037ae:	609a      	str	r2, [r3, #8]
 80037b0:	e003      	b.n	80037ba <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40012800 	.word	0x40012800
 80037c8:	40012400 	.word	0x40012400

080037cc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037d4:	2300      	movs	r3, #0
 80037d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_ADC_Stop+0x1a>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e01a      	b.n	800381c <HAL_ADC_Stop+0x50>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 fb4e 	bl	8003e90 <ADC_ConversionStop_Disable>
 80037f4:	4603      	mov	r3, r0
 80037f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d109      	bne.n	8003812 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003802:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003806:	f023 0301 	bic.w	r3, r3, #1
 800380a:	f043 0201 	orr.w	r2, r3, #1
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800381a:	7bfb      	ldrb	r3, [r7, #15]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003824:	b590      	push	{r4, r7, lr}
 8003826:	b087      	sub	sp, #28
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800382e:	2300      	movs	r3, #0
 8003830:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003832:	2300      	movs	r3, #0
 8003834:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800383a:	f7ff fe13 	bl	8003464 <HAL_GetTick>
 800383e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00b      	beq.n	8003866 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003852:	f043 0220 	orr.w	r2, r3, #32
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e0d3      	b.n	8003a0e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003870:	2b00      	cmp	r3, #0
 8003872:	d131      	bne.n	80038d8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800387e:	2b00      	cmp	r3, #0
 8003880:	d12a      	bne.n	80038d8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003882:	e021      	b.n	80038c8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388a:	d01d      	beq.n	80038c8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d007      	beq.n	80038a2 <HAL_ADC_PollForConversion+0x7e>
 8003892:	f7ff fde7 	bl	8003464 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	683a      	ldr	r2, [r7, #0]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d212      	bcs.n	80038c8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10b      	bne.n	80038c8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b4:	f043 0204 	orr.w	r2, r3, #4
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e0a2      	b.n	8003a0e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d0d6      	beq.n	8003884 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80038d6:	e070      	b.n	80039ba <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80038d8:	4b4f      	ldr	r3, [pc, #316]	@ (8003a18 <HAL_ADC_PollForConversion+0x1f4>)
 80038da:	681c      	ldr	r4, [r3, #0]
 80038dc:	2002      	movs	r0, #2
 80038de:	f002 fd07 	bl	80062f0 <HAL_RCCEx_GetPeriphCLKFreq>
 80038e2:	4603      	mov	r3, r0
 80038e4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6919      	ldr	r1, [r3, #16]
 80038ee:	4b4b      	ldr	r3, [pc, #300]	@ (8003a1c <HAL_ADC_PollForConversion+0x1f8>)
 80038f0:	400b      	ands	r3, r1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d118      	bne.n	8003928 <HAL_ADC_PollForConversion+0x104>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68d9      	ldr	r1, [r3, #12]
 80038fc:	4b48      	ldr	r3, [pc, #288]	@ (8003a20 <HAL_ADC_PollForConversion+0x1fc>)
 80038fe:	400b      	ands	r3, r1
 8003900:	2b00      	cmp	r3, #0
 8003902:	d111      	bne.n	8003928 <HAL_ADC_PollForConversion+0x104>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6919      	ldr	r1, [r3, #16]
 800390a:	4b46      	ldr	r3, [pc, #280]	@ (8003a24 <HAL_ADC_PollForConversion+0x200>)
 800390c:	400b      	ands	r3, r1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d108      	bne.n	8003924 <HAL_ADC_PollForConversion+0x100>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68d9      	ldr	r1, [r3, #12]
 8003918:	4b43      	ldr	r3, [pc, #268]	@ (8003a28 <HAL_ADC_PollForConversion+0x204>)
 800391a:	400b      	ands	r3, r1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_ADC_PollForConversion+0x100>
 8003920:	2314      	movs	r3, #20
 8003922:	e020      	b.n	8003966 <HAL_ADC_PollForConversion+0x142>
 8003924:	2329      	movs	r3, #41	@ 0x29
 8003926:	e01e      	b.n	8003966 <HAL_ADC_PollForConversion+0x142>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6919      	ldr	r1, [r3, #16]
 800392e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a24 <HAL_ADC_PollForConversion+0x200>)
 8003930:	400b      	ands	r3, r1
 8003932:	2b00      	cmp	r3, #0
 8003934:	d106      	bne.n	8003944 <HAL_ADC_PollForConversion+0x120>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	68d9      	ldr	r1, [r3, #12]
 800393c:	4b3a      	ldr	r3, [pc, #232]	@ (8003a28 <HAL_ADC_PollForConversion+0x204>)
 800393e:	400b      	ands	r3, r1
 8003940:	2b00      	cmp	r3, #0
 8003942:	d00d      	beq.n	8003960 <HAL_ADC_PollForConversion+0x13c>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6919      	ldr	r1, [r3, #16]
 800394a:	4b38      	ldr	r3, [pc, #224]	@ (8003a2c <HAL_ADC_PollForConversion+0x208>)
 800394c:	400b      	ands	r3, r1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d108      	bne.n	8003964 <HAL_ADC_PollForConversion+0x140>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68d9      	ldr	r1, [r3, #12]
 8003958:	4b34      	ldr	r3, [pc, #208]	@ (8003a2c <HAL_ADC_PollForConversion+0x208>)
 800395a:	400b      	ands	r3, r1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <HAL_ADC_PollForConversion+0x140>
 8003960:	2354      	movs	r3, #84	@ 0x54
 8003962:	e000      	b.n	8003966 <HAL_ADC_PollForConversion+0x142>
 8003964:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003966:	fb02 f303 	mul.w	r3, r2, r3
 800396a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800396c:	e021      	b.n	80039b2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003974:	d01a      	beq.n	80039ac <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d007      	beq.n	800398c <HAL_ADC_PollForConversion+0x168>
 800397c:	f7ff fd72 	bl	8003464 <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	429a      	cmp	r2, r3
 800398a:	d20f      	bcs.n	80039ac <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	429a      	cmp	r2, r3
 8003992:	d90b      	bls.n	80039ac <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003998:	f043 0204 	orr.w	r2, r3, #4
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e030      	b.n	8003a0e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	3301      	adds	r3, #1
 80039b0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d8d9      	bhi.n	800396e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f06f 0212 	mvn.w	r2, #18
 80039c2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80039da:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80039de:	d115      	bne.n	8003a0c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d111      	bne.n	8003a0c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d105      	bne.n	8003a0c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a04:	f043 0201 	orr.w	r2, r3, #1
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	371c      	adds	r7, #28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd90      	pop	{r4, r7, pc}
 8003a16:	bf00      	nop
 8003a18:	2000006c 	.word	0x2000006c
 8003a1c:	24924924 	.word	0x24924924
 8003a20:	00924924 	.word	0x00924924
 8003a24:	12492492 	.word	0x12492492
 8003a28:	00492492 	.word	0x00492492
 8003a2c:	00249249 	.word	0x00249249

08003a30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr

08003a48 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f003 0320 	and.w	r3, r3, #32
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d03e      	beq.n	8003ae8 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d039      	beq.n	8003ae8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a78:	f003 0310 	and.w	r3, r3, #16
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d105      	bne.n	8003a8c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003a96:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003a9a:	d11d      	bne.n	8003ad8 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d119      	bne.n	8003ad8 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0220 	bic.w	r2, r2, #32
 8003ab2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d105      	bne.n	8003ad8 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad0:	f043 0201 	orr.w	r2, r3, #1
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 f874 	bl	8003bc6 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f06f 0212 	mvn.w	r2, #18
 8003ae6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d04d      	beq.n	8003b8e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d048      	beq.n	8003b8e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d105      	bne.n	8003b14 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003b1e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003b22:	d012      	beq.n	8003b4a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d125      	bne.n	8003b7e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003b3c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003b40:	d11d      	bne.n	8003b7e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d119      	bne.n	8003b7e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	685a      	ldr	r2, [r3, #4]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b58:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d105      	bne.n	8003b7e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b76:	f043 0201 	orr.w	r2, r3, #1
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f9c7 	bl	8003f12 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f06f 020c 	mvn.w	r2, #12
 8003b8c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d012      	beq.n	8003bbe <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00d      	beq.n	8003bbe <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f812 	bl	8003bd8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0201 	mvn.w	r2, #1
 8003bbc:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003bbe:	bf00      	nop
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr

08003bd8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr
	...

08003bec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d101      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x20>
 8003c08:	2302      	movs	r3, #2
 8003c0a:	e0dc      	b.n	8003dc6 <HAL_ADC_ConfigChannel+0x1da>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	2b06      	cmp	r3, #6
 8003c1a:	d81c      	bhi.n	8003c56 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	685a      	ldr	r2, [r3, #4]
 8003c26:	4613      	mov	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	3b05      	subs	r3, #5
 8003c2e:	221f      	movs	r2, #31
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	43db      	mvns	r3, r3
 8003c36:	4019      	ands	r1, r3
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	6818      	ldr	r0, [r3, #0]
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	4613      	mov	r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	3b05      	subs	r3, #5
 8003c48:	fa00 f203 	lsl.w	r2, r0, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	430a      	orrs	r2, r1
 8003c52:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c54:	e03c      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b0c      	cmp	r3, #12
 8003c5c:	d81c      	bhi.n	8003c98 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	3b23      	subs	r3, #35	@ 0x23
 8003c70:	221f      	movs	r2, #31
 8003c72:	fa02 f303 	lsl.w	r3, r2, r3
 8003c76:	43db      	mvns	r3, r3
 8003c78:	4019      	ands	r1, r3
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	6818      	ldr	r0, [r3, #0]
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	4413      	add	r3, r2
 8003c88:	3b23      	subs	r3, #35	@ 0x23
 8003c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c96:	e01b      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	3b41      	subs	r3, #65	@ 0x41
 8003caa:	221f      	movs	r2, #31
 8003cac:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb0:	43db      	mvns	r3, r3
 8003cb2:	4019      	ands	r1, r3
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	6818      	ldr	r0, [r3, #0]
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	3b41      	subs	r3, #65	@ 0x41
 8003cc4:	fa00 f203 	lsl.w	r2, r0, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b09      	cmp	r3, #9
 8003cd6:	d91c      	bls.n	8003d12 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68d9      	ldr	r1, [r3, #12]
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	4413      	add	r3, r2
 8003ce8:	3b1e      	subs	r3, #30
 8003cea:	2207      	movs	r2, #7
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	4019      	ands	r1, r3
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	6898      	ldr	r0, [r3, #8]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	4413      	add	r3, r2
 8003d02:	3b1e      	subs	r3, #30
 8003d04:	fa00 f203 	lsl.w	r2, r0, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	60da      	str	r2, [r3, #12]
 8003d10:	e019      	b.n	8003d46 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6919      	ldr	r1, [r3, #16]
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	4413      	add	r3, r2
 8003d22:	2207      	movs	r2, #7
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	4019      	ands	r1, r3
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	6898      	ldr	r0, [r3, #8]
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4613      	mov	r3, r2
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	4413      	add	r3, r2
 8003d3a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	430a      	orrs	r2, r1
 8003d44:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2b10      	cmp	r3, #16
 8003d4c:	d003      	beq.n	8003d56 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003d52:	2b11      	cmp	r3, #17
 8003d54:	d132      	bne.n	8003dbc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a1d      	ldr	r2, [pc, #116]	@ (8003dd0 <HAL_ADC_ConfigChannel+0x1e4>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d125      	bne.n	8003dac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d126      	bne.n	8003dbc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003d7c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2b10      	cmp	r3, #16
 8003d84:	d11a      	bne.n	8003dbc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d86:	4b13      	ldr	r3, [pc, #76]	@ (8003dd4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a13      	ldr	r2, [pc, #76]	@ (8003dd8 <HAL_ADC_ConfigChannel+0x1ec>)
 8003d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d90:	0c9a      	lsrs	r2, r3, #18
 8003d92:	4613      	mov	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4413      	add	r3, r2
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003d9c:	e002      	b.n	8003da4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	3b01      	subs	r3, #1
 8003da2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f9      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x1b2>
 8003daa:	e007      	b.n	8003dbc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db0:	f043 0220 	orr.w	r2, r3, #32
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3714      	adds	r7, #20
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bc80      	pop	{r7}
 8003dce:	4770      	bx	lr
 8003dd0:	40012400 	.word	0x40012400
 8003dd4:	2000006c 	.word	0x2000006c
 8003dd8:	431bde83 	.word	0x431bde83

08003ddc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d040      	beq.n	8003e7c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f042 0201 	orr.w	r2, r2, #1
 8003e08:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8003e88 <ADC_Enable+0xac>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a1f      	ldr	r2, [pc, #124]	@ (8003e8c <ADC_Enable+0xb0>)
 8003e10:	fba2 2303 	umull	r2, r3, r2, r3
 8003e14:	0c9b      	lsrs	r3, r3, #18
 8003e16:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003e18:	e002      	b.n	8003e20 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f9      	bne.n	8003e1a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e26:	f7ff fb1d 	bl	8003464 <HAL_GetTick>
 8003e2a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003e2c:	e01f      	b.n	8003e6e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e2e:	f7ff fb19 	bl	8003464 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d918      	bls.n	8003e6e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d011      	beq.n	8003e6e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e4e:	f043 0210 	orr.w	r2, r3, #16
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5a:	f043 0201 	orr.w	r2, r3, #1
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e007      	b.n	8003e7e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d1d8      	bne.n	8003e2e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	2000006c 	.word	0x2000006c
 8003e8c:	431bde83 	.word	0x431bde83

08003e90 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d12e      	bne.n	8003f08 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f022 0201 	bic.w	r2, r2, #1
 8003eb8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003eba:	f7ff fad3 	bl	8003464 <HAL_GetTick>
 8003ebe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003ec0:	e01b      	b.n	8003efa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ec2:	f7ff facf 	bl	8003464 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d914      	bls.n	8003efa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d10d      	bne.n	8003efa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee2:	f043 0210 	orr.w	r2, r3, #16
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eee:	f043 0201 	orr.w	r2, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e007      	b.n	8003f0a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d0dc      	beq.n	8003ec2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bc80      	pop	{r7}
 8003f22:	4770      	bx	lr

08003f24 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e0ed      	b.n	8004112 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d102      	bne.n	8003f48 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7fd fecc 	bl	8001ce0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f58:	f7ff fa84 	bl	8003464 <HAL_GetTick>
 8003f5c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f5e:	e012      	b.n	8003f86 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f60:	f7ff fa80 	bl	8003464 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b0a      	cmp	r3, #10
 8003f6c:	d90b      	bls.n	8003f86 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f72:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2205      	movs	r2, #5
 8003f7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e0c5      	b.n	8004112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d0e5      	beq.n	8003f60 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0202 	bic.w	r2, r2, #2
 8003fa2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fa4:	f7ff fa5e 	bl	8003464 <HAL_GetTick>
 8003fa8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003faa:	e012      	b.n	8003fd2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003fac:	f7ff fa5a 	bl	8003464 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b0a      	cmp	r3, #10
 8003fb8:	d90b      	bls.n	8003fd2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2205      	movs	r2, #5
 8003fca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e09f      	b.n	8004112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1e5      	bne.n	8003fac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	7e1b      	ldrb	r3, [r3, #24]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d108      	bne.n	8003ffa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003ff6:	601a      	str	r2, [r3, #0]
 8003ff8:	e007      	b.n	800400a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004008:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	7e5b      	ldrb	r3, [r3, #25]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d108      	bne.n	8004024 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004020:	601a      	str	r2, [r3, #0]
 8004022:	e007      	b.n	8004034 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004032:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	7e9b      	ldrb	r3, [r3, #26]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d108      	bne.n	800404e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0220 	orr.w	r2, r2, #32
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	e007      	b.n	800405e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0220 	bic.w	r2, r2, #32
 800405c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	7edb      	ldrb	r3, [r3, #27]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d108      	bne.n	8004078 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0210 	bic.w	r2, r2, #16
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	e007      	b.n	8004088 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f042 0210 	orr.w	r2, r2, #16
 8004086:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	7f1b      	ldrb	r3, [r3, #28]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d108      	bne.n	80040a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f042 0208 	orr.w	r2, r2, #8
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	e007      	b.n	80040b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 0208 	bic.w	r2, r2, #8
 80040b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	7f5b      	ldrb	r3, [r3, #29]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d108      	bne.n	80040cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0204 	orr.w	r2, r2, #4
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	e007      	b.n	80040dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 0204 	bic.w	r2, r2, #4
 80040da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	431a      	orrs	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	695b      	ldr	r3, [r3, #20]
 80040f0:	ea42 0103 	orr.w	r1, r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	1e5a      	subs	r2, r3, #1
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b084      	sub	sp, #16
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b01      	cmp	r3, #1
 800412c:	d12e      	bne.n	800418c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2202      	movs	r2, #2
 8004132:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f022 0201 	bic.w	r2, r2, #1
 8004144:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004146:	f7ff f98d 	bl	8003464 <HAL_GetTick>
 800414a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800414c:	e012      	b.n	8004174 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800414e:	f7ff f989 	bl	8003464 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	2b0a      	cmp	r3, #10
 800415a:	d90b      	bls.n	8004174 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2205      	movs	r2, #5
 800416c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e012      	b.n	800419a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1e5      	bne.n	800414e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004188:	2300      	movs	r3, #0
 800418a:	e006      	b.n	800419a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004190:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
  }
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b089      	sub	sp, #36	@ 0x24
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	60f8      	str	r0, [r7, #12]
 80041aa:	60b9      	str	r1, [r7, #8]
 80041ac:	607a      	str	r2, [r7, #4]
 80041ae:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80041c0:	7ffb      	ldrb	r3, [r7, #31]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d003      	beq.n	80041ce <HAL_CAN_AddTxMessage+0x2c>
 80041c6:	7ffb      	ldrb	r3, [r7, #31]
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	f040 80ad 	bne.w	8004328 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10a      	bne.n	80041ee <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d105      	bne.n	80041ee <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 8095 	beq.w	8004318 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	0e1b      	lsrs	r3, r3, #24
 80041f2:	f003 0303 	and.w	r3, r3, #3
 80041f6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80041f8:	2201      	movs	r2, #1
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	409a      	lsls	r2, r3
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10d      	bne.n	8004226 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004214:	68f9      	ldr	r1, [r7, #12]
 8004216:	6809      	ldr	r1, [r1, #0]
 8004218:	431a      	orrs	r2, r3
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	3318      	adds	r3, #24
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	440b      	add	r3, r1
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	e00f      	b.n	8004246 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004230:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004236:	68f9      	ldr	r1, [r7, #12]
 8004238:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800423a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	3318      	adds	r3, #24
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	440b      	add	r3, r1
 8004244:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6819      	ldr	r1, [r3, #0]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	691a      	ldr	r2, [r3, #16]
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	3318      	adds	r3, #24
 8004252:	011b      	lsls	r3, r3, #4
 8004254:	440b      	add	r3, r1
 8004256:	3304      	adds	r3, #4
 8004258:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	7d1b      	ldrb	r3, [r3, #20]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d111      	bne.n	8004286 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	3318      	adds	r3, #24
 800426a:	011b      	lsls	r3, r3, #4
 800426c:	4413      	add	r3, r2
 800426e:	3304      	adds	r3, #4
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	6811      	ldr	r1, [r2, #0]
 8004276:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	3318      	adds	r3, #24
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	440b      	add	r3, r1
 8004282:	3304      	adds	r3, #4
 8004284:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	3307      	adds	r3, #7
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	061a      	lsls	r2, r3, #24
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	3306      	adds	r3, #6
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	041b      	lsls	r3, r3, #16
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3305      	adds	r3, #5
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	021b      	lsls	r3, r3, #8
 80042a0:	4313      	orrs	r3, r2
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	3204      	adds	r2, #4
 80042a6:	7812      	ldrb	r2, [r2, #0]
 80042a8:	4610      	mov	r0, r2
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	6811      	ldr	r1, [r2, #0]
 80042ae:	ea43 0200 	orr.w	r2, r3, r0
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	011b      	lsls	r3, r3, #4
 80042b6:	440b      	add	r3, r1
 80042b8:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80042bc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3303      	adds	r3, #3
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	061a      	lsls	r2, r3, #24
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	3302      	adds	r3, #2
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	041b      	lsls	r3, r3, #16
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	3301      	adds	r3, #1
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	021b      	lsls	r3, r3, #8
 80042d8:	4313      	orrs	r3, r2
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	7812      	ldrb	r2, [r2, #0]
 80042de:	4610      	mov	r0, r2
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	6811      	ldr	r1, [r2, #0]
 80042e4:	ea43 0200 	orr.w	r2, r3, r0
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	440b      	add	r3, r1
 80042ee:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80042f2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	3318      	adds	r3, #24
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	4413      	add	r3, r2
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	6811      	ldr	r1, [r2, #0]
 8004306:	f043 0201 	orr.w	r2, r3, #1
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	3318      	adds	r3, #24
 800430e:	011b      	lsls	r3, r3, #4
 8004310:	440b      	add	r3, r1
 8004312:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004314:	2300      	movs	r3, #0
 8004316:	e00e      	b.n	8004336 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e006      	b.n	8004336 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
  }
}
 8004336:	4618      	mov	r0, r3
 8004338:	3724      	adds	r7, #36	@ 0x24
 800433a:	46bd      	mov	sp, r7
 800433c:	bc80      	pop	{r7}
 800433e:	4770      	bx	lr

08004340 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004350:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004352:	7bfb      	ldrb	r3, [r7, #15]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d002      	beq.n	800435e <HAL_CAN_ActivateNotification+0x1e>
 8004358:	7bfb      	ldrb	r3, [r7, #15]
 800435a:	2b02      	cmp	r3, #2
 800435c:	d109      	bne.n	8004372 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6959      	ldr	r1, [r3, #20]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800436e:	2300      	movs	r3, #0
 8004370:	e006      	b.n	8004380 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004376:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
  }
}
 8004380:	4618      	mov	r0, r3
 8004382:	3714      	adds	r7, #20
 8004384:	46bd      	mov	sp, r7
 8004386:	bc80      	pop	{r7}
 8004388:	4770      	bx	lr

0800438a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b08a      	sub	sp, #40	@ 0x28
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004392:	2300      	movs	r3, #0
 8004394:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d07c      	beq.n	80044ca <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d023      	beq.n	8004422 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2201      	movs	r2, #1
 80043e0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 f983 	bl	80046f8 <HAL_CAN_TxMailbox0CompleteCallback>
 80043f2:	e016      	b.n	8004422 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	f003 0304 	and.w	r3, r3, #4
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d004      	beq.n	8004408 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80043fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004400:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004404:	627b      	str	r3, [r7, #36]	@ 0x24
 8004406:	e00c      	b.n	8004422 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	f003 0308 	and.w	r3, r3, #8
 800440e:	2b00      	cmp	r3, #0
 8004410:	d004      	beq.n	800441c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004414:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004418:	627b      	str	r3, [r7, #36]	@ 0x24
 800441a:	e002      	b.n	8004422 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f986 	bl	800472e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004428:	2b00      	cmp	r3, #0
 800442a:	d024      	beq.n	8004476 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004434:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800443c:	2b00      	cmp	r3, #0
 800443e:	d003      	beq.n	8004448 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 f962 	bl	800470a <HAL_CAN_TxMailbox1CompleteCallback>
 8004446:	e016      	b.n	8004476 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800444e:	2b00      	cmp	r3, #0
 8004450:	d004      	beq.n	800445c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004454:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004458:	627b      	str	r3, [r7, #36]	@ 0x24
 800445a:	e00c      	b.n	8004476 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004462:	2b00      	cmp	r3, #0
 8004464:	d004      	beq.n	8004470 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800446c:	627b      	str	r3, [r7, #36]	@ 0x24
 800446e:	e002      	b.n	8004476 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 f965 	bl	8004740 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d024      	beq.n	80044ca <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004488:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d003      	beq.n	800449c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 f941 	bl	800471c <HAL_CAN_TxMailbox2CompleteCallback>
 800449a:	e016      	b.n	80044ca <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d004      	beq.n	80044b0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80044a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ae:	e00c      	b.n	80044ca <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d004      	beq.n	80044c4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80044ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044c2:	e002      	b.n	80044ca <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 f944 	bl	8004752 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	f003 0308 	and.w	r3, r3, #8
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00c      	beq.n	80044ee <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f003 0310 	and.w	r3, r3, #16
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d007      	beq.n	80044ee <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80044de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2210      	movs	r2, #16
 80044ec:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80044ee:	6a3b      	ldr	r3, [r7, #32]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00b      	beq.n	8004510 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	f003 0308 	and.w	r3, r3, #8
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d006      	beq.n	8004510 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2208      	movs	r2, #8
 8004508:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f933 	bl	8004776 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d009      	beq.n	800452e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f003 0303 	and.w	r3, r3, #3
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 f91b 	bl	8004764 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800452e:	6a3b      	ldr	r3, [r7, #32]
 8004530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00c      	beq.n	8004552 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	f003 0310 	and.w	r3, r3, #16
 800453e:	2b00      	cmp	r3, #0
 8004540:	d007      	beq.n	8004552 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004544:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004548:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2210      	movs	r2, #16
 8004550:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004552:	6a3b      	ldr	r3, [r7, #32]
 8004554:	f003 0320 	and.w	r3, r3, #32
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00b      	beq.n	8004574 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f003 0308 	and.w	r3, r3, #8
 8004562:	2b00      	cmp	r3, #0
 8004564:	d006      	beq.n	8004574 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2208      	movs	r2, #8
 800456c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f913 	bl	800479a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004574:	6a3b      	ldr	r3, [r7, #32]
 8004576:	f003 0310 	and.w	r3, r3, #16
 800457a:	2b00      	cmp	r3, #0
 800457c:	d009      	beq.n	8004592 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f8fb 	bl	8004788 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00b      	beq.n	80045b4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	f003 0310 	and.w	r3, r3, #16
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d006      	beq.n	80045b4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2210      	movs	r2, #16
 80045ac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f8fc 	bl	80047ac <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80045b4:	6a3b      	ldr	r3, [r7, #32]
 80045b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00b      	beq.n	80045d6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d006      	beq.n	80045d6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2208      	movs	r2, #8
 80045ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f000 f8f4 	bl	80047be <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80045d6:	6a3b      	ldr	r3, [r7, #32]
 80045d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d07b      	beq.n	80046d8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d072      	beq.n	80046d0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045ea:	6a3b      	ldr	r3, [r7, #32]
 80045ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d008      	beq.n	8004606 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80045fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004600:	f043 0301 	orr.w	r3, r3, #1
 8004604:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004606:	6a3b      	ldr	r3, [r7, #32]
 8004608:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800460c:	2b00      	cmp	r3, #0
 800460e:	d008      	beq.n	8004622 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800461a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461c:	f043 0302 	orr.w	r3, r3, #2
 8004620:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004622:	6a3b      	ldr	r3, [r7, #32]
 8004624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d008      	beq.n	800463e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004638:	f043 0304 	orr.w	r3, r3, #4
 800463c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800463e:	6a3b      	ldr	r3, [r7, #32]
 8004640:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004644:	2b00      	cmp	r3, #0
 8004646:	d043      	beq.n	80046d0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800464e:	2b00      	cmp	r3, #0
 8004650:	d03e      	beq.n	80046d0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004658:	2b60      	cmp	r3, #96	@ 0x60
 800465a:	d02b      	beq.n	80046b4 <HAL_CAN_IRQHandler+0x32a>
 800465c:	2b60      	cmp	r3, #96	@ 0x60
 800465e:	d82e      	bhi.n	80046be <HAL_CAN_IRQHandler+0x334>
 8004660:	2b50      	cmp	r3, #80	@ 0x50
 8004662:	d022      	beq.n	80046aa <HAL_CAN_IRQHandler+0x320>
 8004664:	2b50      	cmp	r3, #80	@ 0x50
 8004666:	d82a      	bhi.n	80046be <HAL_CAN_IRQHandler+0x334>
 8004668:	2b40      	cmp	r3, #64	@ 0x40
 800466a:	d019      	beq.n	80046a0 <HAL_CAN_IRQHandler+0x316>
 800466c:	2b40      	cmp	r3, #64	@ 0x40
 800466e:	d826      	bhi.n	80046be <HAL_CAN_IRQHandler+0x334>
 8004670:	2b30      	cmp	r3, #48	@ 0x30
 8004672:	d010      	beq.n	8004696 <HAL_CAN_IRQHandler+0x30c>
 8004674:	2b30      	cmp	r3, #48	@ 0x30
 8004676:	d822      	bhi.n	80046be <HAL_CAN_IRQHandler+0x334>
 8004678:	2b10      	cmp	r3, #16
 800467a:	d002      	beq.n	8004682 <HAL_CAN_IRQHandler+0x2f8>
 800467c:	2b20      	cmp	r3, #32
 800467e:	d005      	beq.n	800468c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004680:	e01d      	b.n	80046be <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004684:	f043 0308 	orr.w	r3, r3, #8
 8004688:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800468a:	e019      	b.n	80046c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800468c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468e:	f043 0310 	orr.w	r3, r3, #16
 8004692:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004694:	e014      	b.n	80046c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004698:	f043 0320 	orr.w	r3, r3, #32
 800469c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800469e:	e00f      	b.n	80046c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80046a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046a6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80046a8:	e00a      	b.n	80046c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80046aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046b0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80046b2:	e005      	b.n	80046c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80046b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046ba:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80046bc:	e000      	b.n	80046c0 <HAL_CAN_IRQHandler+0x336>
            break;
 80046be:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	699a      	ldr	r2, [r3, #24]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80046ce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2204      	movs	r2, #4
 80046d6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d008      	beq.n	80046f0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	431a      	orrs	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f870 	bl	80047d0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80046f0:	bf00      	nop
 80046f2:	3728      	adds	r7, #40	@ 0x28
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	bc80      	pop	{r7}
 8004708:	4770      	bx	lr

0800470a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800470a:	b480      	push	{r7}
 800470c:	b083      	sub	sp, #12
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	bc80      	pop	{r7}
 800471a:	4770      	bx	lr

0800471c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800471c:	b480      	push	{r7}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr

0800472e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	bc80      	pop	{r7}
 800473e:	4770      	bx	lr

08004740 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	bc80      	pop	{r7}
 8004750:	4770      	bx	lr

08004752 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004752:	b480      	push	{r7}
 8004754:	b083      	sub	sp, #12
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	bc80      	pop	{r7}
 8004762:	4770      	bx	lr

08004764 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr

08004776 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr

08004788 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	bc80      	pop	{r7}
 8004798:	4770      	bx	lr

0800479a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800479a:	b480      	push	{r7}
 800479c:	b083      	sub	sp, #12
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80047a2:	bf00      	nop
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bc80      	pop	{r7}
 80047aa:	4770      	bx	lr

080047ac <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bc80      	pop	{r7}
 80047bc:	4770      	bx	lr

080047be <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80047c6:	bf00      	nop
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bc80      	pop	{r7}
 80047ce:	4770      	bx	lr

080047d0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	bc80      	pop	{r7}
 80047e0:	4770      	bx	lr
	...

080047e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004828 <__NVIC_SetPriorityGrouping+0x44>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047fa:	68ba      	ldr	r2, [r7, #8]
 80047fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004800:	4013      	ands	r3, r2
 8004802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800480c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004810:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004816:	4a04      	ldr	r2, [pc, #16]	@ (8004828 <__NVIC_SetPriorityGrouping+0x44>)
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	60d3      	str	r3, [r2, #12]
}
 800481c:	bf00      	nop
 800481e:	3714      	adds	r7, #20
 8004820:	46bd      	mov	sp, r7
 8004822:	bc80      	pop	{r7}
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	e000ed00 	.word	0xe000ed00

0800482c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800482c:	b480      	push	{r7}
 800482e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004830:	4b04      	ldr	r3, [pc, #16]	@ (8004844 <__NVIC_GetPriorityGrouping+0x18>)
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	0a1b      	lsrs	r3, r3, #8
 8004836:	f003 0307 	and.w	r3, r3, #7
}
 800483a:	4618      	mov	r0, r3
 800483c:	46bd      	mov	sp, r7
 800483e:	bc80      	pop	{r7}
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	e000ed00 	.word	0xe000ed00

08004848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	4603      	mov	r3, r0
 8004850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004856:	2b00      	cmp	r3, #0
 8004858:	db0b      	blt.n	8004872 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800485a:	79fb      	ldrb	r3, [r7, #7]
 800485c:	f003 021f 	and.w	r2, r3, #31
 8004860:	4906      	ldr	r1, [pc, #24]	@ (800487c <__NVIC_EnableIRQ+0x34>)
 8004862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004866:	095b      	lsrs	r3, r3, #5
 8004868:	2001      	movs	r0, #1
 800486a:	fa00 f202 	lsl.w	r2, r0, r2
 800486e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	bc80      	pop	{r7}
 800487a:	4770      	bx	lr
 800487c:	e000e100 	.word	0xe000e100

08004880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	6039      	str	r1, [r7, #0]
 800488a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800488c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004890:	2b00      	cmp	r3, #0
 8004892:	db0a      	blt.n	80048aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	b2da      	uxtb	r2, r3
 8004898:	490c      	ldr	r1, [pc, #48]	@ (80048cc <__NVIC_SetPriority+0x4c>)
 800489a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800489e:	0112      	lsls	r2, r2, #4
 80048a0:	b2d2      	uxtb	r2, r2
 80048a2:	440b      	add	r3, r1
 80048a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048a8:	e00a      	b.n	80048c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	b2da      	uxtb	r2, r3
 80048ae:	4908      	ldr	r1, [pc, #32]	@ (80048d0 <__NVIC_SetPriority+0x50>)
 80048b0:	79fb      	ldrb	r3, [r7, #7]
 80048b2:	f003 030f 	and.w	r3, r3, #15
 80048b6:	3b04      	subs	r3, #4
 80048b8:	0112      	lsls	r2, r2, #4
 80048ba:	b2d2      	uxtb	r2, r2
 80048bc:	440b      	add	r3, r1
 80048be:	761a      	strb	r2, [r3, #24]
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bc80      	pop	{r7}
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	e000e100 	.word	0xe000e100
 80048d0:	e000ed00 	.word	0xe000ed00

080048d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b089      	sub	sp, #36	@ 0x24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	f1c3 0307 	rsb	r3, r3, #7
 80048ee:	2b04      	cmp	r3, #4
 80048f0:	bf28      	it	cs
 80048f2:	2304      	movcs	r3, #4
 80048f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	3304      	adds	r3, #4
 80048fa:	2b06      	cmp	r3, #6
 80048fc:	d902      	bls.n	8004904 <NVIC_EncodePriority+0x30>
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	3b03      	subs	r3, #3
 8004902:	e000      	b.n	8004906 <NVIC_EncodePriority+0x32>
 8004904:	2300      	movs	r3, #0
 8004906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004908:	f04f 32ff 	mov.w	r2, #4294967295
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	fa02 f303 	lsl.w	r3, r2, r3
 8004912:	43da      	mvns	r2, r3
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	401a      	ands	r2, r3
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800491c:	f04f 31ff 	mov.w	r1, #4294967295
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	fa01 f303 	lsl.w	r3, r1, r3
 8004926:	43d9      	mvns	r1, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800492c:	4313      	orrs	r3, r2
         );
}
 800492e:	4618      	mov	r0, r3
 8004930:	3724      	adds	r7, #36	@ 0x24
 8004932:	46bd      	mov	sp, r7
 8004934:	bc80      	pop	{r7}
 8004936:	4770      	bx	lr

08004938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	3b01      	subs	r3, #1
 8004944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004948:	d301      	bcc.n	800494e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800494a:	2301      	movs	r3, #1
 800494c:	e00f      	b.n	800496e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800494e:	4a0a      	ldr	r2, [pc, #40]	@ (8004978 <SysTick_Config+0x40>)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	3b01      	subs	r3, #1
 8004954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004956:	210f      	movs	r1, #15
 8004958:	f04f 30ff 	mov.w	r0, #4294967295
 800495c:	f7ff ff90 	bl	8004880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004960:	4b05      	ldr	r3, [pc, #20]	@ (8004978 <SysTick_Config+0x40>)
 8004962:	2200      	movs	r2, #0
 8004964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004966:	4b04      	ldr	r3, [pc, #16]	@ (8004978 <SysTick_Config+0x40>)
 8004968:	2207      	movs	r2, #7
 800496a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	e000e010 	.word	0xe000e010

0800497c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f7ff ff2d 	bl	80047e4 <__NVIC_SetPriorityGrouping>
}
 800498a:	bf00      	nop
 800498c:	3708      	adds	r7, #8
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}

08004992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004992:	b580      	push	{r7, lr}
 8004994:	b086      	sub	sp, #24
 8004996:	af00      	add	r7, sp, #0
 8004998:	4603      	mov	r3, r0
 800499a:	60b9      	str	r1, [r7, #8]
 800499c:	607a      	str	r2, [r7, #4]
 800499e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80049a0:	2300      	movs	r3, #0
 80049a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80049a4:	f7ff ff42 	bl	800482c <__NVIC_GetPriorityGrouping>
 80049a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	68b9      	ldr	r1, [r7, #8]
 80049ae:	6978      	ldr	r0, [r7, #20]
 80049b0:	f7ff ff90 	bl	80048d4 <NVIC_EncodePriority>
 80049b4:	4602      	mov	r2, r0
 80049b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049ba:	4611      	mov	r1, r2
 80049bc:	4618      	mov	r0, r3
 80049be:	f7ff ff5f 	bl	8004880 <__NVIC_SetPriority>
}
 80049c2:	bf00      	nop
 80049c4:	3718      	adds	r7, #24
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b082      	sub	sp, #8
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	4603      	mov	r3, r0
 80049d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff ff35 	bl	8004848 <__NVIC_EnableIRQ>
}
 80049de:	bf00      	nop
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b082      	sub	sp, #8
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f7ff ffa2 	bl	8004938 <SysTick_Config>
 80049f4:	4603      	mov	r3, r0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
	...

08004a00 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e059      	b.n	8004aca <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	4b2d      	ldr	r3, [pc, #180]	@ (8004ad4 <HAL_DMA_Init+0xd4>)
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d80f      	bhi.n	8004a42 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	461a      	mov	r2, r3
 8004a28:	4b2b      	ldr	r3, [pc, #172]	@ (8004ad8 <HAL_DMA_Init+0xd8>)
 8004a2a:	4413      	add	r3, r2
 8004a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8004adc <HAL_DMA_Init+0xdc>)
 8004a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a32:	091b      	lsrs	r3, r3, #4
 8004a34:	009a      	lsls	r2, r3, #2
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a28      	ldr	r2, [pc, #160]	@ (8004ae0 <HAL_DMA_Init+0xe0>)
 8004a3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a40:	e00e      	b.n	8004a60 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	461a      	mov	r2, r3
 8004a48:	4b26      	ldr	r3, [pc, #152]	@ (8004ae4 <HAL_DMA_Init+0xe4>)
 8004a4a:	4413      	add	r3, r2
 8004a4c:	4a23      	ldr	r2, [pc, #140]	@ (8004adc <HAL_DMA_Init+0xdc>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	091b      	lsrs	r3, r3, #4
 8004a54:	009a      	lsls	r2, r3, #2
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a22      	ldr	r2, [pc, #136]	@ (8004ae8 <HAL_DMA_Init+0xe8>)
 8004a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2202      	movs	r2, #2
 8004a64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004a76:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004a7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3714      	adds	r7, #20
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bc80      	pop	{r7}
 8004ad2:	4770      	bx	lr
 8004ad4:	40020407 	.word	0x40020407
 8004ad8:	bffdfff8 	.word	0xbffdfff8
 8004adc:	cccccccd 	.word	0xcccccccd
 8004ae0:	40020000 	.word	0x40020000
 8004ae4:	bffdfbf8 	.word	0xbffdfbf8
 8004ae8:	40020400 	.word	0x40020400

08004aec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
 8004af8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004afa:	2300      	movs	r3, #0
 8004afc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d101      	bne.n	8004b0c <HAL_DMA_Start_IT+0x20>
 8004b08:	2302      	movs	r3, #2
 8004b0a:	e04b      	b.n	8004ba4 <HAL_DMA_Start_IT+0xb8>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d13a      	bne.n	8004b96 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f022 0201 	bic.w	r2, r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	68b9      	ldr	r1, [r7, #8]
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f000 fbb1 	bl	80052ac <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d008      	beq.n	8004b64 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f042 020e 	orr.w	r2, r2, #14
 8004b60:	601a      	str	r2, [r3, #0]
 8004b62:	e00f      	b.n	8004b84 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0204 	bic.w	r2, r2, #4
 8004b72:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f042 020a 	orr.w	r2, r2, #10
 8004b82:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0201 	orr.w	r2, r2, #1
 8004b92:	601a      	str	r2, [r3, #0]
 8004b94:	e005      	b.n	8004ba2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004ba2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3718      	adds	r7, #24
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d008      	beq.n	8004bd6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2204      	movs	r2, #4
 8004bc8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e020      	b.n	8004c18 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 020e 	bic.w	r2, r2, #14
 8004be4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 0201 	bic.w	r2, r2, #1
 8004bf4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bfe:	2101      	movs	r1, #1
 8004c00:	fa01 f202 	lsl.w	r2, r1, r2
 8004c04:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bc80      	pop	{r7}
 8004c20:	4770      	bx	lr
	...

08004c24 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d005      	beq.n	8004c48 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2204      	movs	r2, #4
 8004c40:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	73fb      	strb	r3, [r7, #15]
 8004c46:	e0d6      	b.n	8004df6 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f022 020e 	bic.w	r2, r2, #14
 8004c56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 0201 	bic.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	4b64      	ldr	r3, [pc, #400]	@ (8004e00 <HAL_DMA_Abort_IT+0x1dc>)
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d958      	bls.n	8004d26 <HAL_DMA_Abort_IT+0x102>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a62      	ldr	r2, [pc, #392]	@ (8004e04 <HAL_DMA_Abort_IT+0x1e0>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d04f      	beq.n	8004d1e <HAL_DMA_Abort_IT+0xfa>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a61      	ldr	r2, [pc, #388]	@ (8004e08 <HAL_DMA_Abort_IT+0x1e4>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d048      	beq.n	8004d1a <HAL_DMA_Abort_IT+0xf6>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a5f      	ldr	r2, [pc, #380]	@ (8004e0c <HAL_DMA_Abort_IT+0x1e8>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d040      	beq.n	8004d14 <HAL_DMA_Abort_IT+0xf0>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a5e      	ldr	r2, [pc, #376]	@ (8004e10 <HAL_DMA_Abort_IT+0x1ec>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d038      	beq.n	8004d0e <HAL_DMA_Abort_IT+0xea>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a5c      	ldr	r2, [pc, #368]	@ (8004e14 <HAL_DMA_Abort_IT+0x1f0>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d030      	beq.n	8004d08 <HAL_DMA_Abort_IT+0xe4>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a5b      	ldr	r2, [pc, #364]	@ (8004e18 <HAL_DMA_Abort_IT+0x1f4>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d028      	beq.n	8004d02 <HAL_DMA_Abort_IT+0xde>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a52      	ldr	r2, [pc, #328]	@ (8004e00 <HAL_DMA_Abort_IT+0x1dc>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d020      	beq.n	8004cfc <HAL_DMA_Abort_IT+0xd8>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a57      	ldr	r2, [pc, #348]	@ (8004e1c <HAL_DMA_Abort_IT+0x1f8>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d019      	beq.n	8004cf8 <HAL_DMA_Abort_IT+0xd4>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a55      	ldr	r2, [pc, #340]	@ (8004e20 <HAL_DMA_Abort_IT+0x1fc>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d012      	beq.n	8004cf4 <HAL_DMA_Abort_IT+0xd0>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a54      	ldr	r2, [pc, #336]	@ (8004e24 <HAL_DMA_Abort_IT+0x200>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d00a      	beq.n	8004cee <HAL_DMA_Abort_IT+0xca>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a52      	ldr	r2, [pc, #328]	@ (8004e28 <HAL_DMA_Abort_IT+0x204>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d102      	bne.n	8004ce8 <HAL_DMA_Abort_IT+0xc4>
 8004ce2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ce6:	e01b      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004ce8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004cec:	e018      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004cee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004cf2:	e015      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004cf4:	2310      	movs	r3, #16
 8004cf6:	e013      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e011      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004cfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d00:	e00e      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004d02:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004d06:	e00b      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004d08:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d0c:	e008      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004d0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d12:	e005      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004d14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d18:	e002      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004d1a:	2310      	movs	r3, #16
 8004d1c:	e000      	b.n	8004d20 <HAL_DMA_Abort_IT+0xfc>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	4a42      	ldr	r2, [pc, #264]	@ (8004e2c <HAL_DMA_Abort_IT+0x208>)
 8004d22:	6053      	str	r3, [r2, #4]
 8004d24:	e057      	b.n	8004dd6 <HAL_DMA_Abort_IT+0x1b2>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a36      	ldr	r2, [pc, #216]	@ (8004e04 <HAL_DMA_Abort_IT+0x1e0>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d04f      	beq.n	8004dd0 <HAL_DMA_Abort_IT+0x1ac>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a34      	ldr	r2, [pc, #208]	@ (8004e08 <HAL_DMA_Abort_IT+0x1e4>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d048      	beq.n	8004dcc <HAL_DMA_Abort_IT+0x1a8>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a33      	ldr	r2, [pc, #204]	@ (8004e0c <HAL_DMA_Abort_IT+0x1e8>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d040      	beq.n	8004dc6 <HAL_DMA_Abort_IT+0x1a2>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a31      	ldr	r2, [pc, #196]	@ (8004e10 <HAL_DMA_Abort_IT+0x1ec>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d038      	beq.n	8004dc0 <HAL_DMA_Abort_IT+0x19c>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a30      	ldr	r2, [pc, #192]	@ (8004e14 <HAL_DMA_Abort_IT+0x1f0>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d030      	beq.n	8004dba <HAL_DMA_Abort_IT+0x196>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a2e      	ldr	r2, [pc, #184]	@ (8004e18 <HAL_DMA_Abort_IT+0x1f4>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d028      	beq.n	8004db4 <HAL_DMA_Abort_IT+0x190>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a26      	ldr	r2, [pc, #152]	@ (8004e00 <HAL_DMA_Abort_IT+0x1dc>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d020      	beq.n	8004dae <HAL_DMA_Abort_IT+0x18a>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a2a      	ldr	r2, [pc, #168]	@ (8004e1c <HAL_DMA_Abort_IT+0x1f8>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d019      	beq.n	8004daa <HAL_DMA_Abort_IT+0x186>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a29      	ldr	r2, [pc, #164]	@ (8004e20 <HAL_DMA_Abort_IT+0x1fc>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d012      	beq.n	8004da6 <HAL_DMA_Abort_IT+0x182>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a27      	ldr	r2, [pc, #156]	@ (8004e24 <HAL_DMA_Abort_IT+0x200>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d00a      	beq.n	8004da0 <HAL_DMA_Abort_IT+0x17c>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a26      	ldr	r2, [pc, #152]	@ (8004e28 <HAL_DMA_Abort_IT+0x204>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d102      	bne.n	8004d9a <HAL_DMA_Abort_IT+0x176>
 8004d94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d98:	e01b      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004d9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d9e:	e018      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004da0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004da4:	e015      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004da6:	2310      	movs	r3, #16
 8004da8:	e013      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e011      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004dae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004db2:	e00e      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004db4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004db8:	e00b      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004dba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004dbe:	e008      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004dc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004dc4:	e005      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004dc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004dca:	e002      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004dcc:	2310      	movs	r3, #16
 8004dce:	e000      	b.n	8004dd2 <HAL_DMA_Abort_IT+0x1ae>
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	4a17      	ldr	r2, [pc, #92]	@ (8004e30 <HAL_DMA_Abort_IT+0x20c>)
 8004dd4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
    } 
  }
  return status;
 8004df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40020080 	.word	0x40020080
 8004e04:	40020008 	.word	0x40020008
 8004e08:	4002001c 	.word	0x4002001c
 8004e0c:	40020030 	.word	0x40020030
 8004e10:	40020044 	.word	0x40020044
 8004e14:	40020058 	.word	0x40020058
 8004e18:	4002006c 	.word	0x4002006c
 8004e1c:	40020408 	.word	0x40020408
 8004e20:	4002041c 	.word	0x4002041c
 8004e24:	40020430 	.word	0x40020430
 8004e28:	40020444 	.word	0x40020444
 8004e2c:	40020400 	.word	0x40020400
 8004e30:	40020000 	.word	0x40020000

08004e34 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e50:	2204      	movs	r2, #4
 8004e52:	409a      	lsls	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	4013      	ands	r3, r2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	f000 80f1 	beq.w	8005040 <HAL_DMA_IRQHandler+0x20c>
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f003 0304 	and.w	r3, r3, #4
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f000 80eb 	beq.w	8005040 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0320 	and.w	r3, r3, #32
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d107      	bne.n	8004e88 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 0204 	bic.w	r2, r2, #4
 8004e86:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	4b5f      	ldr	r3, [pc, #380]	@ (800500c <HAL_DMA_IRQHandler+0x1d8>)
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d958      	bls.n	8004f46 <HAL_DMA_IRQHandler+0x112>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a5d      	ldr	r2, [pc, #372]	@ (8005010 <HAL_DMA_IRQHandler+0x1dc>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d04f      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x10a>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a5c      	ldr	r2, [pc, #368]	@ (8005014 <HAL_DMA_IRQHandler+0x1e0>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d048      	beq.n	8004f3a <HAL_DMA_IRQHandler+0x106>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a5a      	ldr	r2, [pc, #360]	@ (8005018 <HAL_DMA_IRQHandler+0x1e4>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d040      	beq.n	8004f34 <HAL_DMA_IRQHandler+0x100>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a59      	ldr	r2, [pc, #356]	@ (800501c <HAL_DMA_IRQHandler+0x1e8>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d038      	beq.n	8004f2e <HAL_DMA_IRQHandler+0xfa>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a57      	ldr	r2, [pc, #348]	@ (8005020 <HAL_DMA_IRQHandler+0x1ec>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d030      	beq.n	8004f28 <HAL_DMA_IRQHandler+0xf4>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a56      	ldr	r2, [pc, #344]	@ (8005024 <HAL_DMA_IRQHandler+0x1f0>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d028      	beq.n	8004f22 <HAL_DMA_IRQHandler+0xee>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a4d      	ldr	r2, [pc, #308]	@ (800500c <HAL_DMA_IRQHandler+0x1d8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d020      	beq.n	8004f1c <HAL_DMA_IRQHandler+0xe8>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a52      	ldr	r2, [pc, #328]	@ (8005028 <HAL_DMA_IRQHandler+0x1f4>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d019      	beq.n	8004f18 <HAL_DMA_IRQHandler+0xe4>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a50      	ldr	r2, [pc, #320]	@ (800502c <HAL_DMA_IRQHandler+0x1f8>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d012      	beq.n	8004f14 <HAL_DMA_IRQHandler+0xe0>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a4f      	ldr	r2, [pc, #316]	@ (8005030 <HAL_DMA_IRQHandler+0x1fc>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d00a      	beq.n	8004f0e <HAL_DMA_IRQHandler+0xda>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a4d      	ldr	r2, [pc, #308]	@ (8005034 <HAL_DMA_IRQHandler+0x200>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d102      	bne.n	8004f08 <HAL_DMA_IRQHandler+0xd4>
 8004f02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004f06:	e01b      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f08:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004f0c:	e018      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f12:	e015      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f14:	2340      	movs	r3, #64	@ 0x40
 8004f16:	e013      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f18:	2304      	movs	r3, #4
 8004f1a:	e011      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f1c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004f20:	e00e      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f22:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004f26:	e00b      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f28:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004f2c:	e008      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004f32:	e005      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f38:	e002      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f3a:	2340      	movs	r3, #64	@ 0x40
 8004f3c:	e000      	b.n	8004f40 <HAL_DMA_IRQHandler+0x10c>
 8004f3e:	2304      	movs	r3, #4
 8004f40:	4a3d      	ldr	r2, [pc, #244]	@ (8005038 <HAL_DMA_IRQHandler+0x204>)
 8004f42:	6053      	str	r3, [r2, #4]
 8004f44:	e057      	b.n	8004ff6 <HAL_DMA_IRQHandler+0x1c2>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a31      	ldr	r2, [pc, #196]	@ (8005010 <HAL_DMA_IRQHandler+0x1dc>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d04f      	beq.n	8004ff0 <HAL_DMA_IRQHandler+0x1bc>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a2f      	ldr	r2, [pc, #188]	@ (8005014 <HAL_DMA_IRQHandler+0x1e0>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d048      	beq.n	8004fec <HAL_DMA_IRQHandler+0x1b8>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8005018 <HAL_DMA_IRQHandler+0x1e4>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d040      	beq.n	8004fe6 <HAL_DMA_IRQHandler+0x1b2>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a2c      	ldr	r2, [pc, #176]	@ (800501c <HAL_DMA_IRQHandler+0x1e8>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d038      	beq.n	8004fe0 <HAL_DMA_IRQHandler+0x1ac>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a2b      	ldr	r2, [pc, #172]	@ (8005020 <HAL_DMA_IRQHandler+0x1ec>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d030      	beq.n	8004fda <HAL_DMA_IRQHandler+0x1a6>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a29      	ldr	r2, [pc, #164]	@ (8005024 <HAL_DMA_IRQHandler+0x1f0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d028      	beq.n	8004fd4 <HAL_DMA_IRQHandler+0x1a0>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a21      	ldr	r2, [pc, #132]	@ (800500c <HAL_DMA_IRQHandler+0x1d8>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d020      	beq.n	8004fce <HAL_DMA_IRQHandler+0x19a>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a25      	ldr	r2, [pc, #148]	@ (8005028 <HAL_DMA_IRQHandler+0x1f4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d019      	beq.n	8004fca <HAL_DMA_IRQHandler+0x196>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a24      	ldr	r2, [pc, #144]	@ (800502c <HAL_DMA_IRQHandler+0x1f8>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d012      	beq.n	8004fc6 <HAL_DMA_IRQHandler+0x192>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a22      	ldr	r2, [pc, #136]	@ (8005030 <HAL_DMA_IRQHandler+0x1fc>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00a      	beq.n	8004fc0 <HAL_DMA_IRQHandler+0x18c>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a21      	ldr	r2, [pc, #132]	@ (8005034 <HAL_DMA_IRQHandler+0x200>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d102      	bne.n	8004fba <HAL_DMA_IRQHandler+0x186>
 8004fb4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004fb8:	e01b      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fba:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004fbe:	e018      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fc4:	e015      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fc6:	2340      	movs	r3, #64	@ 0x40
 8004fc8:	e013      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fca:	2304      	movs	r3, #4
 8004fcc:	e011      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fce:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004fd2:	e00e      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fd4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004fd8:	e00b      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fda:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004fde:	e008      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fe0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004fe4:	e005      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fe6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fea:	e002      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004fec:	2340      	movs	r3, #64	@ 0x40
 8004fee:	e000      	b.n	8004ff2 <HAL_DMA_IRQHandler+0x1be>
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	4a12      	ldr	r2, [pc, #72]	@ (800503c <HAL_DMA_IRQHandler+0x208>)
 8004ff4:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f000 8136 	beq.w	800526c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005008:	e130      	b.n	800526c <HAL_DMA_IRQHandler+0x438>
 800500a:	bf00      	nop
 800500c:	40020080 	.word	0x40020080
 8005010:	40020008 	.word	0x40020008
 8005014:	4002001c 	.word	0x4002001c
 8005018:	40020030 	.word	0x40020030
 800501c:	40020044 	.word	0x40020044
 8005020:	40020058 	.word	0x40020058
 8005024:	4002006c 	.word	0x4002006c
 8005028:	40020408 	.word	0x40020408
 800502c:	4002041c 	.word	0x4002041c
 8005030:	40020430 	.word	0x40020430
 8005034:	40020444 	.word	0x40020444
 8005038:	40020400 	.word	0x40020400
 800503c:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005044:	2202      	movs	r2, #2
 8005046:	409a      	lsls	r2, r3
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4013      	ands	r3, r2
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 80dd 	beq.w	800520c <HAL_DMA_IRQHandler+0x3d8>
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 80d7 	beq.w	800520c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0320 	and.w	r3, r3, #32
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10b      	bne.n	8005084 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 020a 	bic.w	r2, r2, #10
 800507a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	461a      	mov	r2, r3
 800508a:	4b7b      	ldr	r3, [pc, #492]	@ (8005278 <HAL_DMA_IRQHandler+0x444>)
 800508c:	429a      	cmp	r2, r3
 800508e:	d958      	bls.n	8005142 <HAL_DMA_IRQHandler+0x30e>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a79      	ldr	r2, [pc, #484]	@ (800527c <HAL_DMA_IRQHandler+0x448>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d04f      	beq.n	800513a <HAL_DMA_IRQHandler+0x306>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a78      	ldr	r2, [pc, #480]	@ (8005280 <HAL_DMA_IRQHandler+0x44c>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d048      	beq.n	8005136 <HAL_DMA_IRQHandler+0x302>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a76      	ldr	r2, [pc, #472]	@ (8005284 <HAL_DMA_IRQHandler+0x450>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d040      	beq.n	8005130 <HAL_DMA_IRQHandler+0x2fc>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a75      	ldr	r2, [pc, #468]	@ (8005288 <HAL_DMA_IRQHandler+0x454>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d038      	beq.n	800512a <HAL_DMA_IRQHandler+0x2f6>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a73      	ldr	r2, [pc, #460]	@ (800528c <HAL_DMA_IRQHandler+0x458>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d030      	beq.n	8005124 <HAL_DMA_IRQHandler+0x2f0>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a72      	ldr	r2, [pc, #456]	@ (8005290 <HAL_DMA_IRQHandler+0x45c>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d028      	beq.n	800511e <HAL_DMA_IRQHandler+0x2ea>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a69      	ldr	r2, [pc, #420]	@ (8005278 <HAL_DMA_IRQHandler+0x444>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d020      	beq.n	8005118 <HAL_DMA_IRQHandler+0x2e4>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a6e      	ldr	r2, [pc, #440]	@ (8005294 <HAL_DMA_IRQHandler+0x460>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d019      	beq.n	8005114 <HAL_DMA_IRQHandler+0x2e0>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a6c      	ldr	r2, [pc, #432]	@ (8005298 <HAL_DMA_IRQHandler+0x464>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d012      	beq.n	8005110 <HAL_DMA_IRQHandler+0x2dc>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a6b      	ldr	r2, [pc, #428]	@ (800529c <HAL_DMA_IRQHandler+0x468>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d00a      	beq.n	800510a <HAL_DMA_IRQHandler+0x2d6>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a69      	ldr	r2, [pc, #420]	@ (80052a0 <HAL_DMA_IRQHandler+0x46c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d102      	bne.n	8005104 <HAL_DMA_IRQHandler+0x2d0>
 80050fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005102:	e01b      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 8005104:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005108:	e018      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 800510a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800510e:	e015      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 8005110:	2320      	movs	r3, #32
 8005112:	e013      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 8005114:	2302      	movs	r3, #2
 8005116:	e011      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 8005118:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800511c:	e00e      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 800511e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005122:	e00b      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 8005124:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005128:	e008      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 800512a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800512e:	e005      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 8005130:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005134:	e002      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 8005136:	2320      	movs	r3, #32
 8005138:	e000      	b.n	800513c <HAL_DMA_IRQHandler+0x308>
 800513a:	2302      	movs	r3, #2
 800513c:	4a59      	ldr	r2, [pc, #356]	@ (80052a4 <HAL_DMA_IRQHandler+0x470>)
 800513e:	6053      	str	r3, [r2, #4]
 8005140:	e057      	b.n	80051f2 <HAL_DMA_IRQHandler+0x3be>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a4d      	ldr	r2, [pc, #308]	@ (800527c <HAL_DMA_IRQHandler+0x448>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d04f      	beq.n	80051ec <HAL_DMA_IRQHandler+0x3b8>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a4b      	ldr	r2, [pc, #300]	@ (8005280 <HAL_DMA_IRQHandler+0x44c>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d048      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x3b4>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a4a      	ldr	r2, [pc, #296]	@ (8005284 <HAL_DMA_IRQHandler+0x450>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d040      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x3ae>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a48      	ldr	r2, [pc, #288]	@ (8005288 <HAL_DMA_IRQHandler+0x454>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d038      	beq.n	80051dc <HAL_DMA_IRQHandler+0x3a8>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a47      	ldr	r2, [pc, #284]	@ (800528c <HAL_DMA_IRQHandler+0x458>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d030      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x3a2>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a45      	ldr	r2, [pc, #276]	@ (8005290 <HAL_DMA_IRQHandler+0x45c>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d028      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x39c>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a3d      	ldr	r2, [pc, #244]	@ (8005278 <HAL_DMA_IRQHandler+0x444>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d020      	beq.n	80051ca <HAL_DMA_IRQHandler+0x396>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a41      	ldr	r2, [pc, #260]	@ (8005294 <HAL_DMA_IRQHandler+0x460>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d019      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x392>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a40      	ldr	r2, [pc, #256]	@ (8005298 <HAL_DMA_IRQHandler+0x464>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d012      	beq.n	80051c2 <HAL_DMA_IRQHandler+0x38e>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a3e      	ldr	r2, [pc, #248]	@ (800529c <HAL_DMA_IRQHandler+0x468>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d00a      	beq.n	80051bc <HAL_DMA_IRQHandler+0x388>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a3d      	ldr	r2, [pc, #244]	@ (80052a0 <HAL_DMA_IRQHandler+0x46c>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d102      	bne.n	80051b6 <HAL_DMA_IRQHandler+0x382>
 80051b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80051b4:	e01b      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80051ba:	e018      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80051c0:	e015      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051c2:	2320      	movs	r3, #32
 80051c4:	e013      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e011      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80051ce:	e00e      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051d0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80051d4:	e00b      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80051da:	e008      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80051e0:	e005      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80051e6:	e002      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051e8:	2320      	movs	r3, #32
 80051ea:	e000      	b.n	80051ee <HAL_DMA_IRQHandler+0x3ba>
 80051ec:	2302      	movs	r3, #2
 80051ee:	4a2e      	ldr	r2, [pc, #184]	@ (80052a8 <HAL_DMA_IRQHandler+0x474>)
 80051f0:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d034      	beq.n	800526c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800520a:	e02f      	b.n	800526c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005210:	2208      	movs	r2, #8
 8005212:	409a      	lsls	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	4013      	ands	r3, r2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d028      	beq.n	800526e <HAL_DMA_IRQHandler+0x43a>
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	2b00      	cmp	r3, #0
 8005224:	d023      	beq.n	800526e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f022 020e 	bic.w	r2, r2, #14
 8005234:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800523e:	2101      	movs	r1, #1
 8005240:	fa01 f202 	lsl.w	r2, r1, r2
 8005244:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005260:	2b00      	cmp	r3, #0
 8005262:	d004      	beq.n	800526e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	4798      	blx	r3
    }
  }
  return;
 800526c:	bf00      	nop
 800526e:	bf00      	nop
}
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	40020080 	.word	0x40020080
 800527c:	40020008 	.word	0x40020008
 8005280:	4002001c 	.word	0x4002001c
 8005284:	40020030 	.word	0x40020030
 8005288:	40020044 	.word	0x40020044
 800528c:	40020058 	.word	0x40020058
 8005290:	4002006c 	.word	0x4002006c
 8005294:	40020408 	.word	0x40020408
 8005298:	4002041c 	.word	0x4002041c
 800529c:	40020430 	.word	0x40020430
 80052a0:	40020444 	.word	0x40020444
 80052a4:	40020400 	.word	0x40020400
 80052a8:	40020000 	.word	0x40020000

080052ac <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
 80052b8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c2:	2101      	movs	r1, #1
 80052c4:	fa01 f202 	lsl.w	r2, r1, r2
 80052c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b10      	cmp	r3, #16
 80052d8:	d108      	bne.n	80052ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80052ea:	e007      	b.n	80052fc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	60da      	str	r2, [r3, #12]
}
 80052fc:	bf00      	nop
 80052fe:	3714      	adds	r7, #20
 8005300:	46bd      	mov	sp, r7
 8005302:	bc80      	pop	{r7}
 8005304:	4770      	bx	lr
	...

08005308 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005308:	b480      	push	{r7}
 800530a:	b08b      	sub	sp, #44	@ 0x2c
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005312:	2300      	movs	r3, #0
 8005314:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005316:	2300      	movs	r3, #0
 8005318:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800531a:	e169      	b.n	80055f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800531c:	2201      	movs	r2, #1
 800531e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005320:	fa02 f303 	lsl.w	r3, r2, r3
 8005324:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	4013      	ands	r3, r2
 800532e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005330:	69ba      	ldr	r2, [r7, #24]
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	429a      	cmp	r2, r3
 8005336:	f040 8158 	bne.w	80055ea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	4a9a      	ldr	r2, [pc, #616]	@ (80055a8 <HAL_GPIO_Init+0x2a0>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d05e      	beq.n	8005402 <HAL_GPIO_Init+0xfa>
 8005344:	4a98      	ldr	r2, [pc, #608]	@ (80055a8 <HAL_GPIO_Init+0x2a0>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d875      	bhi.n	8005436 <HAL_GPIO_Init+0x12e>
 800534a:	4a98      	ldr	r2, [pc, #608]	@ (80055ac <HAL_GPIO_Init+0x2a4>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d058      	beq.n	8005402 <HAL_GPIO_Init+0xfa>
 8005350:	4a96      	ldr	r2, [pc, #600]	@ (80055ac <HAL_GPIO_Init+0x2a4>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d86f      	bhi.n	8005436 <HAL_GPIO_Init+0x12e>
 8005356:	4a96      	ldr	r2, [pc, #600]	@ (80055b0 <HAL_GPIO_Init+0x2a8>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d052      	beq.n	8005402 <HAL_GPIO_Init+0xfa>
 800535c:	4a94      	ldr	r2, [pc, #592]	@ (80055b0 <HAL_GPIO_Init+0x2a8>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d869      	bhi.n	8005436 <HAL_GPIO_Init+0x12e>
 8005362:	4a94      	ldr	r2, [pc, #592]	@ (80055b4 <HAL_GPIO_Init+0x2ac>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d04c      	beq.n	8005402 <HAL_GPIO_Init+0xfa>
 8005368:	4a92      	ldr	r2, [pc, #584]	@ (80055b4 <HAL_GPIO_Init+0x2ac>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d863      	bhi.n	8005436 <HAL_GPIO_Init+0x12e>
 800536e:	4a92      	ldr	r2, [pc, #584]	@ (80055b8 <HAL_GPIO_Init+0x2b0>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d046      	beq.n	8005402 <HAL_GPIO_Init+0xfa>
 8005374:	4a90      	ldr	r2, [pc, #576]	@ (80055b8 <HAL_GPIO_Init+0x2b0>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d85d      	bhi.n	8005436 <HAL_GPIO_Init+0x12e>
 800537a:	2b12      	cmp	r3, #18
 800537c:	d82a      	bhi.n	80053d4 <HAL_GPIO_Init+0xcc>
 800537e:	2b12      	cmp	r3, #18
 8005380:	d859      	bhi.n	8005436 <HAL_GPIO_Init+0x12e>
 8005382:	a201      	add	r2, pc, #4	@ (adr r2, 8005388 <HAL_GPIO_Init+0x80>)
 8005384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005388:	08005403 	.word	0x08005403
 800538c:	080053dd 	.word	0x080053dd
 8005390:	080053ef 	.word	0x080053ef
 8005394:	08005431 	.word	0x08005431
 8005398:	08005437 	.word	0x08005437
 800539c:	08005437 	.word	0x08005437
 80053a0:	08005437 	.word	0x08005437
 80053a4:	08005437 	.word	0x08005437
 80053a8:	08005437 	.word	0x08005437
 80053ac:	08005437 	.word	0x08005437
 80053b0:	08005437 	.word	0x08005437
 80053b4:	08005437 	.word	0x08005437
 80053b8:	08005437 	.word	0x08005437
 80053bc:	08005437 	.word	0x08005437
 80053c0:	08005437 	.word	0x08005437
 80053c4:	08005437 	.word	0x08005437
 80053c8:	08005437 	.word	0x08005437
 80053cc:	080053e5 	.word	0x080053e5
 80053d0:	080053f9 	.word	0x080053f9
 80053d4:	4a79      	ldr	r2, [pc, #484]	@ (80055bc <HAL_GPIO_Init+0x2b4>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d013      	beq.n	8005402 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80053da:	e02c      	b.n	8005436 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	623b      	str	r3, [r7, #32]
          break;
 80053e2:	e029      	b.n	8005438 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	3304      	adds	r3, #4
 80053ea:	623b      	str	r3, [r7, #32]
          break;
 80053ec:	e024      	b.n	8005438 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	3308      	adds	r3, #8
 80053f4:	623b      	str	r3, [r7, #32]
          break;
 80053f6:	e01f      	b.n	8005438 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	330c      	adds	r3, #12
 80053fe:	623b      	str	r3, [r7, #32]
          break;
 8005400:	e01a      	b.n	8005438 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d102      	bne.n	8005410 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800540a:	2304      	movs	r3, #4
 800540c:	623b      	str	r3, [r7, #32]
          break;
 800540e:	e013      	b.n	8005438 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d105      	bne.n	8005424 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005418:	2308      	movs	r3, #8
 800541a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	69fa      	ldr	r2, [r7, #28]
 8005420:	611a      	str	r2, [r3, #16]
          break;
 8005422:	e009      	b.n	8005438 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005424:	2308      	movs	r3, #8
 8005426:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	69fa      	ldr	r2, [r7, #28]
 800542c:	615a      	str	r2, [r3, #20]
          break;
 800542e:	e003      	b.n	8005438 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005430:	2300      	movs	r3, #0
 8005432:	623b      	str	r3, [r7, #32]
          break;
 8005434:	e000      	b.n	8005438 <HAL_GPIO_Init+0x130>
          break;
 8005436:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	2bff      	cmp	r3, #255	@ 0xff
 800543c:	d801      	bhi.n	8005442 <HAL_GPIO_Init+0x13a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	e001      	b.n	8005446 <HAL_GPIO_Init+0x13e>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	3304      	adds	r3, #4
 8005446:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	2bff      	cmp	r3, #255	@ 0xff
 800544c:	d802      	bhi.n	8005454 <HAL_GPIO_Init+0x14c>
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	e002      	b.n	800545a <HAL_GPIO_Init+0x152>
 8005454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005456:	3b08      	subs	r3, #8
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	210f      	movs	r1, #15
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	fa01 f303 	lsl.w	r3, r1, r3
 8005468:	43db      	mvns	r3, r3
 800546a:	401a      	ands	r2, r3
 800546c:	6a39      	ldr	r1, [r7, #32]
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	fa01 f303 	lsl.w	r3, r1, r3
 8005474:	431a      	orrs	r2, r3
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005482:	2b00      	cmp	r3, #0
 8005484:	f000 80b1 	beq.w	80055ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005488:	4b4d      	ldr	r3, [pc, #308]	@ (80055c0 <HAL_GPIO_Init+0x2b8>)
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	4a4c      	ldr	r2, [pc, #304]	@ (80055c0 <HAL_GPIO_Init+0x2b8>)
 800548e:	f043 0301 	orr.w	r3, r3, #1
 8005492:	6193      	str	r3, [r2, #24]
 8005494:	4b4a      	ldr	r3, [pc, #296]	@ (80055c0 <HAL_GPIO_Init+0x2b8>)
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	60bb      	str	r3, [r7, #8]
 800549e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80054a0:	4a48      	ldr	r2, [pc, #288]	@ (80055c4 <HAL_GPIO_Init+0x2bc>)
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	089b      	lsrs	r3, r3, #2
 80054a6:	3302      	adds	r3, #2
 80054a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	f003 0303 	and.w	r3, r3, #3
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	220f      	movs	r2, #15
 80054b8:	fa02 f303 	lsl.w	r3, r2, r3
 80054bc:	43db      	mvns	r3, r3
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	4013      	ands	r3, r2
 80054c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a40      	ldr	r2, [pc, #256]	@ (80055c8 <HAL_GPIO_Init+0x2c0>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d013      	beq.n	80054f4 <HAL_GPIO_Init+0x1ec>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a3f      	ldr	r2, [pc, #252]	@ (80055cc <HAL_GPIO_Init+0x2c4>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d00d      	beq.n	80054f0 <HAL_GPIO_Init+0x1e8>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a3e      	ldr	r2, [pc, #248]	@ (80055d0 <HAL_GPIO_Init+0x2c8>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d007      	beq.n	80054ec <HAL_GPIO_Init+0x1e4>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a3d      	ldr	r2, [pc, #244]	@ (80055d4 <HAL_GPIO_Init+0x2cc>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d101      	bne.n	80054e8 <HAL_GPIO_Init+0x1e0>
 80054e4:	2303      	movs	r3, #3
 80054e6:	e006      	b.n	80054f6 <HAL_GPIO_Init+0x1ee>
 80054e8:	2304      	movs	r3, #4
 80054ea:	e004      	b.n	80054f6 <HAL_GPIO_Init+0x1ee>
 80054ec:	2302      	movs	r3, #2
 80054ee:	e002      	b.n	80054f6 <HAL_GPIO_Init+0x1ee>
 80054f0:	2301      	movs	r3, #1
 80054f2:	e000      	b.n	80054f6 <HAL_GPIO_Init+0x1ee>
 80054f4:	2300      	movs	r3, #0
 80054f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f8:	f002 0203 	and.w	r2, r2, #3
 80054fc:	0092      	lsls	r2, r2, #2
 80054fe:	4093      	lsls	r3, r2
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	4313      	orrs	r3, r2
 8005504:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005506:	492f      	ldr	r1, [pc, #188]	@ (80055c4 <HAL_GPIO_Init+0x2bc>)
 8005508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550a:	089b      	lsrs	r3, r3, #2
 800550c:	3302      	adds	r3, #2
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d006      	beq.n	800552e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005520:	4b2d      	ldr	r3, [pc, #180]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	492c      	ldr	r1, [pc, #176]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	4313      	orrs	r3, r2
 800552a:	608b      	str	r3, [r1, #8]
 800552c:	e006      	b.n	800553c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800552e:	4b2a      	ldr	r3, [pc, #168]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005530:	689a      	ldr	r2, [r3, #8]
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	43db      	mvns	r3, r3
 8005536:	4928      	ldr	r1, [pc, #160]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005538:	4013      	ands	r3, r2
 800553a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d006      	beq.n	8005556 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005548:	4b23      	ldr	r3, [pc, #140]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 800554a:	68da      	ldr	r2, [r3, #12]
 800554c:	4922      	ldr	r1, [pc, #136]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	4313      	orrs	r3, r2
 8005552:	60cb      	str	r3, [r1, #12]
 8005554:	e006      	b.n	8005564 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005556:	4b20      	ldr	r3, [pc, #128]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005558:	68da      	ldr	r2, [r3, #12]
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	43db      	mvns	r3, r3
 800555e:	491e      	ldr	r1, [pc, #120]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005560:	4013      	ands	r3, r2
 8005562:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d006      	beq.n	800557e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005570:	4b19      	ldr	r3, [pc, #100]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	4918      	ldr	r1, [pc, #96]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	4313      	orrs	r3, r2
 800557a:	604b      	str	r3, [r1, #4]
 800557c:	e006      	b.n	800558c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800557e:	4b16      	ldr	r3, [pc, #88]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	43db      	mvns	r3, r3
 8005586:	4914      	ldr	r1, [pc, #80]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 8005588:	4013      	ands	r3, r2
 800558a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d021      	beq.n	80055dc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005598:	4b0f      	ldr	r3, [pc, #60]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	490e      	ldr	r1, [pc, #56]	@ (80055d8 <HAL_GPIO_Init+0x2d0>)
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	600b      	str	r3, [r1, #0]
 80055a4:	e021      	b.n	80055ea <HAL_GPIO_Init+0x2e2>
 80055a6:	bf00      	nop
 80055a8:	10320000 	.word	0x10320000
 80055ac:	10310000 	.word	0x10310000
 80055b0:	10220000 	.word	0x10220000
 80055b4:	10210000 	.word	0x10210000
 80055b8:	10120000 	.word	0x10120000
 80055bc:	10110000 	.word	0x10110000
 80055c0:	40021000 	.word	0x40021000
 80055c4:	40010000 	.word	0x40010000
 80055c8:	40010800 	.word	0x40010800
 80055cc:	40010c00 	.word	0x40010c00
 80055d0:	40011000 	.word	0x40011000
 80055d4:	40011400 	.word	0x40011400
 80055d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80055dc:	4b0b      	ldr	r3, [pc, #44]	@ (800560c <HAL_GPIO_Init+0x304>)
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	43db      	mvns	r3, r3
 80055e4:	4909      	ldr	r1, [pc, #36]	@ (800560c <HAL_GPIO_Init+0x304>)
 80055e6:	4013      	ands	r3, r2
 80055e8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80055ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ec:	3301      	adds	r3, #1
 80055ee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f6:	fa22 f303 	lsr.w	r3, r2, r3
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f47f ae8e 	bne.w	800531c <HAL_GPIO_Init+0x14>
  }
}
 8005600:	bf00      	nop
 8005602:	bf00      	nop
 8005604:	372c      	adds	r7, #44	@ 0x2c
 8005606:	46bd      	mov	sp, r7
 8005608:	bc80      	pop	{r7}
 800560a:	4770      	bx	lr
 800560c:	40010400 	.word	0x40010400

08005610 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	460b      	mov	r3, r1
 800561a:	807b      	strh	r3, [r7, #2]
 800561c:	4613      	mov	r3, r2
 800561e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005620:	787b      	ldrb	r3, [r7, #1]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d003      	beq.n	800562e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005626:	887a      	ldrh	r2, [r7, #2]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800562c:	e003      	b.n	8005636 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800562e:	887b      	ldrh	r3, [r7, #2]
 8005630:	041a      	lsls	r2, r3, #16
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	611a      	str	r2, [r3, #16]
}
 8005636:	bf00      	nop
 8005638:	370c      	adds	r7, #12
 800563a:	46bd      	mov	sp, r7
 800563c:	bc80      	pop	{r7}
 800563e:	4770      	bx	lr

08005640 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	460b      	mov	r3, r1
 800564a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005652:	887a      	ldrh	r2, [r7, #2]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	4013      	ands	r3, r2
 8005658:	041a      	lsls	r2, r3, #16
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	43d9      	mvns	r1, r3
 800565e:	887b      	ldrh	r3, [r7, #2]
 8005660:	400b      	ands	r3, r1
 8005662:	431a      	orrs	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	611a      	str	r2, [r3, #16]
}
 8005668:	bf00      	nop
 800566a:	3714      	adds	r7, #20
 800566c:	46bd      	mov	sp, r7
 800566e:	bc80      	pop	{r7}
 8005670:	4770      	bx	lr
	...

08005674 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e304      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0301 	and.w	r3, r3, #1
 800568e:	2b00      	cmp	r3, #0
 8005690:	f000 8087 	beq.w	80057a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005694:	4b92      	ldr	r3, [pc, #584]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f003 030c 	and.w	r3, r3, #12
 800569c:	2b04      	cmp	r3, #4
 800569e:	d00c      	beq.n	80056ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80056a0:	4b8f      	ldr	r3, [pc, #572]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f003 030c 	and.w	r3, r3, #12
 80056a8:	2b08      	cmp	r3, #8
 80056aa:	d112      	bne.n	80056d2 <HAL_RCC_OscConfig+0x5e>
 80056ac:	4b8c      	ldr	r3, [pc, #560]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056b8:	d10b      	bne.n	80056d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056ba:	4b89      	ldr	r3, [pc, #548]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d06c      	beq.n	80057a0 <HAL_RCC_OscConfig+0x12c>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d168      	bne.n	80057a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e2de      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056da:	d106      	bne.n	80056ea <HAL_RCC_OscConfig+0x76>
 80056dc:	4b80      	ldr	r3, [pc, #512]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a7f      	ldr	r2, [pc, #508]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80056e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056e6:	6013      	str	r3, [r2, #0]
 80056e8:	e02e      	b.n	8005748 <HAL_RCC_OscConfig+0xd4>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d10c      	bne.n	800570c <HAL_RCC_OscConfig+0x98>
 80056f2:	4b7b      	ldr	r3, [pc, #492]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a7a      	ldr	r2, [pc, #488]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80056f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056fc:	6013      	str	r3, [r2, #0]
 80056fe:	4b78      	ldr	r3, [pc, #480]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a77      	ldr	r2, [pc, #476]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005704:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005708:	6013      	str	r3, [r2, #0]
 800570a:	e01d      	b.n	8005748 <HAL_RCC_OscConfig+0xd4>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005714:	d10c      	bne.n	8005730 <HAL_RCC_OscConfig+0xbc>
 8005716:	4b72      	ldr	r3, [pc, #456]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a71      	ldr	r2, [pc, #452]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 800571c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	4b6f      	ldr	r3, [pc, #444]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a6e      	ldr	r2, [pc, #440]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800572c:	6013      	str	r3, [r2, #0]
 800572e:	e00b      	b.n	8005748 <HAL_RCC_OscConfig+0xd4>
 8005730:	4b6b      	ldr	r3, [pc, #428]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a6a      	ldr	r2, [pc, #424]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005736:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	4b68      	ldr	r3, [pc, #416]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a67      	ldr	r2, [pc, #412]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005742:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005746:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d013      	beq.n	8005778 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005750:	f7fd fe88 	bl	8003464 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005758:	f7fd fe84 	bl	8003464 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b64      	cmp	r3, #100	@ 0x64
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e292      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800576a:	4b5d      	ldr	r3, [pc, #372]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d0f0      	beq.n	8005758 <HAL_RCC_OscConfig+0xe4>
 8005776:	e014      	b.n	80057a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005778:	f7fd fe74 	bl	8003464 <HAL_GetTick>
 800577c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800577e:	e008      	b.n	8005792 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005780:	f7fd fe70 	bl	8003464 <HAL_GetTick>
 8005784:	4602      	mov	r2, r0
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	2b64      	cmp	r3, #100	@ 0x64
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e27e      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005792:	4b53      	ldr	r3, [pc, #332]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1f0      	bne.n	8005780 <HAL_RCC_OscConfig+0x10c>
 800579e:	e000      	b.n	80057a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0302 	and.w	r3, r3, #2
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d063      	beq.n	8005876 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057ae:	4b4c      	ldr	r3, [pc, #304]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f003 030c 	and.w	r3, r3, #12
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00b      	beq.n	80057d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80057ba:	4b49      	ldr	r3, [pc, #292]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f003 030c 	and.w	r3, r3, #12
 80057c2:	2b08      	cmp	r3, #8
 80057c4:	d11c      	bne.n	8005800 <HAL_RCC_OscConfig+0x18c>
 80057c6:	4b46      	ldr	r3, [pc, #280]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d116      	bne.n	8005800 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057d2:	4b43      	ldr	r3, [pc, #268]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d005      	beq.n	80057ea <HAL_RCC_OscConfig+0x176>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d001      	beq.n	80057ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e252      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ea:	4b3d      	ldr	r3, [pc, #244]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	00db      	lsls	r3, r3, #3
 80057f8:	4939      	ldr	r1, [pc, #228]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80057fa:	4313      	orrs	r3, r2
 80057fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057fe:	e03a      	b.n	8005876 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	695b      	ldr	r3, [r3, #20]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d020      	beq.n	800584a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005808:	4b36      	ldr	r3, [pc, #216]	@ (80058e4 <HAL_RCC_OscConfig+0x270>)
 800580a:	2201      	movs	r2, #1
 800580c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800580e:	f7fd fe29 	bl	8003464 <HAL_GetTick>
 8005812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005814:	e008      	b.n	8005828 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005816:	f7fd fe25 	bl	8003464 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	2b02      	cmp	r3, #2
 8005822:	d901      	bls.n	8005828 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	e233      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005828:	4b2d      	ldr	r3, [pc, #180]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0302 	and.w	r3, r3, #2
 8005830:	2b00      	cmp	r3, #0
 8005832:	d0f0      	beq.n	8005816 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005834:	4b2a      	ldr	r3, [pc, #168]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	00db      	lsls	r3, r3, #3
 8005842:	4927      	ldr	r1, [pc, #156]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 8005844:	4313      	orrs	r3, r2
 8005846:	600b      	str	r3, [r1, #0]
 8005848:	e015      	b.n	8005876 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800584a:	4b26      	ldr	r3, [pc, #152]	@ (80058e4 <HAL_RCC_OscConfig+0x270>)
 800584c:	2200      	movs	r2, #0
 800584e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7fd fe08 	bl	8003464 <HAL_GetTick>
 8005854:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005858:	f7fd fe04 	bl	8003464 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b02      	cmp	r3, #2
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e212      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800586a:	4b1d      	ldr	r3, [pc, #116]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1f0      	bne.n	8005858 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0308 	and.w	r3, r3, #8
 800587e:	2b00      	cmp	r3, #0
 8005880:	d03a      	beq.n	80058f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	69db      	ldr	r3, [r3, #28]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d019      	beq.n	80058be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800588a:	4b17      	ldr	r3, [pc, #92]	@ (80058e8 <HAL_RCC_OscConfig+0x274>)
 800588c:	2201      	movs	r2, #1
 800588e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005890:	f7fd fde8 	bl	8003464 <HAL_GetTick>
 8005894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005896:	e008      	b.n	80058aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005898:	f7fd fde4 	bl	8003464 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e1f2      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058aa:	4b0d      	ldr	r3, [pc, #52]	@ (80058e0 <HAL_RCC_OscConfig+0x26c>)
 80058ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d0f0      	beq.n	8005898 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80058b6:	2001      	movs	r0, #1
 80058b8:	f000 fbca 	bl	8006050 <RCC_Delay>
 80058bc:	e01c      	b.n	80058f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058be:	4b0a      	ldr	r3, [pc, #40]	@ (80058e8 <HAL_RCC_OscConfig+0x274>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058c4:	f7fd fdce 	bl	8003464 <HAL_GetTick>
 80058c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058ca:	e00f      	b.n	80058ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058cc:	f7fd fdca 	bl	8003464 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d908      	bls.n	80058ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e1d8      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
 80058de:	bf00      	nop
 80058e0:	40021000 	.word	0x40021000
 80058e4:	42420000 	.word	0x42420000
 80058e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058ec:	4b9b      	ldr	r3, [pc, #620]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80058ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1e9      	bne.n	80058cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0304 	and.w	r3, r3, #4
 8005900:	2b00      	cmp	r3, #0
 8005902:	f000 80a6 	beq.w	8005a52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005906:	2300      	movs	r3, #0
 8005908:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800590a:	4b94      	ldr	r3, [pc, #592]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10d      	bne.n	8005932 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005916:	4b91      	ldr	r3, [pc, #580]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	4a90      	ldr	r2, [pc, #576]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 800591c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005920:	61d3      	str	r3, [r2, #28]
 8005922:	4b8e      	ldr	r3, [pc, #568]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800592a:	60bb      	str	r3, [r7, #8]
 800592c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800592e:	2301      	movs	r3, #1
 8005930:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005932:	4b8b      	ldr	r3, [pc, #556]	@ (8005b60 <HAL_RCC_OscConfig+0x4ec>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800593a:	2b00      	cmp	r3, #0
 800593c:	d118      	bne.n	8005970 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800593e:	4b88      	ldr	r3, [pc, #544]	@ (8005b60 <HAL_RCC_OscConfig+0x4ec>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a87      	ldr	r2, [pc, #540]	@ (8005b60 <HAL_RCC_OscConfig+0x4ec>)
 8005944:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005948:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800594a:	f7fd fd8b 	bl	8003464 <HAL_GetTick>
 800594e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005950:	e008      	b.n	8005964 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005952:	f7fd fd87 	bl	8003464 <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	2b64      	cmp	r3, #100	@ 0x64
 800595e:	d901      	bls.n	8005964 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005960:	2303      	movs	r3, #3
 8005962:	e195      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005964:	4b7e      	ldr	r3, [pc, #504]	@ (8005b60 <HAL_RCC_OscConfig+0x4ec>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800596c:	2b00      	cmp	r3, #0
 800596e:	d0f0      	beq.n	8005952 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d106      	bne.n	8005986 <HAL_RCC_OscConfig+0x312>
 8005978:	4b78      	ldr	r3, [pc, #480]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	4a77      	ldr	r2, [pc, #476]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 800597e:	f043 0301 	orr.w	r3, r3, #1
 8005982:	6213      	str	r3, [r2, #32]
 8005984:	e02d      	b.n	80059e2 <HAL_RCC_OscConfig+0x36e>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10c      	bne.n	80059a8 <HAL_RCC_OscConfig+0x334>
 800598e:	4b73      	ldr	r3, [pc, #460]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	4a72      	ldr	r2, [pc, #456]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005994:	f023 0301 	bic.w	r3, r3, #1
 8005998:	6213      	str	r3, [r2, #32]
 800599a:	4b70      	ldr	r3, [pc, #448]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 800599c:	6a1b      	ldr	r3, [r3, #32]
 800599e:	4a6f      	ldr	r2, [pc, #444]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059a0:	f023 0304 	bic.w	r3, r3, #4
 80059a4:	6213      	str	r3, [r2, #32]
 80059a6:	e01c      	b.n	80059e2 <HAL_RCC_OscConfig+0x36e>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	2b05      	cmp	r3, #5
 80059ae:	d10c      	bne.n	80059ca <HAL_RCC_OscConfig+0x356>
 80059b0:	4b6a      	ldr	r3, [pc, #424]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	4a69      	ldr	r2, [pc, #420]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059b6:	f043 0304 	orr.w	r3, r3, #4
 80059ba:	6213      	str	r3, [r2, #32]
 80059bc:	4b67      	ldr	r3, [pc, #412]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059be:	6a1b      	ldr	r3, [r3, #32]
 80059c0:	4a66      	ldr	r2, [pc, #408]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059c2:	f043 0301 	orr.w	r3, r3, #1
 80059c6:	6213      	str	r3, [r2, #32]
 80059c8:	e00b      	b.n	80059e2 <HAL_RCC_OscConfig+0x36e>
 80059ca:	4b64      	ldr	r3, [pc, #400]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	4a63      	ldr	r2, [pc, #396]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	6213      	str	r3, [r2, #32]
 80059d6:	4b61      	ldr	r3, [pc, #388]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	4a60      	ldr	r2, [pc, #384]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 80059dc:	f023 0304 	bic.w	r3, r3, #4
 80059e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d015      	beq.n	8005a16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059ea:	f7fd fd3b 	bl	8003464 <HAL_GetTick>
 80059ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f0:	e00a      	b.n	8005a08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059f2:	f7fd fd37 	bl	8003464 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d901      	bls.n	8005a08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e143      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a08:	4b54      	ldr	r3, [pc, #336]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	f003 0302 	and.w	r3, r3, #2
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d0ee      	beq.n	80059f2 <HAL_RCC_OscConfig+0x37e>
 8005a14:	e014      	b.n	8005a40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a16:	f7fd fd25 	bl	8003464 <HAL_GetTick>
 8005a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a1c:	e00a      	b.n	8005a34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a1e:	f7fd fd21 	bl	8003464 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d901      	bls.n	8005a34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e12d      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a34:	4b49      	ldr	r3, [pc, #292]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	f003 0302 	and.w	r3, r3, #2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1ee      	bne.n	8005a1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a40:	7dfb      	ldrb	r3, [r7, #23]
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d105      	bne.n	8005a52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a46:	4b45      	ldr	r3, [pc, #276]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a48:	69db      	ldr	r3, [r3, #28]
 8005a4a:	4a44      	ldr	r2, [pc, #272]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a50:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 808c 	beq.w	8005b74 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005a5c:	4b3f      	ldr	r3, [pc, #252]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a68:	d10e      	bne.n	8005a88 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005a6a:	4b3c      	ldr	r3, [pc, #240]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005a72:	2b08      	cmp	r3, #8
 8005a74:	d108      	bne.n	8005a88 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8005a76:	4b39      	ldr	r3, [pc, #228]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005a7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a82:	d101      	bne.n	8005a88 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e103      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d14e      	bne.n	8005b2e <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005a90:	4b32      	ldr	r3, [pc, #200]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d009      	beq.n	8005ab0 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005a9c:	4b2f      	ldr	r3, [pc, #188]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d001      	beq.n	8005ab0 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e0ef      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8005b64 <HAL_RCC_OscConfig+0x4f0>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab6:	f7fd fcd5 	bl	8003464 <HAL_GetTick>
 8005aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005abc:	e008      	b.n	8005ad0 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005abe:	f7fd fcd1 	bl	8003464 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	2b64      	cmp	r3, #100	@ 0x64
 8005aca:	d901      	bls.n	8005ad0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e0df      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005ad0:	4b22      	ldr	r3, [pc, #136]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d1f0      	bne.n	8005abe <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005adc:	4b1f      	ldr	r3, [pc, #124]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ae8:	491c      	ldr	r1, [pc, #112]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005aee:	4b1b      	ldr	r3, [pc, #108]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005afa:	4918      	ldr	r1, [pc, #96]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005afc:	4313      	orrs	r3, r2
 8005afe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005b00:	4b18      	ldr	r3, [pc, #96]	@ (8005b64 <HAL_RCC_OscConfig+0x4f0>)
 8005b02:	2201      	movs	r2, #1
 8005b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b06:	f7fd fcad 	bl	8003464 <HAL_GetTick>
 8005b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005b0c:	e008      	b.n	8005b20 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005b0e:	f7fd fca9 	bl	8003464 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b64      	cmp	r3, #100	@ 0x64
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e0b7      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005b20:	4b0e      	ldr	r3, [pc, #56]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0f0      	beq.n	8005b0e <HAL_RCC_OscConfig+0x49a>
 8005b2c:	e022      	b.n	8005b74 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8005b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b32:	4a0a      	ldr	r2, [pc, #40]	@ (8005b5c <HAL_RCC_OscConfig+0x4e8>)
 8005b34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8005b64 <HAL_RCC_OscConfig+0x4f0>)
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b40:	f7fd fc90 	bl	8003464 <HAL_GetTick>
 8005b44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005b46:	e00f      	b.n	8005b68 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005b48:	f7fd fc8c 	bl	8003464 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b64      	cmp	r3, #100	@ 0x64
 8005b54:	d908      	bls.n	8005b68 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e09a      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
 8005b5a:	bf00      	nop
 8005b5c:	40021000 	.word	0x40021000
 8005b60:	40007000 	.word	0x40007000
 8005b64:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005b68:	4b4b      	ldr	r3, [pc, #300]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1e9      	bne.n	8005b48 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	f000 8088 	beq.w	8005c8e <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b7e:	4b46      	ldr	r3, [pc, #280]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f003 030c 	and.w	r3, r3, #12
 8005b86:	2b08      	cmp	r3, #8
 8005b88:	d068      	beq.n	8005c5c <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d14d      	bne.n	8005c2e <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b92:	4b42      	ldr	r3, [pc, #264]	@ (8005c9c <HAL_RCC_OscConfig+0x628>)
 8005b94:	2200      	movs	r2, #0
 8005b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b98:	f7fd fc64 	bl	8003464 <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b9e:	e008      	b.n	8005bb2 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ba0:	f7fd fc60 	bl	8003464 <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b02      	cmp	r3, #2
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e06e      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bb2:	4b39      	ldr	r3, [pc, #228]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1f0      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bc6:	d10f      	bne.n	8005be8 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8005bc8:	4b33      	ldr	r3, [pc, #204]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005bca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	4931      	ldr	r1, [pc, #196]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005bd6:	4b30      	ldr	r3, [pc, #192]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bda:	f023 020f 	bic.w	r2, r3, #15
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	492d      	ldr	r1, [pc, #180]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005be8:	4b2b      	ldr	r3, [pc, #172]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf8:	430b      	orrs	r3, r1
 8005bfa:	4927      	ldr	r1, [pc, #156]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c00:	4b26      	ldr	r3, [pc, #152]	@ (8005c9c <HAL_RCC_OscConfig+0x628>)
 8005c02:	2201      	movs	r2, #1
 8005c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c06:	f7fd fc2d 	bl	8003464 <HAL_GetTick>
 8005c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c0c:	e008      	b.n	8005c20 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c0e:	f7fd fc29 	bl	8003464 <HAL_GetTick>
 8005c12:	4602      	mov	r2, r0
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d901      	bls.n	8005c20 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e037      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c20:	4b1d      	ldr	r3, [pc, #116]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0f0      	beq.n	8005c0e <HAL_RCC_OscConfig+0x59a>
 8005c2c:	e02f      	b.n	8005c8e <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8005c9c <HAL_RCC_OscConfig+0x628>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c34:	f7fd fc16 	bl	8003464 <HAL_GetTick>
 8005c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c3a:	e008      	b.n	8005c4e <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c3c:	f7fd fc12 	bl	8003464 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d901      	bls.n	8005c4e <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e020      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c4e:	4b12      	ldr	r3, [pc, #72]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1f0      	bne.n	8005c3c <HAL_RCC_OscConfig+0x5c8>
 8005c5a:	e018      	b.n	8005c8e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d101      	bne.n	8005c68 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e013      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c68:	4b0b      	ldr	r3, [pc, #44]	@ (8005c98 <HAL_RCC_OscConfig+0x624>)
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d106      	bne.n	8005c8a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d001      	beq.n	8005c8e <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e000      	b.n	8005c90 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3718      	adds	r7, #24
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	40021000 	.word	0x40021000
 8005c9c:	42420060 	.word	0x42420060

08005ca0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d101      	bne.n	8005cb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e0d0      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cb4:	4b6a      	ldr	r3, [pc, #424]	@ (8005e60 <HAL_RCC_ClockConfig+0x1c0>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0307 	and.w	r3, r3, #7
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d910      	bls.n	8005ce4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cc2:	4b67      	ldr	r3, [pc, #412]	@ (8005e60 <HAL_RCC_ClockConfig+0x1c0>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f023 0207 	bic.w	r2, r3, #7
 8005cca:	4965      	ldr	r1, [pc, #404]	@ (8005e60 <HAL_RCC_ClockConfig+0x1c0>)
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd2:	4b63      	ldr	r3, [pc, #396]	@ (8005e60 <HAL_RCC_ClockConfig+0x1c0>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0307 	and.w	r3, r3, #7
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d001      	beq.n	8005ce4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e0b8      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d020      	beq.n	8005d32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0304 	and.w	r3, r3, #4
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d005      	beq.n	8005d08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005cfc:	4b59      	ldr	r3, [pc, #356]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	4a58      	ldr	r2, [pc, #352]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005d06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 0308 	and.w	r3, r3, #8
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d005      	beq.n	8005d20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d14:	4b53      	ldr	r3, [pc, #332]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	4a52      	ldr	r2, [pc, #328]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d1a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005d1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d20:	4b50      	ldr	r3, [pc, #320]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	494d      	ldr	r1, [pc, #308]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d040      	beq.n	8005dc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d107      	bne.n	8005d56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d46:	4b47      	ldr	r3, [pc, #284]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d115      	bne.n	8005d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e07f      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d107      	bne.n	8005d6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d5e:	4b41      	ldr	r3, [pc, #260]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d109      	bne.n	8005d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e073      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d6e:	4b3d      	ldr	r3, [pc, #244]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e06b      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d7e:	4b39      	ldr	r3, [pc, #228]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f023 0203 	bic.w	r2, r3, #3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	4936      	ldr	r1, [pc, #216]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d90:	f7fd fb68 	bl	8003464 <HAL_GetTick>
 8005d94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d96:	e00a      	b.n	8005dae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d98:	f7fd fb64 	bl	8003464 <HAL_GetTick>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e053      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dae:	4b2d      	ldr	r3, [pc, #180]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f003 020c 	and.w	r2, r3, #12
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d1eb      	bne.n	8005d98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005dc0:	4b27      	ldr	r3, [pc, #156]	@ (8005e60 <HAL_RCC_ClockConfig+0x1c0>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0307 	and.w	r3, r3, #7
 8005dc8:	683a      	ldr	r2, [r7, #0]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d210      	bcs.n	8005df0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dce:	4b24      	ldr	r3, [pc, #144]	@ (8005e60 <HAL_RCC_ClockConfig+0x1c0>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f023 0207 	bic.w	r2, r3, #7
 8005dd6:	4922      	ldr	r1, [pc, #136]	@ (8005e60 <HAL_RCC_ClockConfig+0x1c0>)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dde:	4b20      	ldr	r3, [pc, #128]	@ (8005e60 <HAL_RCC_ClockConfig+0x1c0>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0307 	and.w	r3, r3, #7
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d001      	beq.n	8005df0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e032      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d008      	beq.n	8005e0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dfc:	4b19      	ldr	r3, [pc, #100]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	4916      	ldr	r1, [pc, #88]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0308 	and.w	r3, r3, #8
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d009      	beq.n	8005e2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e1a:	4b12      	ldr	r3, [pc, #72]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	00db      	lsls	r3, r3, #3
 8005e28:	490e      	ldr	r1, [pc, #56]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e2e:	f000 f821 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8005e32:	4602      	mov	r2, r0
 8005e34:	4b0b      	ldr	r3, [pc, #44]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	091b      	lsrs	r3, r3, #4
 8005e3a:	f003 030f 	and.w	r3, r3, #15
 8005e3e:	490a      	ldr	r1, [pc, #40]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005e40:	5ccb      	ldrb	r3, [r1, r3]
 8005e42:	fa22 f303 	lsr.w	r3, r2, r3
 8005e46:	4a09      	ldr	r2, [pc, #36]	@ (8005e6c <HAL_RCC_ClockConfig+0x1cc>)
 8005e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e4a:	4b09      	ldr	r3, [pc, #36]	@ (8005e70 <HAL_RCC_ClockConfig+0x1d0>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fd fac6 	bl	80033e0 <HAL_InitTick>

  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	40022000 	.word	0x40022000
 8005e64:	40021000 	.word	0x40021000
 8005e68:	08008c88 	.word	0x08008c88
 8005e6c:	2000006c 	.word	0x2000006c
 8005e70:	20000070 	.word	0x20000070

08005e74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e78:	b08e      	sub	sp, #56	@ 0x38
 8005e7a:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e80:	2300      	movs	r3, #0
 8005e82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e84:	2300      	movs	r3, #0
 8005e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e88:	2300      	movs	r3, #0
 8005e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	633b      	str	r3, [r7, #48]	@ 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8005e90:	2300      	movs	r3, #0
 8005e92:	623b      	str	r3, [r7, #32]
 8005e94:	2300      	movs	r3, #0
 8005e96:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005e98:	4b4e      	ldr	r3, [pc, #312]	@ (8005fd4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea0:	f003 030c 	and.w	r3, r3, #12
 8005ea4:	2b04      	cmp	r3, #4
 8005ea6:	d002      	beq.n	8005eae <HAL_RCC_GetSysClockFreq+0x3a>
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d003      	beq.n	8005eb4 <HAL_RCC_GetSysClockFreq+0x40>
 8005eac:	e089      	b.n	8005fc2 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005eae:	4b4a      	ldr	r3, [pc, #296]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005eb0:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005eb2:	e089      	b.n	8005fc8 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb6:	0c9b      	lsrs	r3, r3, #18
 8005eb8:	f003 020f 	and.w	r2, r3, #15
 8005ebc:	4b47      	ldr	r3, [pc, #284]	@ (8005fdc <HAL_RCC_GetSysClockFreq+0x168>)
 8005ebe:	5c9b      	ldrb	r3, [r3, r2]
 8005ec0:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ec4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d072      	beq.n	8005fb2 <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8005ecc:	4b41      	ldr	r3, [pc, #260]	@ (8005fd4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed0:	f003 020f 	and.w	r2, r3, #15
 8005ed4:	4b42      	ldr	r3, [pc, #264]	@ (8005fe0 <HAL_RCC_GetSysClockFreq+0x16c>)
 8005ed6:	5c9b      	ldrb	r3, [r3, r2]
 8005ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8005eda:	4b3e      	ldr	r3, [pc, #248]	@ (8005fd4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ede:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d053      	beq.n	8005f8e <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8005ee6:	4b3b      	ldr	r3, [pc, #236]	@ (8005fd4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eea:	091b      	lsrs	r3, r3, #4
 8005eec:	f003 030f 	and.w	r3, r3, #15
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8005ef4:	4b37      	ldr	r3, [pc, #220]	@ (8005fd4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef8:	0a1b      	lsrs	r3, r3, #8
 8005efa:	f003 030f 	and.w	r3, r3, #15
 8005efe:	3302      	adds	r3, #2
 8005f00:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	2200      	movs	r2, #0
 8005f06:	469a      	mov	sl, r3
 8005f08:	4693      	mov	fp, r2
 8005f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	613b      	str	r3, [r7, #16]
 8005f10:	617a      	str	r2, [r7, #20]
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	fb03 f20b 	mul.w	r2, r3, fp
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	fb0a f303 	mul.w	r3, sl, r3
 8005f1e:	4413      	add	r3, r2
 8005f20:	693a      	ldr	r2, [r7, #16]
 8005f22:	fbaa 0102 	umull	r0, r1, sl, r2
 8005f26:	440b      	add	r3, r1
 8005f28:	4619      	mov	r1, r3
 8005f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005f2c:	fb03 f201 	mul.w	r2, r3, r1
 8005f30:	2300      	movs	r3, #0
 8005f32:	fb00 f303 	mul.w	r3, r0, r3
 8005f36:	4413      	add	r3, r2
 8005f38:	4a27      	ldr	r2, [pc, #156]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005f3a:	fba0 4502 	umull	r4, r5, r0, r2
 8005f3e:	442b      	add	r3, r5
 8005f40:	461d      	mov	r5, r3
 8005f42:	6a3b      	ldr	r3, [r7, #32]
 8005f44:	2200      	movs	r2, #0
 8005f46:	60bb      	str	r3, [r7, #8]
 8005f48:	60fa      	str	r2, [r7, #12]
 8005f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	603b      	str	r3, [r7, #0]
 8005f50:	607a      	str	r2, [r7, #4]
 8005f52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f56:	460b      	mov	r3, r1
 8005f58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f5c:	4652      	mov	r2, sl
 8005f5e:	fb02 f203 	mul.w	r2, r2, r3
 8005f62:	465b      	mov	r3, fp
 8005f64:	4684      	mov	ip, r0
 8005f66:	fb0c f303 	mul.w	r3, ip, r3
 8005f6a:	4413      	add	r3, r2
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	4651      	mov	r1, sl
 8005f70:	fba2 8901 	umull	r8, r9, r2, r1
 8005f74:	444b      	add	r3, r9
 8005f76:	4699      	mov	r9, r3
 8005f78:	4642      	mov	r2, r8
 8005f7a:	464b      	mov	r3, r9
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	4629      	mov	r1, r5
 8005f80:	f7fb f88c 	bl	800109c <__aeabi_uldivmod>
 8005f84:	4602      	mov	r2, r0
 8005f86:	460b      	mov	r3, r1
 8005f88:	4613      	mov	r3, r2
 8005f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f8c:	e007      	b.n	8005f9e <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	4a11      	ldr	r2, [pc, #68]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005f92:	fb03 f202 	mul.w	r2, r3, r2
 8005f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f9c:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8005f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8005fdc <HAL_RCC_GetSysClockFreq+0x168>)
 8005fa0:	7b5b      	ldrb	r3, [r3, #13]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d108      	bne.n	8005fbc <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 8005faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fac:	085b      	lsrs	r3, r3, #1
 8005fae:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fb0:	e004      	b.n	8005fbc <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8005fe4 <HAL_RCC_GetSysClockFreq+0x170>)
 8005fb6:	fb02 f303 	mul.w	r3, r2, r3
 8005fba:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllclk;
 8005fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fbe:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005fc0:	e002      	b.n	8005fc8 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005fc2:	4b09      	ldr	r3, [pc, #36]	@ (8005fe8 <HAL_RCC_GetSysClockFreq+0x174>)
 8005fc4:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005fc6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3738      	adds	r7, #56	@ 0x38
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fd4:	40021000 	.word	0x40021000
 8005fd8:	017d7840 	.word	0x017d7840
 8005fdc:	08008ca0 	.word	0x08008ca0
 8005fe0:	08008cb0 	.word	0x08008cb0
 8005fe4:	003d0900 	.word	0x003d0900
 8005fe8:	007a1200 	.word	0x007a1200

08005fec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ff0:	4b02      	ldr	r3, [pc, #8]	@ (8005ffc <HAL_RCC_GetHCLKFreq+0x10>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bc80      	pop	{r7}
 8005ffa:	4770      	bx	lr
 8005ffc:	2000006c 	.word	0x2000006c

08006000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006004:	f7ff fff2 	bl	8005fec <HAL_RCC_GetHCLKFreq>
 8006008:	4602      	mov	r2, r0
 800600a:	4b05      	ldr	r3, [pc, #20]	@ (8006020 <HAL_RCC_GetPCLK1Freq+0x20>)
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	0a1b      	lsrs	r3, r3, #8
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	4903      	ldr	r1, [pc, #12]	@ (8006024 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006016:	5ccb      	ldrb	r3, [r1, r3]
 8006018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800601c:	4618      	mov	r0, r3
 800601e:	bd80      	pop	{r7, pc}
 8006020:	40021000 	.word	0x40021000
 8006024:	08008c98 	.word	0x08008c98

08006028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800602c:	f7ff ffde 	bl	8005fec <HAL_RCC_GetHCLKFreq>
 8006030:	4602      	mov	r2, r0
 8006032:	4b05      	ldr	r3, [pc, #20]	@ (8006048 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	0adb      	lsrs	r3, r3, #11
 8006038:	f003 0307 	and.w	r3, r3, #7
 800603c:	4903      	ldr	r1, [pc, #12]	@ (800604c <HAL_RCC_GetPCLK2Freq+0x24>)
 800603e:	5ccb      	ldrb	r3, [r1, r3]
 8006040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006044:	4618      	mov	r0, r3
 8006046:	bd80      	pop	{r7, pc}
 8006048:	40021000 	.word	0x40021000
 800604c:	08008c98 	.word	0x08008c98

08006050 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006058:	4b0a      	ldr	r3, [pc, #40]	@ (8006084 <RCC_Delay+0x34>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a0a      	ldr	r2, [pc, #40]	@ (8006088 <RCC_Delay+0x38>)
 800605e:	fba2 2303 	umull	r2, r3, r2, r3
 8006062:	0a5b      	lsrs	r3, r3, #9
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	fb02 f303 	mul.w	r3, r2, r3
 800606a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800606c:	bf00      	nop
  }
  while (Delay --);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	1e5a      	subs	r2, r3, #1
 8006072:	60fa      	str	r2, [r7, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1f9      	bne.n	800606c <RCC_Delay+0x1c>
}
 8006078:	bf00      	nop
 800607a:	bf00      	nop
 800607c:	3714      	adds	r7, #20
 800607e:	46bd      	mov	sp, r7
 8006080:	bc80      	pop	{r7}
 8006082:	4770      	bx	lr
 8006084:	2000006c 	.word	0x2000006c
 8006088:	10624dd3 	.word	0x10624dd3

0800608c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b088      	sub	sp, #32
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006094:	2300      	movs	r3, #0
 8006096:	617b      	str	r3, [r7, #20]
 8006098:	2300      	movs	r3, #0
 800609a:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 800609c:	2300      	movs	r3, #0
 800609e:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d07d      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 80060ac:	2300      	movs	r3, #0
 80060ae:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060b0:	4b8b      	ldr	r3, [pc, #556]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80060b2:	69db      	ldr	r3, [r3, #28]
 80060b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d10d      	bne.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060bc:	4b88      	ldr	r3, [pc, #544]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80060be:	69db      	ldr	r3, [r3, #28]
 80060c0:	4a87      	ldr	r2, [pc, #540]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80060c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060c6:	61d3      	str	r3, [r2, #28]
 80060c8:	4b85      	ldr	r3, [pc, #532]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80060ca:	69db      	ldr	r3, [r3, #28]
 80060cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060d0:	60fb      	str	r3, [r7, #12]
 80060d2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80060d4:	2301      	movs	r3, #1
 80060d6:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060d8:	4b82      	ldr	r3, [pc, #520]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d118      	bne.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060e4:	4b7f      	ldr	r3, [pc, #508]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a7e      	ldr	r2, [pc, #504]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80060ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060f0:	f7fd f9b8 	bl	8003464 <HAL_GetTick>
 80060f4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060f6:	e008      	b.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060f8:	f7fd f9b4 	bl	8003464 <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	2b64      	cmp	r3, #100	@ 0x64
 8006104:	d901      	bls.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e0e5      	b.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800610a:	4b76      	ldr	r3, [pc, #472]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006112:	2b00      	cmp	r3, #0
 8006114:	d0f0      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006116:	4b72      	ldr	r3, [pc, #456]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800611e:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d02e      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	429a      	cmp	r2, r3
 8006132:	d027      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006134:	4b6a      	ldr	r3, [pc, #424]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006136:	6a1b      	ldr	r3, [r3, #32]
 8006138:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800613c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800613e:	4b6a      	ldr	r3, [pc, #424]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006140:	2201      	movs	r2, #1
 8006142:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006144:	4b68      	ldr	r3, [pc, #416]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006146:	2200      	movs	r2, #0
 8006148:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800614a:	4a65      	ldr	r2, [pc, #404]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f003 0301 	and.w	r3, r3, #1
 8006156:	2b00      	cmp	r3, #0
 8006158:	d014      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800615a:	f7fd f983 	bl	8003464 <HAL_GetTick>
 800615e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006160:	e00a      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006162:	f7fd f97f 	bl	8003464 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006170:	4293      	cmp	r3, r2
 8006172:	d901      	bls.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8006174:	2303      	movs	r3, #3
 8006176:	e0ae      	b.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006178:	4b59      	ldr	r3, [pc, #356]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b00      	cmp	r3, #0
 8006182:	d0ee      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006184:	4b56      	ldr	r3, [pc, #344]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006186:	6a1b      	ldr	r3, [r3, #32]
 8006188:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	4953      	ldr	r1, [pc, #332]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006192:	4313      	orrs	r3, r2
 8006194:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006196:	7efb      	ldrb	r3, [r7, #27]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d105      	bne.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800619c:	4b50      	ldr	r3, [pc, #320]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	4a4f      	ldr	r2, [pc, #316]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0302 	and.w	r3, r3, #2
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d008      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80061b4:	4b4a      	ldr	r3, [pc, #296]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	4947      	ldr	r1, [pc, #284]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061c2:	4313      	orrs	r3, r2
 80061c4:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 0304 	and.w	r3, r3, #4
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d008      	beq.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80061d2:	4b43      	ldr	r3, [pc, #268]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	4940      	ldr	r1, [pc, #256]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0308 	and.w	r3, r3, #8
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d008      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 80061f0:	4b3b      	ldr	r3, [pc, #236]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f4:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	4938      	ldr	r1, [pc, #224]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8006202:	4b37      	ldr	r3, [pc, #220]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d105      	bne.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x18e>
 800620e:	4b34      	ldr	r3, [pc, #208]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006212:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 800621a:	2301      	movs	r3, #1
 800621c:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d148      	bne.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8006224:	4b2e      	ldr	r3, [pc, #184]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800622c:	2b00      	cmp	r3, #0
 800622e:	d138      	bne.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8006230:	4b2b      	ldr	r3, [pc, #172]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006238:	2b00      	cmp	r3, #0
 800623a:	d009      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 800623c:	4b28      	ldr	r3, [pc, #160]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800623e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006240:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8006248:	429a      	cmp	r2, r3
 800624a:	d001      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e042      	b.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8006250:	4b23      	ldr	r3, [pc, #140]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	4920      	ldr	r1, [pc, #128]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800625e:	4313      	orrs	r3, r2
 8006260:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8006262:	4b1f      	ldr	r3, [pc, #124]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006266:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	695b      	ldr	r3, [r3, #20]
 800626e:	491c      	ldr	r1, [pc, #112]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006270:	4313      	orrs	r3, r2
 8006272:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8006274:	4b1d      	ldr	r3, [pc, #116]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006276:	2201      	movs	r2, #1
 8006278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800627a:	f7fd f8f3 	bl	8003464 <HAL_GetTick>
 800627e:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006280:	e008      	b.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006282:	f7fd f8ef 	bl	8003464 <HAL_GetTick>
 8006286:	4602      	mov	r2, r0
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	2b64      	cmp	r3, #100	@ 0x64
 800628e:	d901      	bls.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e020      	b.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006294:	4b12      	ldr	r3, [pc, #72]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800629c:	2b00      	cmp	r3, #0
 800629e:	d0f0      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80062a0:	e009      	b.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 80062a2:	4b0f      	ldr	r3, [pc, #60]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a6:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d001      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e00f      	b.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0310 	and.w	r3, r3, #16
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d008      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80062c2:	4b07      	ldr	r3, [pc, #28]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	69db      	ldr	r3, [r3, #28]
 80062ce:	4904      	ldr	r1, [pc, #16]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062d0:	4313      	orrs	r3, r2
 80062d2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3720      	adds	r7, #32
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	40021000 	.word	0x40021000
 80062e4:	40007000 	.word	0x40007000
 80062e8:	42420440 	.word	0x42420440
 80062ec:	42420070 	.word	0x42420070

080062f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08a      	sub	sp, #40	@ 0x28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  static const uint8_t aPLLMULFactorTable[14U] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  static const uint8_t aPredivFactorTable[16U] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	61fb      	str	r3, [r7, #28]
 80062fc:	2300      	movs	r3, #0
 80062fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006300:	2300      	movs	r3, #0
 8006302:	61bb      	str	r3, [r7, #24]
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8006304:	2300      	movs	r3, #0
 8006306:	617b      	str	r3, [r7, #20]
 8006308:	2300      	movs	r3, #0
 800630a:	613b      	str	r3, [r7, #16]
 800630c:	2300      	movs	r3, #0
 800630e:	60fb      	str	r3, [r7, #12]
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006310:	2300      	movs	r3, #0
 8006312:	60bb      	str	r3, [r7, #8]
 8006314:	2300      	movs	r3, #0
 8006316:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	3b01      	subs	r3, #1
 800631c:	2b0f      	cmp	r3, #15
 800631e:	f200 811d 	bhi.w	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8006322:	a201      	add	r2, pc, #4	@ (adr r2, 8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x38>)
 8006324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006328:	080064dd 	.word	0x080064dd
 800632c:	08006541 	.word	0x08006541
 8006330:	0800655d 	.word	0x0800655d
 8006334:	0800643b 	.word	0x0800643b
 8006338:	0800655d 	.word	0x0800655d
 800633c:	0800655d 	.word	0x0800655d
 8006340:	0800655d 	.word	0x0800655d
 8006344:	0800648d 	.word	0x0800648d
 8006348:	0800655d 	.word	0x0800655d
 800634c:	0800655d 	.word	0x0800655d
 8006350:	0800655d 	.word	0x0800655d
 8006354:	0800655d 	.word	0x0800655d
 8006358:	0800655d 	.word	0x0800655d
 800635c:	0800655d 	.word	0x0800655d
 8006360:	0800655d 	.word	0x0800655d
 8006364:	08006369 	.word	0x08006369
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8006368:	4b83      	ldr	r3, [pc, #524]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	60bb      	str	r3, [r7, #8]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800636e:	4b82      	ldr	r3, [pc, #520]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 80f2 	beq.w	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	0c9b      	lsrs	r3, r3, #18
 8006380:	f003 030f 	and.w	r3, r3, #15
 8006384:	4a7d      	ldr	r2, [pc, #500]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8006386:	5cd3      	ldrb	r3, [r2, r3]
 8006388:	61bb      	str	r3, [r7, #24]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d03b      	beq.n	800640c <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8006394:	4b78      	ldr	r3, [pc, #480]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006398:	f003 030f 	and.w	r3, r3, #15
 800639c:	4a78      	ldr	r2, [pc, #480]	@ (8006580 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800639e:	5cd3      	ldrb	r3, [r2, r3]
 80063a0:	61fb      	str	r3, [r7, #28]
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80063a2:	4b75      	ldr	r3, [pc, #468]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80063a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d01c      	beq.n	80063e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80063ae:	4b72      	ldr	r3, [pc, #456]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80063b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b2:	091b      	lsrs	r3, r3, #4
 80063b4:	f003 030f 	and.w	r3, r3, #15
 80063b8:	3301      	adds	r3, #1
 80063ba:	60fb      	str	r3, [r7, #12]
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80063bc:	4b6e      	ldr	r3, [pc, #440]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80063be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c0:	0a1b      	lsrs	r3, r3, #8
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	3302      	adds	r3, #2
 80063c8:	617b      	str	r3, [r7, #20]
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 80063ca:	4a6e      	ldr	r2, [pc, #440]	@ (8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80063d2:	697a      	ldr	r2, [r7, #20]
 80063d4:	fb03 f202 	mul.w	r2, r3, r2
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	fbb2 f2f3 	udiv	r2, r2, r3
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	fb02 f303 	mul.w	r3, r2, r3
 80063e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80063e6:	e007      	b.n	80063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80063e8:	4a66      	ldr	r2, [pc, #408]	@ (8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	fb02 f303 	mul.w	r3, r2, r3
 80063f6:	627b      	str	r3, [r7, #36]	@ 0x24
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80063f8:	4b60      	ldr	r3, [pc, #384]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80063fa:	7b5b      	ldrb	r3, [r3, #13]
 80063fc:	461a      	mov	r2, r3
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	4293      	cmp	r3, r2
 8006402:	d108      	bne.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
          {
            pllclk = pllclk / 2;
 8006404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006406:	085b      	lsrs	r3, r3, #1
 8006408:	627b      	str	r3, [r7, #36]	@ 0x24
 800640a:	e004      	b.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	4a5e      	ldr	r2, [pc, #376]	@ (8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006410:	fb02 f303 	mul.w	r3, r2, r3
 8006414:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 8006416:	4b58      	ldr	r3, [pc, #352]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800641e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006422:	d102      	bne.n	800642a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 8006424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006426:	623b      	str	r3, [r7, #32]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006428:	e09a      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
          frequency = (2 * pllclk) / 3;
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	005b      	lsls	r3, r3, #1
 800642e:	4a57      	ldr	r2, [pc, #348]	@ (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006430:	fba2 2303 	umull	r2, r3, r2, r3
 8006434:	085b      	lsrs	r3, r3, #1
 8006436:	623b      	str	r3, [r7, #32]
      break;
 8006438:	e092      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 800643a:	4b4f      	ldr	r3, [pc, #316]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800643c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800643e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d103      	bne.n	800644e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 8006446:	f7ff fd15 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 800644a:	6238      	str	r0, [r7, #32]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800644c:	e08a      	b.n	8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 800644e:	4b4a      	ldr	r3, [pc, #296]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006456:	2b00      	cmp	r3, #0
 8006458:	f000 8084 	beq.w	8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800645c:	4b46      	ldr	r3, [pc, #280]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800645e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006460:	091b      	lsrs	r3, r3, #4
 8006462:	f003 030f 	and.w	r3, r3, #15
 8006466:	3301      	adds	r3, #1
 8006468:	60fb      	str	r3, [r7, #12]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 800646a:	4b43      	ldr	r3, [pc, #268]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800646c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646e:	0b1b      	lsrs	r3, r3, #12
 8006470:	f003 030f 	and.w	r3, r3, #15
 8006474:	3302      	adds	r3, #2
 8006476:	613b      	str	r3, [r7, #16]
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8006478:	4a42      	ldr	r2, [pc, #264]	@ (8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	fb02 f303 	mul.w	r3, r2, r3
 8006486:	005b      	lsls	r3, r3, #1
 8006488:	623b      	str	r3, [r7, #32]
      break;
 800648a:	e06b      	b.n	8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 800648c:	4b3a      	ldr	r3, [pc, #232]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800648e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006490:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006494:	2b00      	cmp	r3, #0
 8006496:	d103      	bne.n	80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 8006498:	f7ff fcec 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 800649c:	6238      	str	r0, [r7, #32]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800649e:	e063      	b.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80064a0:	4b35      	ldr	r3, [pc, #212]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d05d      	beq.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80064ac:	4b32      	ldr	r3, [pc, #200]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	091b      	lsrs	r3, r3, #4
 80064b2:	f003 030f 	and.w	r3, r3, #15
 80064b6:	3301      	adds	r3, #1
 80064b8:	60fb      	str	r3, [r7, #12]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80064ba:	4b2f      	ldr	r3, [pc, #188]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80064bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064be:	0b1b      	lsrs	r3, r3, #12
 80064c0:	f003 030f 	and.w	r3, r3, #15
 80064c4:	3302      	adds	r3, #2
 80064c6:	613b      	str	r3, [r7, #16]
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80064c8:	4a2e      	ldr	r2, [pc, #184]	@ (8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	fb02 f303 	mul.w	r3, r2, r3
 80064d6:	005b      	lsls	r3, r3, #1
 80064d8:	623b      	str	r3, [r7, #32]
      break;
 80064da:	e045      	b.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80064dc:	4b26      	ldr	r3, [pc, #152]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80064de:	6a1b      	ldr	r3, [r3, #32]
 80064e0:	60bb      	str	r3, [r7, #8]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ec:	d108      	bne.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	f003 0302 	and.w	r3, r3, #2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d003      	beq.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
      {
        frequency = LSE_VALUE;
 80064f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064fc:	623b      	str	r3, [r7, #32]
 80064fe:	e01e      	b.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006506:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800650a:	d109      	bne.n	8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 800650c:	4b1a      	ldr	r3, [pc, #104]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800650e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006510:	f003 0302 	and.w	r3, r3, #2
 8006514:	2b00      	cmp	r3, #0
 8006516:	d003      	beq.n	8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
      {
        frequency = LSI_VALUE;
 8006518:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800651c:	623b      	str	r3, [r7, #32]
 800651e:	e00e      	b.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006526:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800652a:	d11f      	bne.n	800656c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800652c:	4b12      	ldr	r3, [pc, #72]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006534:	2b00      	cmp	r3, #0
 8006536:	d019      	beq.n	800656c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
      {
        frequency = HSE_VALUE / 128U;
 8006538:	4b15      	ldr	r3, [pc, #84]	@ (8006590 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800653a:	623b      	str	r3, [r7, #32]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800653c:	e016      	b.n	800656c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800653e:	e015      	b.n	800656c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006540:	f7ff fd72 	bl	8006028 <HAL_RCC_GetPCLK2Freq>
 8006544:	4602      	mov	r2, r0
 8006546:	4b0c      	ldr	r3, [pc, #48]	@ (8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	0b9b      	lsrs	r3, r3, #14
 800654c:	f003 0303 	and.w	r3, r3, #3
 8006550:	3301      	adds	r3, #1
 8006552:	005b      	lsls	r3, r3, #1
 8006554:	fbb2 f3f3 	udiv	r3, r2, r3
 8006558:	623b      	str	r3, [r7, #32]
      break;
 800655a:	e008      	b.n	800656e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
    }
    default:
    {
      break;
 800655c:	bf00      	nop
 800655e:	e006      	b.n	800656e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8006560:	bf00      	nop
 8006562:	e004      	b.n	800656e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8006564:	bf00      	nop
 8006566:	e002      	b.n	800656e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8006568:	bf00      	nop
 800656a:	e000      	b.n	800656e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 800656c:	bf00      	nop
    }
  }
  return (frequency);
 800656e:	6a3b      	ldr	r3, [r7, #32]
}
 8006570:	4618      	mov	r0, r3
 8006572:	3728      	adds	r7, #40	@ 0x28
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	40021000 	.word	0x40021000
 800657c:	08008cc0 	.word	0x08008cc0
 8006580:	08008cd0 	.word	0x08008cd0
 8006584:	017d7840 	.word	0x017d7840
 8006588:	003d0900 	.word	0x003d0900
 800658c:	aaaaaaab 	.word	0xaaaaaaab
 8006590:	0002faf0 	.word	0x0002faf0

08006594 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d101      	bne.n	80065a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e076      	b.n	8006694 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d108      	bne.n	80065c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065b6:	d009      	beq.n	80065cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	61da      	str	r2, [r3, #28]
 80065be:	e005      	b.n	80065cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d106      	bne.n	80065ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7fc fbea 	bl	8002dc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006602:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006614:	431a      	orrs	r2, r3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800661e:	431a      	orrs	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	f003 0302 	and.w	r3, r3, #2
 8006628:	431a      	orrs	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	431a      	orrs	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800663c:	431a      	orrs	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006646:	431a      	orrs	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006650:	ea42 0103 	orr.w	r1, r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006658:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	0c1a      	lsrs	r2, r3, #16
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f002 0204 	and.w	r2, r2, #4
 8006672:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	69da      	ldr	r2, [r3, #28]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006682:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3708      	adds	r7, #8
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b088      	sub	sp, #32
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	603b      	str	r3, [r7, #0]
 80066a8:	4613      	mov	r3, r2
 80066aa:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066ac:	f7fc feda 	bl	8003464 <HAL_GetTick>
 80066b0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80066b2:	88fb      	ldrh	r3, [r7, #6]
 80066b4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d001      	beq.n	80066c6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80066c2:	2302      	movs	r3, #2
 80066c4:	e12a      	b.n	800691c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d002      	beq.n	80066d2 <HAL_SPI_Transmit+0x36>
 80066cc:	88fb      	ldrh	r3, [r7, #6]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e122      	b.n	800691c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d101      	bne.n	80066e4 <HAL_SPI_Transmit+0x48>
 80066e0:	2302      	movs	r3, #2
 80066e2:	e11b      	b.n	800691c <HAL_SPI_Transmit+0x280>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2203      	movs	r2, #3
 80066f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	68ba      	ldr	r2, [r7, #8]
 80066fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	88fa      	ldrh	r2, [r7, #6]
 8006704:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	88fa      	ldrh	r2, [r7, #6]
 800670a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006732:	d10f      	bne.n	8006754 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006742:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006752:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675e:	2b40      	cmp	r3, #64	@ 0x40
 8006760:	d007      	beq.n	8006772 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006770:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800677a:	d152      	bne.n	8006822 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <HAL_SPI_Transmit+0xee>
 8006784:	8b7b      	ldrh	r3, [r7, #26]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d145      	bne.n	8006816 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678e:	881a      	ldrh	r2, [r3, #0]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679a:	1c9a      	adds	r2, r3, #2
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	3b01      	subs	r3, #1
 80067a8:	b29a      	uxth	r2, r3
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80067ae:	e032      	b.n	8006816 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d112      	bne.n	80067e4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c2:	881a      	ldrh	r2, [r3, #0]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ce:	1c9a      	adds	r2, r3, #2
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067d8:	b29b      	uxth	r3, r3
 80067da:	3b01      	subs	r3, #1
 80067dc:	b29a      	uxth	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80067e2:	e018      	b.n	8006816 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067e4:	f7fc fe3e 	bl	8003464 <HAL_GetTick>
 80067e8:	4602      	mov	r2, r0
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d803      	bhi.n	80067fc <HAL_SPI_Transmit+0x160>
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fa:	d102      	bne.n	8006802 <HAL_SPI_Transmit+0x166>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d109      	bne.n	8006816 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2201      	movs	r2, #1
 8006806:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2200      	movs	r2, #0
 800680e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e082      	b.n	800691c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800681a:	b29b      	uxth	r3, r3
 800681c:	2b00      	cmp	r3, #0
 800681e:	d1c7      	bne.n	80067b0 <HAL_SPI_Transmit+0x114>
 8006820:	e053      	b.n	80068ca <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d002      	beq.n	8006830 <HAL_SPI_Transmit+0x194>
 800682a:	8b7b      	ldrh	r3, [r7, #26]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d147      	bne.n	80068c0 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	330c      	adds	r3, #12
 800683a:	7812      	ldrb	r2, [r2, #0]
 800683c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800684c:	b29b      	uxth	r3, r3
 800684e:	3b01      	subs	r3, #1
 8006850:	b29a      	uxth	r2, r3
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006856:	e033      	b.n	80068c0 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 0302 	and.w	r3, r3, #2
 8006862:	2b02      	cmp	r3, #2
 8006864:	d113      	bne.n	800688e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	330c      	adds	r3, #12
 8006870:	7812      	ldrb	r2, [r2, #0]
 8006872:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006878:	1c5a      	adds	r2, r3, #1
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006882:	b29b      	uxth	r3, r3
 8006884:	3b01      	subs	r3, #1
 8006886:	b29a      	uxth	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800688c:	e018      	b.n	80068c0 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800688e:	f7fc fde9 	bl	8003464 <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	429a      	cmp	r2, r3
 800689c:	d803      	bhi.n	80068a6 <HAL_SPI_Transmit+0x20a>
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a4:	d102      	bne.n	80068ac <HAL_SPI_Transmit+0x210>
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d109      	bne.n	80068c0 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80068bc:	2303      	movs	r3, #3
 80068be:	e02d      	b.n	800691c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d1c6      	bne.n	8006858 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068ca:	69fa      	ldr	r2, [r7, #28]
 80068cc:	6839      	ldr	r1, [r7, #0]
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f000 fddc 	bl	800748c <SPI_EndRxTxTransaction>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2220      	movs	r2, #32
 80068de:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d10a      	bne.n	80068fe <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068e8:	2300      	movs	r3, #0
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	617b      	str	r3, [r7, #20]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006912:	2b00      	cmp	r3, #0
 8006914:	d001      	beq.n	800691a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e000      	b.n	800691c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800691a:	2300      	movs	r3, #0
  }
}
 800691c:	4618      	mov	r0, r3
 800691e:	3720      	adds	r7, #32
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	4613      	mov	r3, r2
 8006930:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b01      	cmp	r3, #1
 800693c:	d001      	beq.n	8006942 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800693e:	2302      	movs	r3, #2
 8006940:	e097      	b.n	8006a72 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d002      	beq.n	800694e <HAL_SPI_Transmit_DMA+0x2a>
 8006948:	88fb      	ldrh	r3, [r7, #6]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e08f      	b.n	8006a72 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006958:	2b01      	cmp	r3, #1
 800695a:	d101      	bne.n	8006960 <HAL_SPI_Transmit_DMA+0x3c>
 800695c:	2302      	movs	r3, #2
 800695e:	e088      	b.n	8006a72 <HAL_SPI_Transmit_DMA+0x14e>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2203      	movs	r2, #3
 800696c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2200      	movs	r2, #0
 8006974:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	68ba      	ldr	r2, [r7, #8]
 800697a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	88fa      	ldrh	r2, [r7, #6]
 8006980:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	88fa      	ldrh	r2, [r7, #6]
 8006986:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2200      	movs	r2, #0
 800698c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069ae:	d10f      	bne.n	80069d0 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069d4:	4a29      	ldr	r2, [pc, #164]	@ (8006a7c <HAL_SPI_Transmit_DMA+0x158>)
 80069d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069dc:	4a28      	ldr	r2, [pc, #160]	@ (8006a80 <HAL_SPI_Transmit_DMA+0x15c>)
 80069de:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069e4:	4a27      	ldr	r2, [pc, #156]	@ (8006a84 <HAL_SPI_Transmit_DMA+0x160>)
 80069e6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069ec:	2200      	movs	r2, #0
 80069ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069f8:	4619      	mov	r1, r3
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	330c      	adds	r3, #12
 8006a00:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a06:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006a08:	f7fe f870 	bl	8004aec <HAL_DMA_Start_IT>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00b      	beq.n	8006a2a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a16:	f043 0210 	orr.w	r2, r3, #16
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e023      	b.n	8006a72 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a34:	2b40      	cmp	r3, #64	@ 0x40
 8006a36:	d007      	beq.n	8006a48 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a46:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f042 0220 	orr.w	r2, r2, #32
 8006a5e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	685a      	ldr	r2, [r3, #4]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f042 0202 	orr.w	r2, r2, #2
 8006a6e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	0800721d 	.word	0x0800721d
 8006a80:	08007043 	.word	0x08007043
 8006a84:	08007271 	.word	0x08007271

08006a88 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	4613      	mov	r3, r2
 8006a94:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d001      	beq.n	8006aa6 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8006aa2:	2302      	movs	r3, #2
 8006aa4:	e0a9      	b.n	8006bfa <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d110      	bne.n	8006ad0 <HAL_SPI_Receive_DMA+0x48>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ab6:	d10b      	bne.n	8006ad0 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2204      	movs	r2, #4
 8006abc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8006ac0:	88fb      	ldrh	r3, [r7, #6]
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	68b9      	ldr	r1, [r7, #8]
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 f8a2 	bl	8006c10 <HAL_SPI_TransmitReceive_DMA>
 8006acc:	4603      	mov	r3, r0
 8006ace:	e094      	b.n	8006bfa <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d002      	beq.n	8006adc <HAL_SPI_Receive_DMA+0x54>
 8006ad6:	88fb      	ldrh	r3, [r7, #6]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d101      	bne.n	8006ae0 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e08c      	b.n	8006bfa <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d101      	bne.n	8006aee <HAL_SPI_Receive_DMA+0x66>
 8006aea:	2302      	movs	r3, #2
 8006aec:	e085      	b.n	8006bfa <HAL_SPI_Receive_DMA+0x172>
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2204      	movs	r2, #4
 8006afa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2200      	movs	r2, #0
 8006b02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	88fa      	ldrh	r2, [r7, #6]
 8006b0e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	88fa      	ldrh	r2, [r7, #6]
 8006b14:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b36:	d10f      	bne.n	8006b58 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b5c:	4a29      	ldr	r2, [pc, #164]	@ (8006c04 <HAL_SPI_Receive_DMA+0x17c>)
 8006b5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b64:	4a28      	ldr	r2, [pc, #160]	@ (8006c08 <HAL_SPI_Receive_DMA+0x180>)
 8006b66:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b6c:	4a27      	ldr	r2, [pc, #156]	@ (8006c0c <HAL_SPI_Receive_DMA+0x184>)
 8006b6e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b74:	2200      	movs	r2, #0
 8006b76:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	330c      	adds	r3, #12
 8006b82:	4619      	mov	r1, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b88:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b8e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006b90:	f7fd ffac 	bl	8004aec <HAL_DMA_Start_IT>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00b      	beq.n	8006bb2 <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b9e:	f043 0210 	orr.w	r2, r3, #16
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e023      	b.n	8006bfa <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bbc:	2b40      	cmp	r3, #64	@ 0x40
 8006bbe:	d007      	beq.n	8006bd0 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bce:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	685a      	ldr	r2, [r3, #4]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f042 0220 	orr.w	r2, r2, #32
 8006be6:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685a      	ldr	r2, [r3, #4]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f042 0201 	orr.w	r2, r2, #1
 8006bf6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006bf8:	2300      	movs	r3, #0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3710      	adds	r7, #16
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	08007239 	.word	0x08007239
 8006c08:	080070e9 	.word	0x080070e9
 8006c0c:	08007271 	.word	0x08007271

08006c10 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c24:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006c2c:	7dfb      	ldrb	r3, [r7, #23]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d00c      	beq.n	8006c4c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c38:	d106      	bne.n	8006c48 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d102      	bne.n	8006c48 <HAL_SPI_TransmitReceive_DMA+0x38>
 8006c42:	7dfb      	ldrb	r3, [r7, #23]
 8006c44:	2b04      	cmp	r3, #4
 8006c46:	d001      	beq.n	8006c4c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006c48:	2302      	movs	r3, #2
 8006c4a:	e0cf      	b.n	8006dec <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d005      	beq.n	8006c5e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d002      	beq.n	8006c5e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006c58:	887b      	ldrh	r3, [r7, #2]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d101      	bne.n	8006c62 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e0c4      	b.n	8006dec <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d101      	bne.n	8006c70 <HAL_SPI_TransmitReceive_DMA+0x60>
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	e0bd      	b.n	8006dec <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b04      	cmp	r3, #4
 8006c82:	d003      	beq.n	8006c8c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2205      	movs	r2, #5
 8006c88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	887a      	ldrh	r2, [r7, #2]
 8006c9c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	887a      	ldrh	r2, [r7, #2]
 8006ca2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	887a      	ldrh	r2, [r7, #2]
 8006cae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	887a      	ldrh	r2, [r7, #2]
 8006cb4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b04      	cmp	r3, #4
 8006ccc:	d108      	bne.n	8006ce0 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cd2:	4a48      	ldr	r2, [pc, #288]	@ (8006df4 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8006cd4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cda:	4a47      	ldr	r2, [pc, #284]	@ (8006df8 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8006cdc:	629a      	str	r2, [r3, #40]	@ 0x28
 8006cde:	e007      	b.n	8006cf0 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ce4:	4a45      	ldr	r2, [pc, #276]	@ (8006dfc <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8006ce6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cec:	4a44      	ldr	r2, [pc, #272]	@ (8006e00 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8006cee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cf4:	4a43      	ldr	r2, [pc, #268]	@ (8006e04 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006cf6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	330c      	adds	r3, #12
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d10:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d16:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006d18:	f7fd fee8 	bl	8004aec <HAL_DMA_Start_IT>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d00b      	beq.n	8006d3a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d26:	f043 0210 	orr.w	r2, r3, #16
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2200      	movs	r2, #0
 8006d32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e058      	b.n	8006dec <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	685a      	ldr	r2, [r3, #4]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f042 0201 	orr.w	r2, r2, #1
 8006d48:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d4e:	2200      	movs	r2, #0
 8006d50:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d56:	2200      	movs	r2, #0
 8006d58:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d5e:	2200      	movs	r2, #0
 8006d60:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d66:	2200      	movs	r2, #0
 8006d68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d72:	4619      	mov	r1, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	330c      	adds	r3, #12
 8006d7a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d80:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d82:	f7fd feb3 	bl	8004aec <HAL_DMA_Start_IT>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00b      	beq.n	8006da4 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d90:	f043 0210 	orr.w	r2, r3, #16
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e023      	b.n	8006dec <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dae:	2b40      	cmp	r3, #64	@ 0x40
 8006db0:	d007      	beq.n	8006dc2 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dc0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	685a      	ldr	r2, [r3, #4]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f042 0220 	orr.w	r2, r2, #32
 8006dd8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f042 0202 	orr.w	r2, r2, #2
 8006de8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006dea:	2300      	movs	r3, #0
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3718      	adds	r7, #24
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	08007239 	.word	0x08007239
 8006df8:	080070e9 	.word	0x080070e9
 8006dfc:	08007255 	.word	0x08007255
 8006e00:	0800718f 	.word	0x0800718f
 8006e04:	08007271 	.word	0x08007271

08006e08 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d10e      	bne.n	8006e48 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d009      	beq.n	8006e48 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d004      	beq.n	8006e48 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	4798      	blx	r3
    return;
 8006e46:	e0b7      	b.n	8006fb8 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d009      	beq.n	8006e66 <HAL_SPI_IRQHandler+0x5e>
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d004      	beq.n	8006e66 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	4798      	blx	r3
    return;
 8006e64:	e0a8      	b.n	8006fb8 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d105      	bne.n	8006e7c <HAL_SPI_IRQHandler+0x74>
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 809e 	beq.w	8006fb8 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	f003 0320 	and.w	r3, r3, #32
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	f000 8098 	beq.w	8006fb8 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d023      	beq.n	8006eda <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	2b03      	cmp	r3, #3
 8006e9c:	d011      	beq.n	8006ec2 <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ea2:	f043 0204 	orr.w	r2, r3, #4
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006eaa:	2300      	movs	r3, #0
 8006eac:	617b      	str	r3, [r7, #20]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	617b      	str	r3, [r7, #20]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	617b      	str	r3, [r7, #20]
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	e00b      	b.n	8006eda <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	613b      	str	r3, [r7, #16]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	613b      	str	r3, [r7, #16]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	613b      	str	r3, [r7, #16]
 8006ed6:	693b      	ldr	r3, [r7, #16]
        return;
 8006ed8:	e06e      	b.n	8006fb8 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	f003 0320 	and.w	r3, r3, #32
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d014      	beq.n	8006f0e <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ee8:	f043 0201 	orr.w	r2, r3, #1
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60fb      	str	r3, [r7, #12]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	60fb      	str	r3, [r7, #12]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f0a:	601a      	str	r2, [r3, #0]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d04f      	beq.n	8006fb6 <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006f24:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006f2e:	69fb      	ldr	r3, [r7, #28]
 8006f30:	f003 0302 	and.w	r3, r3, #2
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d104      	bne.n	8006f42 <HAL_SPI_IRQHandler+0x13a>
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	f003 0301 	and.w	r3, r3, #1
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d034      	beq.n	8006fac <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	685a      	ldr	r2, [r3, #4]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f022 0203 	bic.w	r2, r2, #3
 8006f50:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d011      	beq.n	8006f7e <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f5e:	4a18      	ldr	r2, [pc, #96]	@ (8006fc0 <HAL_SPI_IRQHandler+0x1b8>)
 8006f60:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f66:	4618      	mov	r0, r3
 8006f68:	f7fd fe5c 	bl	8004c24 <HAL_DMA_Abort_IT>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d005      	beq.n	8006f7e <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d016      	beq.n	8006fb4 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8006fc0 <HAL_SPI_IRQHandler+0x1b8>)
 8006f8c:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f92:	4618      	mov	r0, r3
 8006f94:	f7fd fe46 	bl	8004c24 <HAL_DMA_Abort_IT>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00a      	beq.n	8006fb4 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fa2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006faa:	e003      	b.n	8006fb4 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f83f 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006fb2:	e000      	b.n	8006fb6 <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8006fb4:	bf00      	nop
    return;
 8006fb6:	bf00      	nop
  }
}
 8006fb8:	3720      	adds	r7, #32
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	080072b1 	.word	0x080072b1

08006fc4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bc80      	pop	{r7}
 8006fd4:	4770      	bx	lr

08006fd6 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b083      	sub	sp, #12
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006fde:	bf00      	nop
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bc80      	pop	{r7}
 8006fe6:	4770      	bx	lr

08006fe8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006ff0:	bf00      	nop
 8006ff2:	370c      	adds	r7, #12
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bc80      	pop	{r7}
 8006ff8:	4770      	bx	lr

08006ffa <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007002:	bf00      	nop
 8007004:	370c      	adds	r7, #12
 8007006:	46bd      	mov	sp, r7
 8007008:	bc80      	pop	{r7}
 800700a:	4770      	bx	lr

0800700c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	bc80      	pop	{r7}
 800701c:	4770      	bx	lr

0800701e <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800701e:	b480      	push	{r7}
 8007020:	b083      	sub	sp, #12
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007026:	bf00      	nop
 8007028:	370c      	adds	r7, #12
 800702a:	46bd      	mov	sp, r7
 800702c:	bc80      	pop	{r7}
 800702e:	4770      	bx	lr

08007030 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	bc80      	pop	{r7}
 8007040:	4770      	bx	lr

08007042 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007042:	b580      	push	{r7, lr}
 8007044:	b086      	sub	sp, #24
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800704e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007050:	f7fc fa08 	bl	8003464 <HAL_GetTick>
 8007054:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 0320 	and.w	r3, r3, #32
 8007060:	2b20      	cmp	r3, #32
 8007062:	d03b      	beq.n	80070dc <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	685a      	ldr	r2, [r3, #4]
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f022 0220 	bic.w	r2, r2, #32
 8007072:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0202 	bic.w	r2, r2, #2
 8007082:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007084:	693a      	ldr	r2, [r7, #16]
 8007086:	2164      	movs	r1, #100	@ 0x64
 8007088:	6978      	ldr	r0, [r7, #20]
 800708a:	f000 f9ff 	bl	800748c <SPI_EndRxTxTransaction>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d005      	beq.n	80070a0 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007098:	f043 0220 	orr.w	r2, r3, #32
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d10a      	bne.n	80070be <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070a8:	2300      	movs	r3, #0
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	60fb      	str	r3, [r7, #12]
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	60fb      	str	r3, [r7, #12]
 80070bc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	2200      	movs	r2, #0
 80070c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d003      	beq.n	80070dc <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80070d4:	6978      	ldr	r0, [r7, #20]
 80070d6:	f7ff ffab 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80070da:	e002      	b.n	80070e2 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80070dc:	6978      	ldr	r0, [r7, #20]
 80070de:	f7ff ff71 	bl	8006fc4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80070e2:	3718      	adds	r7, #24
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070f6:	f7fc f9b5 	bl	8003464 <HAL_GetTick>
 80070fa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 0320 	and.w	r3, r3, #32
 8007106:	2b20      	cmp	r3, #32
 8007108:	d03b      	beq.n	8007182 <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	685a      	ldr	r2, [r3, #4]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f022 0220 	bic.w	r2, r2, #32
 8007118:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d10d      	bne.n	800713e <SPI_DMAReceiveCplt+0x56>
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800712a:	d108      	bne.n	800713e <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	685a      	ldr	r2, [r3, #4]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f022 0203 	bic.w	r2, r2, #3
 800713a:	605a      	str	r2, [r3, #4]
 800713c:	e007      	b.n	800714e <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	685a      	ldr	r2, [r3, #4]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f022 0201 	bic.w	r2, r2, #1
 800714c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	2164      	movs	r1, #100	@ 0x64
 8007152:	68f8      	ldr	r0, [r7, #12]
 8007154:	f000 f948 	bl	80073e8 <SPI_EndRxTransaction>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d002      	beq.n	8007164 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2220      	movs	r2, #32
 8007162:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2201      	movs	r2, #1
 800716e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f7ff ff58 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007180:	e002      	b.n	8007188 <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f7ff ff27 	bl	8006fd6 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007188:	3710      	adds	r7, #16
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}

0800718e <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800718e:	b580      	push	{r7, lr}
 8007190:	b084      	sub	sp, #16
 8007192:	af00      	add	r7, sp, #0
 8007194:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719a:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800719c:	f7fc f962 	bl	8003464 <HAL_GetTick>
 80071a0:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0320 	and.w	r3, r3, #32
 80071ac:	2b20      	cmp	r3, #32
 80071ae:	d02f      	beq.n	8007210 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	685a      	ldr	r2, [r3, #4]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f022 0220 	bic.w	r2, r2, #32
 80071be:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	2164      	movs	r1, #100	@ 0x64
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f000 f961 	bl	800748c <SPI_EndRxTxTransaction>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d005      	beq.n	80071dc <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071d4:	f043 0220 	orr.w	r2, r3, #32
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f022 0203 	bic.w	r2, r2, #3
 80071ea:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007204:	2b00      	cmp	r3, #0
 8007206:	d003      	beq.n	8007210 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f7ff ff11 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800720e:	e002      	b.n	8007216 <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8007210:	68f8      	ldr	r0, [r7, #12]
 8007212:	f7ff fee9 	bl	8006fe8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007216:	3710      	adds	r7, #16
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007228:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f7ff fee5 	bl	8006ffa <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007230:	bf00      	nop
 8007232:	3710      	adds	r7, #16
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007244:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007246:	68f8      	ldr	r0, [r7, #12]
 8007248:	f7ff fee0 	bl	800700c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800724c:	bf00      	nop
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007260:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f7ff fedb 	bl	800701e <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007268:	bf00      	nop
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800727c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	685a      	ldr	r2, [r3, #4]
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f022 0203 	bic.w	r2, r2, #3
 800728c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007292:	f043 0210 	orr.w	r2, r3, #16
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2201      	movs	r2, #1
 800729e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80072a2:	68f8      	ldr	r0, [r7, #12]
 80072a4:	f7ff fec4 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80072a8:	bf00      	nop
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2200      	movs	r2, #0
 80072c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2200      	movs	r2, #0
 80072c8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80072ca:	68f8      	ldr	r0, [r7, #12]
 80072cc:	f7ff feb0 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80072d0:	bf00      	nop
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b088      	sub	sp, #32
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	603b      	str	r3, [r7, #0]
 80072e4:	4613      	mov	r3, r2
 80072e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80072e8:	f7fc f8bc 	bl	8003464 <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f0:	1a9b      	subs	r3, r3, r2
 80072f2:	683a      	ldr	r2, [r7, #0]
 80072f4:	4413      	add	r3, r2
 80072f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80072f8:	f7fc f8b4 	bl	8003464 <HAL_GetTick>
 80072fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80072fe:	4b39      	ldr	r3, [pc, #228]	@ (80073e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	015b      	lsls	r3, r3, #5
 8007304:	0d1b      	lsrs	r3, r3, #20
 8007306:	69fa      	ldr	r2, [r7, #28]
 8007308:	fb02 f303 	mul.w	r3, r2, r3
 800730c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800730e:	e054      	b.n	80073ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007316:	d050      	beq.n	80073ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007318:	f7fc f8a4 	bl	8003464 <HAL_GetTick>
 800731c:	4602      	mov	r2, r0
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	69fa      	ldr	r2, [r7, #28]
 8007324:	429a      	cmp	r2, r3
 8007326:	d902      	bls.n	800732e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d13d      	bne.n	80073aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	685a      	ldr	r2, [r3, #4]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800733c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007346:	d111      	bne.n	800736c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007350:	d004      	beq.n	800735c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800735a:	d107      	bne.n	800736c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800736a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007370:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007374:	d10f      	bne.n	8007396 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007384:	601a      	str	r2, [r3, #0]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007394:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80073a6:	2303      	movs	r3, #3
 80073a8:	e017      	b.n	80073da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d101      	bne.n	80073b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80073b0:	2300      	movs	r3, #0
 80073b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	3b01      	subs	r3, #1
 80073b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689a      	ldr	r2, [r3, #8]
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	4013      	ands	r3, r2
 80073c4:	68ba      	ldr	r2, [r7, #8]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	bf0c      	ite	eq
 80073ca:	2301      	moveq	r3, #1
 80073cc:	2300      	movne	r3, #0
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	461a      	mov	r2, r3
 80073d2:	79fb      	ldrb	r3, [r7, #7]
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d19b      	bne.n	8007310 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3720      	adds	r7, #32
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	2000006c 	.word	0x2000006c

080073e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b086      	sub	sp, #24
 80073ec:	af02      	add	r7, sp, #8
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073fc:	d111      	bne.n	8007422 <SPI_EndRxTransaction+0x3a>
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007406:	d004      	beq.n	8007412 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007410:	d107      	bne.n	8007422 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007420:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800742a:	d117      	bne.n	800745c <SPI_EndRxTransaction+0x74>
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007434:	d112      	bne.n	800745c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	9300      	str	r3, [sp, #0]
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	2200      	movs	r2, #0
 800743e:	2101      	movs	r1, #1
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f7ff ff49 	bl	80072d8 <SPI_WaitFlagStateUntilTimeout>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d01a      	beq.n	8007482 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007450:	f043 0220 	orr.w	r2, r3, #32
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007458:	2303      	movs	r3, #3
 800745a:	e013      	b.n	8007484 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	9300      	str	r3, [sp, #0]
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2200      	movs	r2, #0
 8007464:	2180      	movs	r1, #128	@ 0x80
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f7ff ff36 	bl	80072d8 <SPI_WaitFlagStateUntilTimeout>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d007      	beq.n	8007482 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007476:	f043 0220 	orr.w	r2, r3, #32
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e000      	b.n	8007484 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b086      	sub	sp, #24
 8007490:	af02      	add	r7, sp, #8
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2201      	movs	r2, #1
 80074a0:	2102      	movs	r1, #2
 80074a2:	68f8      	ldr	r0, [r7, #12]
 80074a4:	f7ff ff18 	bl	80072d8 <SPI_WaitFlagStateUntilTimeout>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d007      	beq.n	80074be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074b2:	f043 0220 	orr.w	r2, r3, #32
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e013      	b.n	80074e6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	2200      	movs	r2, #0
 80074c6:	2180      	movs	r1, #128	@ 0x80
 80074c8:	68f8      	ldr	r0, [r7, #12]
 80074ca:	f7ff ff05 	bl	80072d8 <SPI_WaitFlagStateUntilTimeout>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d007      	beq.n	80074e4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074d8:	f043 0220 	orr.w	r2, r3, #32
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e000      	b.n	80074e6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b082      	sub	sp, #8
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d101      	bne.n	8007500 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	e041      	b.n	8007584 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007506:	b2db      	uxtb	r3, r3
 8007508:	2b00      	cmp	r3, #0
 800750a:	d106      	bne.n	800751a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f7fb fe2d 	bl	8003174 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2202      	movs	r2, #2
 800751e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	3304      	adds	r3, #4
 800752a:	4619      	mov	r1, r3
 800752c:	4610      	mov	r0, r2
 800752e:	f000 f94b 	bl	80077c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2201      	movs	r2, #1
 800755e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3708      	adds	r7, #8
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	f003 0302 	and.w	r3, r3, #2
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d020      	beq.n	80075f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f003 0302 	and.w	r3, r3, #2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d01b      	beq.n	80075f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f06f 0202 	mvn.w	r2, #2
 80075c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2201      	movs	r2, #1
 80075c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	f003 0303 	and.w	r3, r3, #3
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d003      	beq.n	80075de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 f8da 	bl	8007790 <HAL_TIM_IC_CaptureCallback>
 80075dc:	e005      	b.n	80075ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f8cd 	bl	800777e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 f8dc 	bl	80077a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	f003 0304 	and.w	r3, r3, #4
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d020      	beq.n	800763c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f003 0304 	and.w	r3, r3, #4
 8007600:	2b00      	cmp	r3, #0
 8007602:	d01b      	beq.n	800763c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f06f 0204 	mvn.w	r2, #4
 800760c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2202      	movs	r2, #2
 8007612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	699b      	ldr	r3, [r3, #24]
 800761a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800761e:	2b00      	cmp	r3, #0
 8007620:	d003      	beq.n	800762a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f000 f8b4 	bl	8007790 <HAL_TIM_IC_CaptureCallback>
 8007628:	e005      	b.n	8007636 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f8a7 	bl	800777e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 f8b6 	bl	80077a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	f003 0308 	and.w	r3, r3, #8
 8007642:	2b00      	cmp	r3, #0
 8007644:	d020      	beq.n	8007688 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f003 0308 	and.w	r3, r3, #8
 800764c:	2b00      	cmp	r3, #0
 800764e:	d01b      	beq.n	8007688 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f06f 0208 	mvn.w	r2, #8
 8007658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2204      	movs	r2, #4
 800765e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	69db      	ldr	r3, [r3, #28]
 8007666:	f003 0303 	and.w	r3, r3, #3
 800766a:	2b00      	cmp	r3, #0
 800766c:	d003      	beq.n	8007676 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f88e 	bl	8007790 <HAL_TIM_IC_CaptureCallback>
 8007674:	e005      	b.n	8007682 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 f881 	bl	800777e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 f890 	bl	80077a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f003 0310 	and.w	r3, r3, #16
 800768e:	2b00      	cmp	r3, #0
 8007690:	d020      	beq.n	80076d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f003 0310 	and.w	r3, r3, #16
 8007698:	2b00      	cmp	r3, #0
 800769a:	d01b      	beq.n	80076d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f06f 0210 	mvn.w	r2, #16
 80076a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2208      	movs	r2, #8
 80076aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	69db      	ldr	r3, [r3, #28]
 80076b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d003      	beq.n	80076c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 f868 	bl	8007790 <HAL_TIM_IC_CaptureCallback>
 80076c0:	e005      	b.n	80076ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 f85b 	bl	800777e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f000 f86a 	bl	80077a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	f003 0301 	and.w	r3, r3, #1
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d00c      	beq.n	80076f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f003 0301 	and.w	r3, r3, #1
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d007      	beq.n	80076f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f06f 0201 	mvn.w	r2, #1
 80076f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 f83a 	bl	800776c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00c      	beq.n	800771c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007708:	2b00      	cmp	r3, #0
 800770a:	d007      	beq.n	800771c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 f93d 	bl	8007996 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00c      	beq.n	8007740 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800772c:	2b00      	cmp	r3, #0
 800772e:	d007      	beq.n	8007740 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f83a 	bl	80077b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	f003 0320 	and.w	r3, r3, #32
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00c      	beq.n	8007764 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	f003 0320 	and.w	r3, r3, #32
 8007750:	2b00      	cmp	r3, #0
 8007752:	d007      	beq.n	8007764 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f06f 0220 	mvn.w	r2, #32
 800775c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f000 f910 	bl	8007984 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007764:	bf00      	nop
 8007766:	3710      	adds	r7, #16
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}

0800776c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	bc80      	pop	{r7}
 800777c:	4770      	bx	lr

0800777e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800777e:	b480      	push	{r7}
 8007780:	b083      	sub	sp, #12
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007786:	bf00      	nop
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	bc80      	pop	{r7}
 800778e:	4770      	bx	lr

08007790 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	bc80      	pop	{r7}
 80077a0:	4770      	bx	lr

080077a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077a2:	b480      	push	{r7}
 80077a4:	b083      	sub	sp, #12
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077aa:	bf00      	nop
 80077ac:	370c      	adds	r7, #12
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bc80      	pop	{r7}
 80077b2:	4770      	bx	lr

080077b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bc80      	pop	{r7}
 80077c4:	4770      	bx	lr
	...

080077c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a33      	ldr	r2, [pc, #204]	@ (80078a8 <TIM_Base_SetConfig+0xe0>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d00f      	beq.n	8007800 <TIM_Base_SetConfig+0x38>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077e6:	d00b      	beq.n	8007800 <TIM_Base_SetConfig+0x38>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a30      	ldr	r2, [pc, #192]	@ (80078ac <TIM_Base_SetConfig+0xe4>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d007      	beq.n	8007800 <TIM_Base_SetConfig+0x38>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a2f      	ldr	r2, [pc, #188]	@ (80078b0 <TIM_Base_SetConfig+0xe8>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d003      	beq.n	8007800 <TIM_Base_SetConfig+0x38>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a2e      	ldr	r2, [pc, #184]	@ (80078b4 <TIM_Base_SetConfig+0xec>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d108      	bne.n	8007812 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	4313      	orrs	r3, r2
 8007810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a24      	ldr	r2, [pc, #144]	@ (80078a8 <TIM_Base_SetConfig+0xe0>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d00f      	beq.n	800783a <TIM_Base_SetConfig+0x72>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007820:	d00b      	beq.n	800783a <TIM_Base_SetConfig+0x72>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a21      	ldr	r2, [pc, #132]	@ (80078ac <TIM_Base_SetConfig+0xe4>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d007      	beq.n	800783a <TIM_Base_SetConfig+0x72>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a20      	ldr	r2, [pc, #128]	@ (80078b0 <TIM_Base_SetConfig+0xe8>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d003      	beq.n	800783a <TIM_Base_SetConfig+0x72>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a1f      	ldr	r2, [pc, #124]	@ (80078b4 <TIM_Base_SetConfig+0xec>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d108      	bne.n	800784c <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007840:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	4313      	orrs	r3, r2
 800784a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	695b      	ldr	r3, [r3, #20]
 8007856:	4313      	orrs	r3, r2
 8007858:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68fa      	ldr	r2, [r7, #12]
 800785e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	689a      	ldr	r2, [r3, #8]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4a0d      	ldr	r2, [pc, #52]	@ (80078a8 <TIM_Base_SetConfig+0xe0>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d103      	bne.n	8007880 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	691a      	ldr	r2, [r3, #16]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2201      	movs	r2, #1
 8007884:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	d005      	beq.n	800789e <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	691b      	ldr	r3, [r3, #16]
 8007896:	f023 0201 	bic.w	r2, r3, #1
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	611a      	str	r2, [r3, #16]
  }
}
 800789e:	bf00      	nop
 80078a0:	3714      	adds	r7, #20
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bc80      	pop	{r7}
 80078a6:	4770      	bx	lr
 80078a8:	40012c00 	.word	0x40012c00
 80078ac:	40000400 	.word	0x40000400
 80078b0:	40000800 	.word	0x40000800
 80078b4:	40000c00 	.word	0x40000c00

080078b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b085      	sub	sp, #20
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d101      	bne.n	80078d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80078cc:	2302      	movs	r3, #2
 80078ce:	e04b      	b.n	8007968 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2202      	movs	r2, #2
 80078dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68fa      	ldr	r2, [r7, #12]
 80078fe:	4313      	orrs	r3, r2
 8007900:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a19      	ldr	r2, [pc, #100]	@ (8007974 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d013      	beq.n	800793c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800791c:	d00e      	beq.n	800793c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a15      	ldr	r2, [pc, #84]	@ (8007978 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d009      	beq.n	800793c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a13      	ldr	r2, [pc, #76]	@ (800797c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d004      	beq.n	800793c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a12      	ldr	r2, [pc, #72]	@ (8007980 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d10c      	bne.n	8007956 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007942:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	68ba      	ldr	r2, [r7, #8]
 800794a:	4313      	orrs	r3, r2
 800794c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007966:	2300      	movs	r3, #0
}
 8007968:	4618      	mov	r0, r3
 800796a:	3714      	adds	r7, #20
 800796c:	46bd      	mov	sp, r7
 800796e:	bc80      	pop	{r7}
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	40012c00 	.word	0x40012c00
 8007978:	40000400 	.word	0x40000400
 800797c:	40000800 	.word	0x40000800
 8007980:	40000c00 	.word	0x40000c00

08007984 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800798c:	bf00      	nop
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	bc80      	pop	{r7}
 8007994:	4770      	bx	lr

08007996 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007996:	b480      	push	{r7}
 8007998:	b083      	sub	sp, #12
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800799e:	bf00      	nop
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bc80      	pop	{r7}
 80079a6:	4770      	bx	lr

080079a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d101      	bne.n	80079ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	e042      	b.n	8007a40 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d106      	bne.n	80079d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f7fb fc20 	bl	8003214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2224      	movs	r2, #36	@ 0x24
 80079d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	68da      	ldr	r2, [r3, #12]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80079ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 fc7f 	bl	80082f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	691a      	ldr	r2, [r3, #16]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007a00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	695a      	ldr	r2, [r3, #20]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007a10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68da      	ldr	r2, [r3, #12]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007a20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2220      	movs	r2, #32
 8007a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2220      	movs	r2, #32
 8007a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3708      	adds	r7, #8
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b0ba      	sub	sp, #232	@ 0xe8
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	695b      	ldr	r3, [r3, #20]
 8007a6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007a74:	2300      	movs	r3, #0
 8007a76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a7e:	f003 030f 	and.w	r3, r3, #15
 8007a82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007a86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d10f      	bne.n	8007aae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a92:	f003 0320 	and.w	r3, r3, #32
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d009      	beq.n	8007aae <HAL_UART_IRQHandler+0x66>
 8007a9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a9e:	f003 0320 	and.w	r3, r3, #32
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d003      	beq.n	8007aae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 fb63 	bl	8008172 <UART_Receive_IT>
      return;
 8007aac:	e25b      	b.n	8007f66 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007aae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f000 80de 	beq.w	8007c74 <HAL_UART_IRQHandler+0x22c>
 8007ab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007abc:	f003 0301 	and.w	r3, r3, #1
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d106      	bne.n	8007ad2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ac8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 80d1 	beq.w	8007c74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00b      	beq.n	8007af6 <HAL_UART_IRQHandler+0xae>
 8007ade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d005      	beq.n	8007af6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aee:	f043 0201 	orr.w	r2, r3, #1
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007afa:	f003 0304 	and.w	r3, r3, #4
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00b      	beq.n	8007b1a <HAL_UART_IRQHandler+0xd2>
 8007b02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b06:	f003 0301 	and.w	r3, r3, #1
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d005      	beq.n	8007b1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b12:	f043 0202 	orr.w	r2, r3, #2
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b1e:	f003 0302 	and.w	r3, r3, #2
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00b      	beq.n	8007b3e <HAL_UART_IRQHandler+0xf6>
 8007b26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b2a:	f003 0301 	and.w	r3, r3, #1
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d005      	beq.n	8007b3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b36:	f043 0204 	orr.w	r2, r3, #4
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b42:	f003 0308 	and.w	r3, r3, #8
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d011      	beq.n	8007b6e <HAL_UART_IRQHandler+0x126>
 8007b4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b4e:	f003 0320 	and.w	r3, r3, #32
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d105      	bne.n	8007b62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d005      	beq.n	8007b6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b66:	f043 0208 	orr.w	r2, r3, #8
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	f000 81f2 	beq.w	8007f5c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b7c:	f003 0320 	and.w	r3, r3, #32
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d008      	beq.n	8007b96 <HAL_UART_IRQHandler+0x14e>
 8007b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b88:	f003 0320 	and.w	r3, r3, #32
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d002      	beq.n	8007b96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f000 faee 	bl	8008172 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	bf14      	ite	ne
 8007ba4:	2301      	movne	r3, #1
 8007ba6:	2300      	moveq	r3, #0
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bb2:	f003 0308 	and.w	r3, r3, #8
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d103      	bne.n	8007bc2 <HAL_UART_IRQHandler+0x17a>
 8007bba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d04f      	beq.n	8007c62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f9f8 	bl	8007fb8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	695b      	ldr	r3, [r3, #20]
 8007bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d041      	beq.n	8007c5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	3314      	adds	r3, #20
 8007bdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007be4:	e853 3f00 	ldrex	r3, [r3]
 8007be8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007bec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007bf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	3314      	adds	r3, #20
 8007bfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007c02:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007c06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007c0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007c12:	e841 2300 	strex	r3, r2, [r1]
 8007c16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007c1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1d9      	bne.n	8007bd6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d013      	beq.n	8007c52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c2e:	4a7e      	ldr	r2, [pc, #504]	@ (8007e28 <HAL_UART_IRQHandler+0x3e0>)
 8007c30:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c36:	4618      	mov	r0, r3
 8007c38:	f7fc fff4 	bl	8004c24 <HAL_DMA_Abort_IT>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d016      	beq.n	8007c70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007c4c:	4610      	mov	r0, r2
 8007c4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c50:	e00e      	b.n	8007c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f000 f99c 	bl	8007f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c58:	e00a      	b.n	8007c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 f998 	bl	8007f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c60:	e006      	b.n	8007c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 f994 	bl	8007f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007c6e:	e175      	b.n	8007f5c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c70:	bf00      	nop
    return;
 8007c72:	e173      	b.n	8007f5c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	f040 814f 	bne.w	8007f1c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c82:	f003 0310 	and.w	r3, r3, #16
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	f000 8148 	beq.w	8007f1c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c90:	f003 0310 	and.w	r3, r3, #16
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f000 8141 	beq.w	8007f1c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	60bb      	str	r3, [r7, #8]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	60bb      	str	r3, [r7, #8]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	60bb      	str	r3, [r7, #8]
 8007cae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	695b      	ldr	r3, [r3, #20]
 8007cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f000 80b6 	beq.w	8007e2c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007ccc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f000 8145 	beq.w	8007f60 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007cda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	f080 813e 	bcs.w	8007f60 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	2b20      	cmp	r3, #32
 8007cf4:	f000 8088 	beq.w	8007e08 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	330c      	adds	r3, #12
 8007cfe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007d06:	e853 3f00 	ldrex	r3, [r3]
 8007d0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007d0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	330c      	adds	r3, #12
 8007d20:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007d24:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007d28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007d30:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d34:	e841 2300 	strex	r3, r2, [r1]
 8007d38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1d9      	bne.n	8007cf8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3314      	adds	r3, #20
 8007d4a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d4e:	e853 3f00 	ldrex	r3, [r3]
 8007d52:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d56:	f023 0301 	bic.w	r3, r3, #1
 8007d5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	3314      	adds	r3, #20
 8007d64:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d68:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007d6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d70:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d74:	e841 2300 	strex	r3, r2, [r1]
 8007d78:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d1e1      	bne.n	8007d44 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	3314      	adds	r3, #20
 8007d86:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d8a:	e853 3f00 	ldrex	r3, [r3]
 8007d8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007d90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	3314      	adds	r3, #20
 8007da0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007da4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007da6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007daa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007dac:	e841 2300 	strex	r3, r2, [r1]
 8007db0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007db2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1e3      	bne.n	8007d80 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2220      	movs	r2, #32
 8007dbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	330c      	adds	r3, #12
 8007dcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dd0:	e853 3f00 	ldrex	r3, [r3]
 8007dd4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007dd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dd8:	f023 0310 	bic.w	r3, r3, #16
 8007ddc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	330c      	adds	r3, #12
 8007de6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007dea:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007dec:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007df0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007df2:	e841 2300 	strex	r3, r2, [r1]
 8007df6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007df8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1e3      	bne.n	8007dc6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7fc fed2 	bl	8004bac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2202      	movs	r2, #2
 8007e0c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	1ad3      	subs	r3, r2, r3
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f8bf 	bl	8007fa2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e24:	e09c      	b.n	8007f60 <HAL_UART_IRQHandler+0x518>
 8007e26:	bf00      	nop
 8007e28:	0800807d 	.word	0x0800807d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	1ad3      	subs	r3, r2, r3
 8007e38:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	f000 808e 	beq.w	8007f64 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007e48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	f000 8089 	beq.w	8007f64 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	330c      	adds	r3, #12
 8007e58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e5c:	e853 3f00 	ldrex	r3, [r3]
 8007e60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	330c      	adds	r3, #12
 8007e72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007e76:	647a      	str	r2, [r7, #68]	@ 0x44
 8007e78:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e7e:	e841 2300 	strex	r3, r2, [r1]
 8007e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d1e3      	bne.n	8007e52 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	3314      	adds	r3, #20
 8007e90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e94:	e853 3f00 	ldrex	r3, [r3]
 8007e98:	623b      	str	r3, [r7, #32]
   return(result);
 8007e9a:	6a3b      	ldr	r3, [r7, #32]
 8007e9c:	f023 0301 	bic.w	r3, r3, #1
 8007ea0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	3314      	adds	r3, #20
 8007eaa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007eae:	633a      	str	r2, [r7, #48]	@ 0x30
 8007eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eb6:	e841 2300 	strex	r3, r2, [r1]
 8007eba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1e3      	bne.n	8007e8a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2220      	movs	r2, #32
 8007ec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	330c      	adds	r3, #12
 8007ed6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	e853 3f00 	ldrex	r3, [r3]
 8007ede:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f023 0310 	bic.w	r3, r3, #16
 8007ee6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	330c      	adds	r3, #12
 8007ef0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007ef4:	61fa      	str	r2, [r7, #28]
 8007ef6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef8:	69b9      	ldr	r1, [r7, #24]
 8007efa:	69fa      	ldr	r2, [r7, #28]
 8007efc:	e841 2300 	strex	r3, r2, [r1]
 8007f00:	617b      	str	r3, [r7, #20]
   return(result);
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d1e3      	bne.n	8007ed0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2202      	movs	r2, #2
 8007f0c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f12:	4619      	mov	r1, r3
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 f844 	bl	8007fa2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f1a:	e023      	b.n	8007f64 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d009      	beq.n	8007f3c <HAL_UART_IRQHandler+0x4f4>
 8007f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 f8b5 	bl	80080a4 <UART_Transmit_IT>
    return;
 8007f3a:	e014      	b.n	8007f66 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00e      	beq.n	8007f66 <HAL_UART_IRQHandler+0x51e>
 8007f48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d008      	beq.n	8007f66 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 f8f4 	bl	8008142 <UART_EndTransmit_IT>
    return;
 8007f5a:	e004      	b.n	8007f66 <HAL_UART_IRQHandler+0x51e>
    return;
 8007f5c:	bf00      	nop
 8007f5e:	e002      	b.n	8007f66 <HAL_UART_IRQHandler+0x51e>
      return;
 8007f60:	bf00      	nop
 8007f62:	e000      	b.n	8007f66 <HAL_UART_IRQHandler+0x51e>
      return;
 8007f64:	bf00      	nop
  }
}
 8007f66:	37e8      	adds	r7, #232	@ 0xe8
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bc80      	pop	{r7}
 8007f7c:	4770      	bx	lr

08007f7e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b083      	sub	sp, #12
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007f86:	bf00      	nop
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bc80      	pop	{r7}
 8007f8e:	4770      	bx	lr

08007f90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bc80      	pop	{r7}
 8007fa0:	4770      	bx	lr

08007fa2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b083      	sub	sp, #12
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
 8007faa:	460b      	mov	r3, r1
 8007fac:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fae:	bf00      	nop
 8007fb0:	370c      	adds	r7, #12
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bc80      	pop	{r7}
 8007fb6:	4770      	bx	lr

08007fb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b095      	sub	sp, #84	@ 0x54
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	330c      	adds	r3, #12
 8007fc6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fca:	e853 3f00 	ldrex	r3, [r3]
 8007fce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	330c      	adds	r3, #12
 8007fde:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007fe0:	643a      	str	r2, [r7, #64]	@ 0x40
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fe6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fe8:	e841 2300 	strex	r3, r2, [r1]
 8007fec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1e5      	bne.n	8007fc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	3314      	adds	r3, #20
 8007ffa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffc:	6a3b      	ldr	r3, [r7, #32]
 8007ffe:	e853 3f00 	ldrex	r3, [r3]
 8008002:	61fb      	str	r3, [r7, #28]
   return(result);
 8008004:	69fb      	ldr	r3, [r7, #28]
 8008006:	f023 0301 	bic.w	r3, r3, #1
 800800a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	3314      	adds	r3, #20
 8008012:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008014:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008016:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800801a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800801c:	e841 2300 	strex	r3, r2, [r1]
 8008020:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1e5      	bne.n	8007ff4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800802c:	2b01      	cmp	r3, #1
 800802e:	d119      	bne.n	8008064 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	330c      	adds	r3, #12
 8008036:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	e853 3f00 	ldrex	r3, [r3]
 800803e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	f023 0310 	bic.w	r3, r3, #16
 8008046:	647b      	str	r3, [r7, #68]	@ 0x44
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	330c      	adds	r3, #12
 800804e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008050:	61ba      	str	r2, [r7, #24]
 8008052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008054:	6979      	ldr	r1, [r7, #20]
 8008056:	69ba      	ldr	r2, [r7, #24]
 8008058:	e841 2300 	strex	r3, r2, [r1]
 800805c:	613b      	str	r3, [r7, #16]
   return(result);
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d1e5      	bne.n	8008030 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2220      	movs	r2, #32
 8008068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008072:	bf00      	nop
 8008074:	3754      	adds	r7, #84	@ 0x54
 8008076:	46bd      	mov	sp, r7
 8008078:	bc80      	pop	{r7}
 800807a:	4770      	bx	lr

0800807c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008088:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2200      	movs	r2, #0
 8008094:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f7ff ff7a 	bl	8007f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800809c:	bf00      	nop
 800809e:	3710      	adds	r7, #16
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b085      	sub	sp, #20
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	2b21      	cmp	r3, #33	@ 0x21
 80080b6:	d13e      	bne.n	8008136 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080c0:	d114      	bne.n	80080ec <UART_Transmit_IT+0x48>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d110      	bne.n	80080ec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6a1b      	ldr	r3, [r3, #32]
 80080ce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	881b      	ldrh	r3, [r3, #0]
 80080d4:	461a      	mov	r2, r3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080de:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6a1b      	ldr	r3, [r3, #32]
 80080e4:	1c9a      	adds	r2, r3, #2
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	621a      	str	r2, [r3, #32]
 80080ea:	e008      	b.n	80080fe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a1b      	ldr	r3, [r3, #32]
 80080f0:	1c59      	adds	r1, r3, #1
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	6211      	str	r1, [r2, #32]
 80080f6:	781a      	ldrb	r2, [r3, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008102:	b29b      	uxth	r3, r3
 8008104:	3b01      	subs	r3, #1
 8008106:	b29b      	uxth	r3, r3
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	4619      	mov	r1, r3
 800810c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800810e:	2b00      	cmp	r3, #0
 8008110:	d10f      	bne.n	8008132 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	68da      	ldr	r2, [r3, #12]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008120:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	68da      	ldr	r2, [r3, #12]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008130:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008132:	2300      	movs	r3, #0
 8008134:	e000      	b.n	8008138 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008136:	2302      	movs	r3, #2
  }
}
 8008138:	4618      	mov	r0, r3
 800813a:	3714      	adds	r7, #20
 800813c:	46bd      	mov	sp, r7
 800813e:	bc80      	pop	{r7}
 8008140:	4770      	bx	lr

08008142 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b082      	sub	sp, #8
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68da      	ldr	r2, [r3, #12]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008158:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2220      	movs	r2, #32
 800815e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f7ff ff02 	bl	8007f6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3708      	adds	r7, #8
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b08c      	sub	sp, #48	@ 0x30
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008180:	b2db      	uxtb	r3, r3
 8008182:	2b22      	cmp	r3, #34	@ 0x22
 8008184:	f040 80ae 	bne.w	80082e4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008190:	d117      	bne.n	80081c2 <UART_Receive_IT+0x50>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d113      	bne.n	80081c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800819a:	2300      	movs	r3, #0
 800819c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081b0:	b29a      	uxth	r2, r3
 80081b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ba:	1c9a      	adds	r2, r3, #2
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	629a      	str	r2, [r3, #40]	@ 0x28
 80081c0:	e026      	b.n	8008210 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80081c8:	2300      	movs	r3, #0
 80081ca:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081d4:	d007      	beq.n	80081e6 <UART_Receive_IT+0x74>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d10a      	bne.n	80081f4 <UART_Receive_IT+0x82>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d106      	bne.n	80081f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	b2da      	uxtb	r2, r3
 80081ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f0:	701a      	strb	r2, [r3, #0]
 80081f2:	e008      	b.n	8008206 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008200:	b2da      	uxtb	r2, r3
 8008202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008204:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820a:	1c5a      	adds	r2, r3, #1
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008214:	b29b      	uxth	r3, r3
 8008216:	3b01      	subs	r3, #1
 8008218:	b29b      	uxth	r3, r3
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	4619      	mov	r1, r3
 800821e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008220:	2b00      	cmp	r3, #0
 8008222:	d15d      	bne.n	80082e0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68da      	ldr	r2, [r3, #12]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f022 0220 	bic.w	r2, r2, #32
 8008232:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68da      	ldr	r2, [r3, #12]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008242:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	695a      	ldr	r2, [r3, #20]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f022 0201 	bic.w	r2, r2, #1
 8008252:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2220      	movs	r2, #32
 8008258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008266:	2b01      	cmp	r3, #1
 8008268:	d135      	bne.n	80082d6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	330c      	adds	r3, #12
 8008276:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	e853 3f00 	ldrex	r3, [r3]
 800827e:	613b      	str	r3, [r7, #16]
   return(result);
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	f023 0310 	bic.w	r3, r3, #16
 8008286:	627b      	str	r3, [r7, #36]	@ 0x24
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	330c      	adds	r3, #12
 800828e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008290:	623a      	str	r2, [r7, #32]
 8008292:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008294:	69f9      	ldr	r1, [r7, #28]
 8008296:	6a3a      	ldr	r2, [r7, #32]
 8008298:	e841 2300 	strex	r3, r2, [r1]
 800829c:	61bb      	str	r3, [r7, #24]
   return(result);
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d1e5      	bne.n	8008270 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0310 	and.w	r3, r3, #16
 80082ae:	2b10      	cmp	r3, #16
 80082b0:	d10a      	bne.n	80082c8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082b2:	2300      	movs	r3, #0
 80082b4:	60fb      	str	r3, [r7, #12]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	60fb      	str	r3, [r7, #12]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	60fb      	str	r3, [r7, #12]
 80082c6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082cc:	4619      	mov	r1, r3
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f7ff fe67 	bl	8007fa2 <HAL_UARTEx_RxEventCallback>
 80082d4:	e002      	b.n	80082dc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f7ff fe51 	bl	8007f7e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80082dc:	2300      	movs	r3, #0
 80082de:	e002      	b.n	80082e6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80082e0:	2300      	movs	r3, #0
 80082e2:	e000      	b.n	80082e6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80082e4:	2302      	movs	r3, #2
  }
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3730      	adds	r7, #48	@ 0x30
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
	...

080082f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	691b      	ldr	r3, [r3, #16]
 80082fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	68da      	ldr	r2, [r3, #12]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	430a      	orrs	r2, r1
 800830c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	689a      	ldr	r2, [r3, #8]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	691b      	ldr	r3, [r3, #16]
 8008316:	431a      	orrs	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	695b      	ldr	r3, [r3, #20]
 800831c:	4313      	orrs	r3, r2
 800831e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800832a:	f023 030c 	bic.w	r3, r3, #12
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	6812      	ldr	r2, [r2, #0]
 8008332:	68b9      	ldr	r1, [r7, #8]
 8008334:	430b      	orrs	r3, r1
 8008336:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	695b      	ldr	r3, [r3, #20]
 800833e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	699a      	ldr	r2, [r3, #24]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	430a      	orrs	r2, r1
 800834c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a2c      	ldr	r2, [pc, #176]	@ (8008404 <UART_SetConfig+0x114>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d103      	bne.n	8008360 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008358:	f7fd fe66 	bl	8006028 <HAL_RCC_GetPCLK2Freq>
 800835c:	60f8      	str	r0, [r7, #12]
 800835e:	e002      	b.n	8008366 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008360:	f7fd fe4e 	bl	8006000 <HAL_RCC_GetPCLK1Freq>
 8008364:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008366:	68fa      	ldr	r2, [r7, #12]
 8008368:	4613      	mov	r3, r2
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	4413      	add	r3, r2
 800836e:	009a      	lsls	r2, r3, #2
 8008370:	441a      	add	r2, r3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	fbb2 f3f3 	udiv	r3, r2, r3
 800837c:	4a22      	ldr	r2, [pc, #136]	@ (8008408 <UART_SetConfig+0x118>)
 800837e:	fba2 2303 	umull	r2, r3, r2, r3
 8008382:	095b      	lsrs	r3, r3, #5
 8008384:	0119      	lsls	r1, r3, #4
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	4613      	mov	r3, r2
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	4413      	add	r3, r2
 800838e:	009a      	lsls	r2, r3, #2
 8008390:	441a      	add	r2, r3
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	009b      	lsls	r3, r3, #2
 8008398:	fbb2 f2f3 	udiv	r2, r2, r3
 800839c:	4b1a      	ldr	r3, [pc, #104]	@ (8008408 <UART_SetConfig+0x118>)
 800839e:	fba3 0302 	umull	r0, r3, r3, r2
 80083a2:	095b      	lsrs	r3, r3, #5
 80083a4:	2064      	movs	r0, #100	@ 0x64
 80083a6:	fb00 f303 	mul.w	r3, r0, r3
 80083aa:	1ad3      	subs	r3, r2, r3
 80083ac:	011b      	lsls	r3, r3, #4
 80083ae:	3332      	adds	r3, #50	@ 0x32
 80083b0:	4a15      	ldr	r2, [pc, #84]	@ (8008408 <UART_SetConfig+0x118>)
 80083b2:	fba2 2303 	umull	r2, r3, r2, r3
 80083b6:	095b      	lsrs	r3, r3, #5
 80083b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083bc:	4419      	add	r1, r3
 80083be:	68fa      	ldr	r2, [r7, #12]
 80083c0:	4613      	mov	r3, r2
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	4413      	add	r3, r2
 80083c6:	009a      	lsls	r2, r3, #2
 80083c8:	441a      	add	r2, r3
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80083d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008408 <UART_SetConfig+0x118>)
 80083d6:	fba3 0302 	umull	r0, r3, r3, r2
 80083da:	095b      	lsrs	r3, r3, #5
 80083dc:	2064      	movs	r0, #100	@ 0x64
 80083de:	fb00 f303 	mul.w	r3, r0, r3
 80083e2:	1ad3      	subs	r3, r2, r3
 80083e4:	011b      	lsls	r3, r3, #4
 80083e6:	3332      	adds	r3, #50	@ 0x32
 80083e8:	4a07      	ldr	r2, [pc, #28]	@ (8008408 <UART_SetConfig+0x118>)
 80083ea:	fba2 2303 	umull	r2, r3, r2, r3
 80083ee:	095b      	lsrs	r3, r3, #5
 80083f0:	f003 020f 	and.w	r2, r3, #15
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	440a      	add	r2, r1
 80083fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80083fc:	bf00      	nop
 80083fe:	3710      	adds	r7, #16
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	40013800 	.word	0x40013800
 8008408:	51eb851f 	.word	0x51eb851f

0800840c <memset>:
 800840c:	4603      	mov	r3, r0
 800840e:	4402      	add	r2, r0
 8008410:	4293      	cmp	r3, r2
 8008412:	d100      	bne.n	8008416 <memset+0xa>
 8008414:	4770      	bx	lr
 8008416:	f803 1b01 	strb.w	r1, [r3], #1
 800841a:	e7f9      	b.n	8008410 <memset+0x4>

0800841c <__errno>:
 800841c:	4b01      	ldr	r3, [pc, #4]	@ (8008424 <__errno+0x8>)
 800841e:	6818      	ldr	r0, [r3, #0]
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	20000078 	.word	0x20000078

08008428 <__libc_init_array>:
 8008428:	b570      	push	{r4, r5, r6, lr}
 800842a:	2600      	movs	r6, #0
 800842c:	4d0c      	ldr	r5, [pc, #48]	@ (8008460 <__libc_init_array+0x38>)
 800842e:	4c0d      	ldr	r4, [pc, #52]	@ (8008464 <__libc_init_array+0x3c>)
 8008430:	1b64      	subs	r4, r4, r5
 8008432:	10a4      	asrs	r4, r4, #2
 8008434:	42a6      	cmp	r6, r4
 8008436:	d109      	bne.n	800844c <__libc_init_array+0x24>
 8008438:	f000 fa14 	bl	8008864 <_init>
 800843c:	2600      	movs	r6, #0
 800843e:	4d0a      	ldr	r5, [pc, #40]	@ (8008468 <__libc_init_array+0x40>)
 8008440:	4c0a      	ldr	r4, [pc, #40]	@ (800846c <__libc_init_array+0x44>)
 8008442:	1b64      	subs	r4, r4, r5
 8008444:	10a4      	asrs	r4, r4, #2
 8008446:	42a6      	cmp	r6, r4
 8008448:	d105      	bne.n	8008456 <__libc_init_array+0x2e>
 800844a:	bd70      	pop	{r4, r5, r6, pc}
 800844c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008450:	4798      	blx	r3
 8008452:	3601      	adds	r6, #1
 8008454:	e7ee      	b.n	8008434 <__libc_init_array+0xc>
 8008456:	f855 3b04 	ldr.w	r3, [r5], #4
 800845a:	4798      	blx	r3
 800845c:	3601      	adds	r6, #1
 800845e:	e7f2      	b.n	8008446 <__libc_init_array+0x1e>
 8008460:	08008cec 	.word	0x08008cec
 8008464:	08008cec 	.word	0x08008cec
 8008468:	08008cec 	.word	0x08008cec
 800846c:	08008cf0 	.word	0x08008cf0

08008470 <memcpy>:
 8008470:	440a      	add	r2, r1
 8008472:	4291      	cmp	r1, r2
 8008474:	f100 33ff 	add.w	r3, r0, #4294967295
 8008478:	d100      	bne.n	800847c <memcpy+0xc>
 800847a:	4770      	bx	lr
 800847c:	b510      	push	{r4, lr}
 800847e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008482:	4291      	cmp	r1, r2
 8008484:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008488:	d1f9      	bne.n	800847e <memcpy+0xe>
 800848a:	bd10      	pop	{r4, pc}

0800848c <log>:
 800848c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800848e:	4604      	mov	r4, r0
 8008490:	460d      	mov	r5, r1
 8008492:	f000 f835 	bl	8008500 <__ieee754_log>
 8008496:	4622      	mov	r2, r4
 8008498:	4606      	mov	r6, r0
 800849a:	460f      	mov	r7, r1
 800849c:	462b      	mov	r3, r5
 800849e:	4620      	mov	r0, r4
 80084a0:	4629      	mov	r1, r5
 80084a2:	f7f8 fb17 	bl	8000ad4 <__aeabi_dcmpun>
 80084a6:	b998      	cbnz	r0, 80084d0 <log+0x44>
 80084a8:	2200      	movs	r2, #0
 80084aa:	2300      	movs	r3, #0
 80084ac:	4620      	mov	r0, r4
 80084ae:	4629      	mov	r1, r5
 80084b0:	f7f8 fb06 	bl	8000ac0 <__aeabi_dcmpgt>
 80084b4:	b960      	cbnz	r0, 80084d0 <log+0x44>
 80084b6:	2200      	movs	r2, #0
 80084b8:	2300      	movs	r3, #0
 80084ba:	4620      	mov	r0, r4
 80084bc:	4629      	mov	r1, r5
 80084be:	f7f8 fad7 	bl	8000a70 <__aeabi_dcmpeq>
 80084c2:	b140      	cbz	r0, 80084d6 <log+0x4a>
 80084c4:	f7ff ffaa 	bl	800841c <__errno>
 80084c8:	2322      	movs	r3, #34	@ 0x22
 80084ca:	2600      	movs	r6, #0
 80084cc:	4f06      	ldr	r7, [pc, #24]	@ (80084e8 <log+0x5c>)
 80084ce:	6003      	str	r3, [r0, #0]
 80084d0:	4630      	mov	r0, r6
 80084d2:	4639      	mov	r1, r7
 80084d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084d6:	f7ff ffa1 	bl	800841c <__errno>
 80084da:	2321      	movs	r3, #33	@ 0x21
 80084dc:	6003      	str	r3, [r0, #0]
 80084de:	4803      	ldr	r0, [pc, #12]	@ (80084ec <log+0x60>)
 80084e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80084e4:	f000 b804 	b.w	80084f0 <nan>
 80084e8:	fff00000 	.word	0xfff00000
 80084ec:	08008ce0 	.word	0x08008ce0

080084f0 <nan>:
 80084f0:	2000      	movs	r0, #0
 80084f2:	4901      	ldr	r1, [pc, #4]	@ (80084f8 <nan+0x8>)
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	7ff80000 	.word	0x7ff80000
 80084fc:	00000000 	.word	0x00000000

08008500 <__ieee754_log>:
 8008500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008504:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8008508:	4602      	mov	r2, r0
 800850a:	460b      	mov	r3, r1
 800850c:	460d      	mov	r5, r1
 800850e:	b087      	sub	sp, #28
 8008510:	da24      	bge.n	800855c <__ieee754_log+0x5c>
 8008512:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8008516:	4304      	orrs	r4, r0
 8008518:	d108      	bne.n	800852c <__ieee754_log+0x2c>
 800851a:	2200      	movs	r2, #0
 800851c:	2300      	movs	r3, #0
 800851e:	2000      	movs	r0, #0
 8008520:	49cb      	ldr	r1, [pc, #812]	@ (8008850 <__ieee754_log+0x350>)
 8008522:	f7f8 f967 	bl	80007f4 <__aeabi_ddiv>
 8008526:	b007      	add	sp, #28
 8008528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800852c:	2900      	cmp	r1, #0
 800852e:	da04      	bge.n	800853a <__ieee754_log+0x3a>
 8008530:	f7f7 fe7e 	bl	8000230 <__aeabi_dsub>
 8008534:	2200      	movs	r2, #0
 8008536:	2300      	movs	r3, #0
 8008538:	e7f3      	b.n	8008522 <__ieee754_log+0x22>
 800853a:	2200      	movs	r2, #0
 800853c:	4bc5      	ldr	r3, [pc, #788]	@ (8008854 <__ieee754_log+0x354>)
 800853e:	f7f8 f82f 	bl	80005a0 <__aeabi_dmul>
 8008542:	460b      	mov	r3, r1
 8008544:	460d      	mov	r5, r1
 8008546:	4602      	mov	r2, r0
 8008548:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800854c:	48c2      	ldr	r0, [pc, #776]	@ (8008858 <__ieee754_log+0x358>)
 800854e:	4285      	cmp	r5, r0
 8008550:	dd06      	ble.n	8008560 <__ieee754_log+0x60>
 8008552:	4610      	mov	r0, r2
 8008554:	4619      	mov	r1, r3
 8008556:	f7f7 fe6d 	bl	8000234 <__adddf3>
 800855a:	e7e4      	b.n	8008526 <__ieee754_log+0x26>
 800855c:	2100      	movs	r1, #0
 800855e:	e7f5      	b.n	800854c <__ieee754_log+0x4c>
 8008560:	152c      	asrs	r4, r5, #20
 8008562:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8008566:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800856a:	440c      	add	r4, r1
 800856c:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 8008570:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 8008574:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 8008578:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800857c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 8008580:	ea41 0305 	orr.w	r3, r1, r5
 8008584:	4610      	mov	r0, r2
 8008586:	4619      	mov	r1, r3
 8008588:	2200      	movs	r2, #0
 800858a:	4bb4      	ldr	r3, [pc, #720]	@ (800885c <__ieee754_log+0x35c>)
 800858c:	f7f7 fe50 	bl	8000230 <__aeabi_dsub>
 8008590:	1cab      	adds	r3, r5, #2
 8008592:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008596:	2b02      	cmp	r3, #2
 8008598:	4682      	mov	sl, r0
 800859a:	468b      	mov	fp, r1
 800859c:	f04f 0200 	mov.w	r2, #0
 80085a0:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 80085a4:	dc53      	bgt.n	800864e <__ieee754_log+0x14e>
 80085a6:	2300      	movs	r3, #0
 80085a8:	f7f8 fa62 	bl	8000a70 <__aeabi_dcmpeq>
 80085ac:	b1d0      	cbz	r0, 80085e4 <__ieee754_log+0xe4>
 80085ae:	2c00      	cmp	r4, #0
 80085b0:	f000 8120 	beq.w	80087f4 <__ieee754_log+0x2f4>
 80085b4:	4620      	mov	r0, r4
 80085b6:	f7f7 ff89 	bl	80004cc <__aeabi_i2d>
 80085ba:	a391      	add	r3, pc, #580	@ (adr r3, 8008800 <__ieee754_log+0x300>)
 80085bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c0:	4606      	mov	r6, r0
 80085c2:	460f      	mov	r7, r1
 80085c4:	f7f7 ffec 	bl	80005a0 <__aeabi_dmul>
 80085c8:	a38f      	add	r3, pc, #572	@ (adr r3, 8008808 <__ieee754_log+0x308>)
 80085ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ce:	4604      	mov	r4, r0
 80085d0:	460d      	mov	r5, r1
 80085d2:	4630      	mov	r0, r6
 80085d4:	4639      	mov	r1, r7
 80085d6:	f7f7 ffe3 	bl	80005a0 <__aeabi_dmul>
 80085da:	4602      	mov	r2, r0
 80085dc:	460b      	mov	r3, r1
 80085de:	4620      	mov	r0, r4
 80085e0:	4629      	mov	r1, r5
 80085e2:	e7b8      	b.n	8008556 <__ieee754_log+0x56>
 80085e4:	a38a      	add	r3, pc, #552	@ (adr r3, 8008810 <__ieee754_log+0x310>)
 80085e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ea:	4650      	mov	r0, sl
 80085ec:	4659      	mov	r1, fp
 80085ee:	f7f7 ffd7 	bl	80005a0 <__aeabi_dmul>
 80085f2:	4602      	mov	r2, r0
 80085f4:	460b      	mov	r3, r1
 80085f6:	2000      	movs	r0, #0
 80085f8:	4999      	ldr	r1, [pc, #612]	@ (8008860 <__ieee754_log+0x360>)
 80085fa:	f7f7 fe19 	bl	8000230 <__aeabi_dsub>
 80085fe:	4652      	mov	r2, sl
 8008600:	4606      	mov	r6, r0
 8008602:	460f      	mov	r7, r1
 8008604:	465b      	mov	r3, fp
 8008606:	4650      	mov	r0, sl
 8008608:	4659      	mov	r1, fp
 800860a:	f7f7 ffc9 	bl	80005a0 <__aeabi_dmul>
 800860e:	4602      	mov	r2, r0
 8008610:	460b      	mov	r3, r1
 8008612:	4630      	mov	r0, r6
 8008614:	4639      	mov	r1, r7
 8008616:	f7f7 ffc3 	bl	80005a0 <__aeabi_dmul>
 800861a:	4606      	mov	r6, r0
 800861c:	460f      	mov	r7, r1
 800861e:	b914      	cbnz	r4, 8008626 <__ieee754_log+0x126>
 8008620:	4632      	mov	r2, r6
 8008622:	463b      	mov	r3, r7
 8008624:	e0a0      	b.n	8008768 <__ieee754_log+0x268>
 8008626:	4620      	mov	r0, r4
 8008628:	f7f7 ff50 	bl	80004cc <__aeabi_i2d>
 800862c:	a374      	add	r3, pc, #464	@ (adr r3, 8008800 <__ieee754_log+0x300>)
 800862e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008632:	4680      	mov	r8, r0
 8008634:	4689      	mov	r9, r1
 8008636:	f7f7 ffb3 	bl	80005a0 <__aeabi_dmul>
 800863a:	a373      	add	r3, pc, #460	@ (adr r3, 8008808 <__ieee754_log+0x308>)
 800863c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008640:	4604      	mov	r4, r0
 8008642:	460d      	mov	r5, r1
 8008644:	4640      	mov	r0, r8
 8008646:	4649      	mov	r1, r9
 8008648:	f7f7 ffaa 	bl	80005a0 <__aeabi_dmul>
 800864c:	e0a5      	b.n	800879a <__ieee754_log+0x29a>
 800864e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008652:	f7f7 fdef 	bl	8000234 <__adddf3>
 8008656:	4602      	mov	r2, r0
 8008658:	460b      	mov	r3, r1
 800865a:	4650      	mov	r0, sl
 800865c:	4659      	mov	r1, fp
 800865e:	f7f8 f8c9 	bl	80007f4 <__aeabi_ddiv>
 8008662:	e9cd 0100 	strd	r0, r1, [sp]
 8008666:	4620      	mov	r0, r4
 8008668:	f7f7 ff30 	bl	80004cc <__aeabi_i2d>
 800866c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008670:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008674:	4610      	mov	r0, r2
 8008676:	4619      	mov	r1, r3
 8008678:	f7f7 ff92 	bl	80005a0 <__aeabi_dmul>
 800867c:	4602      	mov	r2, r0
 800867e:	460b      	mov	r3, r1
 8008680:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008684:	f7f7 ff8c 	bl	80005a0 <__aeabi_dmul>
 8008688:	a363      	add	r3, pc, #396	@ (adr r3, 8008818 <__ieee754_log+0x318>)
 800868a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868e:	4680      	mov	r8, r0
 8008690:	4689      	mov	r9, r1
 8008692:	f7f7 ff85 	bl	80005a0 <__aeabi_dmul>
 8008696:	a362      	add	r3, pc, #392	@ (adr r3, 8008820 <__ieee754_log+0x320>)
 8008698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869c:	f7f7 fdca 	bl	8000234 <__adddf3>
 80086a0:	4642      	mov	r2, r8
 80086a2:	464b      	mov	r3, r9
 80086a4:	f7f7 ff7c 	bl	80005a0 <__aeabi_dmul>
 80086a8:	a35f      	add	r3, pc, #380	@ (adr r3, 8008828 <__ieee754_log+0x328>)
 80086aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ae:	f7f7 fdc1 	bl	8000234 <__adddf3>
 80086b2:	4642      	mov	r2, r8
 80086b4:	464b      	mov	r3, r9
 80086b6:	f7f7 ff73 	bl	80005a0 <__aeabi_dmul>
 80086ba:	a35d      	add	r3, pc, #372	@ (adr r3, 8008830 <__ieee754_log+0x330>)
 80086bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c0:	f7f7 fdb8 	bl	8000234 <__adddf3>
 80086c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086c8:	f7f7 ff6a 	bl	80005a0 <__aeabi_dmul>
 80086cc:	a35a      	add	r3, pc, #360	@ (adr r3, 8008838 <__ieee754_log+0x338>)
 80086ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086d6:	4640      	mov	r0, r8
 80086d8:	4649      	mov	r1, r9
 80086da:	f7f7 ff61 	bl	80005a0 <__aeabi_dmul>
 80086de:	a358      	add	r3, pc, #352	@ (adr r3, 8008840 <__ieee754_log+0x340>)
 80086e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e4:	f7f7 fda6 	bl	8000234 <__adddf3>
 80086e8:	4642      	mov	r2, r8
 80086ea:	464b      	mov	r3, r9
 80086ec:	f7f7 ff58 	bl	80005a0 <__aeabi_dmul>
 80086f0:	a355      	add	r3, pc, #340	@ (adr r3, 8008848 <__ieee754_log+0x348>)
 80086f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f6:	f7f7 fd9d 	bl	8000234 <__adddf3>
 80086fa:	4642      	mov	r2, r8
 80086fc:	464b      	mov	r3, r9
 80086fe:	f7f7 ff4f 	bl	80005a0 <__aeabi_dmul>
 8008702:	4602      	mov	r2, r0
 8008704:	460b      	mov	r3, r1
 8008706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800870a:	f7f7 fd93 	bl	8000234 <__adddf3>
 800870e:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8008712:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8008716:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800871a:	3551      	adds	r5, #81	@ 0x51
 800871c:	4335      	orrs	r5, r6
 800871e:	2d00      	cmp	r5, #0
 8008720:	4680      	mov	r8, r0
 8008722:	4689      	mov	r9, r1
 8008724:	dd48      	ble.n	80087b8 <__ieee754_log+0x2b8>
 8008726:	2200      	movs	r2, #0
 8008728:	4b4d      	ldr	r3, [pc, #308]	@ (8008860 <__ieee754_log+0x360>)
 800872a:	4650      	mov	r0, sl
 800872c:	4659      	mov	r1, fp
 800872e:	f7f7 ff37 	bl	80005a0 <__aeabi_dmul>
 8008732:	4652      	mov	r2, sl
 8008734:	465b      	mov	r3, fp
 8008736:	f7f7 ff33 	bl	80005a0 <__aeabi_dmul>
 800873a:	4602      	mov	r2, r0
 800873c:	460b      	mov	r3, r1
 800873e:	4606      	mov	r6, r0
 8008740:	460f      	mov	r7, r1
 8008742:	4640      	mov	r0, r8
 8008744:	4649      	mov	r1, r9
 8008746:	f7f7 fd75 	bl	8000234 <__adddf3>
 800874a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800874e:	f7f7 ff27 	bl	80005a0 <__aeabi_dmul>
 8008752:	4680      	mov	r8, r0
 8008754:	4689      	mov	r9, r1
 8008756:	b964      	cbnz	r4, 8008772 <__ieee754_log+0x272>
 8008758:	4602      	mov	r2, r0
 800875a:	460b      	mov	r3, r1
 800875c:	4630      	mov	r0, r6
 800875e:	4639      	mov	r1, r7
 8008760:	f7f7 fd66 	bl	8000230 <__aeabi_dsub>
 8008764:	4602      	mov	r2, r0
 8008766:	460b      	mov	r3, r1
 8008768:	4650      	mov	r0, sl
 800876a:	4659      	mov	r1, fp
 800876c:	f7f7 fd60 	bl	8000230 <__aeabi_dsub>
 8008770:	e6d9      	b.n	8008526 <__ieee754_log+0x26>
 8008772:	a323      	add	r3, pc, #140	@ (adr r3, 8008800 <__ieee754_log+0x300>)
 8008774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008778:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800877c:	f7f7 ff10 	bl	80005a0 <__aeabi_dmul>
 8008780:	a321      	add	r3, pc, #132	@ (adr r3, 8008808 <__ieee754_log+0x308>)
 8008782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008786:	4604      	mov	r4, r0
 8008788:	460d      	mov	r5, r1
 800878a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800878e:	f7f7 ff07 	bl	80005a0 <__aeabi_dmul>
 8008792:	4642      	mov	r2, r8
 8008794:	464b      	mov	r3, r9
 8008796:	f7f7 fd4d 	bl	8000234 <__adddf3>
 800879a:	4602      	mov	r2, r0
 800879c:	460b      	mov	r3, r1
 800879e:	4630      	mov	r0, r6
 80087a0:	4639      	mov	r1, r7
 80087a2:	f7f7 fd45 	bl	8000230 <__aeabi_dsub>
 80087a6:	4652      	mov	r2, sl
 80087a8:	465b      	mov	r3, fp
 80087aa:	f7f7 fd41 	bl	8000230 <__aeabi_dsub>
 80087ae:	4602      	mov	r2, r0
 80087b0:	460b      	mov	r3, r1
 80087b2:	4620      	mov	r0, r4
 80087b4:	4629      	mov	r1, r5
 80087b6:	e7d9      	b.n	800876c <__ieee754_log+0x26c>
 80087b8:	4602      	mov	r2, r0
 80087ba:	460b      	mov	r3, r1
 80087bc:	4650      	mov	r0, sl
 80087be:	4659      	mov	r1, fp
 80087c0:	f7f7 fd36 	bl	8000230 <__aeabi_dsub>
 80087c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087c8:	f7f7 feea 	bl	80005a0 <__aeabi_dmul>
 80087cc:	4606      	mov	r6, r0
 80087ce:	460f      	mov	r7, r1
 80087d0:	2c00      	cmp	r4, #0
 80087d2:	f43f af25 	beq.w	8008620 <__ieee754_log+0x120>
 80087d6:	a30a      	add	r3, pc, #40	@ (adr r3, 8008800 <__ieee754_log+0x300>)
 80087d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087e0:	f7f7 fede 	bl	80005a0 <__aeabi_dmul>
 80087e4:	a308      	add	r3, pc, #32	@ (adr r3, 8008808 <__ieee754_log+0x308>)
 80087e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ea:	4604      	mov	r4, r0
 80087ec:	460d      	mov	r5, r1
 80087ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087f2:	e729      	b.n	8008648 <__ieee754_log+0x148>
 80087f4:	2000      	movs	r0, #0
 80087f6:	2100      	movs	r1, #0
 80087f8:	e695      	b.n	8008526 <__ieee754_log+0x26>
 80087fa:	bf00      	nop
 80087fc:	f3af 8000 	nop.w
 8008800:	fee00000 	.word	0xfee00000
 8008804:	3fe62e42 	.word	0x3fe62e42
 8008808:	35793c76 	.word	0x35793c76
 800880c:	3dea39ef 	.word	0x3dea39ef
 8008810:	55555555 	.word	0x55555555
 8008814:	3fd55555 	.word	0x3fd55555
 8008818:	df3e5244 	.word	0xdf3e5244
 800881c:	3fc2f112 	.word	0x3fc2f112
 8008820:	96cb03de 	.word	0x96cb03de
 8008824:	3fc74664 	.word	0x3fc74664
 8008828:	94229359 	.word	0x94229359
 800882c:	3fd24924 	.word	0x3fd24924
 8008830:	55555593 	.word	0x55555593
 8008834:	3fe55555 	.word	0x3fe55555
 8008838:	d078c69f 	.word	0xd078c69f
 800883c:	3fc39a09 	.word	0x3fc39a09
 8008840:	1d8e78af 	.word	0x1d8e78af
 8008844:	3fcc71c5 	.word	0x3fcc71c5
 8008848:	9997fa04 	.word	0x9997fa04
 800884c:	3fd99999 	.word	0x3fd99999
 8008850:	c3500000 	.word	0xc3500000
 8008854:	43500000 	.word	0x43500000
 8008858:	7fefffff 	.word	0x7fefffff
 800885c:	3ff00000 	.word	0x3ff00000
 8008860:	3fe00000 	.word	0x3fe00000

08008864 <_init>:
 8008864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008866:	bf00      	nop
 8008868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886a:	bc08      	pop	{r3}
 800886c:	469e      	mov	lr, r3
 800886e:	4770      	bx	lr

08008870 <_fini>:
 8008870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008872:	bf00      	nop
 8008874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008876:	bc08      	pop	{r3}
 8008878:	469e      	mov	lr, r3
 800887a:	4770      	bx	lr
