## This is regfile on verilog and its simulation v=via verilator.
### Prerequisites
You will need the 5th [Verilator](https://verilator.org/guide/latest/install.html) installed.
### Test
```shell
mkdir build
cd build
cmake ..
make 
make test
```
