Analysis & Synthesis report for memtest
Fri Dec 24 22:18:30 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 12. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 13. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 14. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 15. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 16. State Machine - |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 17. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 18. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 19. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 20. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 21. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 22. State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 23. State Machine - |sys_top|ascal:ascal|o_state
 24. State Machine - |sys_top|ascal:ascal|avl_state
 25. State Machine - |sys_top|ascal:ascal|o_copy
 26. State Machine - |sys_top|alsa:alsa|state
 27. State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST
 28. State Machine - |sys_top|mcp23009:mcp23009|state
 29. State Machine - |sys_top|emu:emu|tester:my_memtst|curr_state
 30. State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state
 31. State Machine - |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|cmd2
 32. State Machine - |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|cas_cmd2
 33. State Machine - |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|cas_cmd
 34. Registers Protected by Synthesis
 35. Logic Cells Representing Combinational Loops
 36. Registers Removed During Synthesis
 37. Removed Registers Triggering Further Register Optimizations
 38. General Register Statistics
 39. Inverted Register Statistics
 40. Gated Clock Conversion Details
 41. Registers Packed Into Inferred Megafunctions
 42. Multiplexer Restructuring Statistics (Restructuring Performed)
 43. Source assignments for sysmem_lite:sysmem
 44. Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated
 45. Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated
 46. Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated
 47. Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated
 48. Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated
 49. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
 50. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 51. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 52. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 53. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 54. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 55. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 56. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 57. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 58. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 59. Source assignments for osd:hdmi_osd
 60. Source assignments for altddio_out:hdmiclk_ddr
 61. Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated
 62. Source assignments for osd:vga_osd
 63. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 64. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 65. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 66. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 67. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 68. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 69. Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 70. Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 71. Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 72. Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 73. Source assignments for emu:emu|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr
 74. Source assignments for emu:emu|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr|ddio_out_b2j:auto_generated
 75. Source assignments for ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated
 76. Source assignments for ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated
 77. Source assignments for ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated
 78. Source assignments for osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4
 79. Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated
 80. Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated
 81. Source assignments for ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_0tm1:auto_generated
 82. Source assignments for ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ljn1:auto_generated
 83. Source assignments for ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4
 84. Source assignments for scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_vuu:auto_generated|altsyncram_kr91:altsyncram4
 85. Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c
 86. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1
 87. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2
 88. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf
 89. Parameter Settings for User Entity Instance: ascal:ascal
 90. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1
 91. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2
 92. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3
 93. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4
 94. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5
 95. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
 96. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg
 97. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst
 98. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 99. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
100. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
101. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
102. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
103. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
104. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
105. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
106. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
107. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
108. Parameter Settings for User Entity Instance: hdmi_config:hdmi_config|i2c:i2c_av
109. Parameter Settings for User Entity Instance: scanlines:HDMI_scanlines
110. Parameter Settings for User Entity Instance: osd:hdmi_osd
111. Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr
112. Parameter Settings for User Entity Instance: scanlines:VGA_scanlines
113. Parameter Settings for User Entity Instance: osd:vga_osd
114. Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i
115. Parameter Settings for User Entity Instance: audio_out:audio_out
116. Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s
117. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l
118. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r
119. Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter
120. Parameter Settings for User Entity Instance: alsa:alsa
121. Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io
122. Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
123. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg
124. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst
125. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
126. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
127. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
128. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
129. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
130. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
131. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
132. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
133. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
134. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
135. Parameter Settings for User Entity Instance: emu:emu|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr
136. Parameter Settings for User Entity Instance: emu:emu|vpll:vpll|vpll_0002:vpll_inst|altera_pll:altera_pll_i
137. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal1_mem_rtl_0
138. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:i_dpram_rtl_0
139. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_dpram_rtl_0
140. Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altshift_taps:rdout2_rtl_0
141. Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0
142. Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0
143. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_h_poly_rtl_0
144. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_v_poly_rtl_0
145. Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_dcptv_rtl_0
146. Parameter Settings for Inferred Entity Instance: scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0
147. altsyncram Parameter Settings by Entity Instance
148. altshift_taps Parameter Settings by Entity Instance
149. Port Connectivity Checks: "emu:emu|vgaout:showrez"
150. Port Connectivity Checks: "emu:emu|vpll:vpll"
151. Port Connectivity Checks: "emu:emu|pll_cfg:pll_cfg"
152. Port Connectivity Checks: "emu:emu|hps_io:hps_io"
153. Port Connectivity Checks: "emu:emu"
154. Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2"
155. Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"
156. Port Connectivity Checks: "pll_audio:pll_audio"
157. Port Connectivity Checks: "vga_out:vga_out"
158. Port Connectivity Checks: "vga_out:vga_scaler_out"
159. Port Connectivity Checks: "osd:vga_osd"
160. Port Connectivity Checks: "hdmi_config:hdmi_config|i2c:i2c_av"
161. Port Connectivity Checks: "pll_cfg:pll_cfg"
162. Port Connectivity Checks: "ascal:ascal"
163. Port Connectivity Checks: "ddr_svc:ddr_svc"
164. Port Connectivity Checks: "sysmem_lite:sysmem"
165. Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"
166. Post-Synthesis Netlist Statistics for Top Partition
167. Elapsed Time Per Partition
168. Analysis & Synthesis Messages
169. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 24 22:18:28 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; memtest                                         ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 10473                                           ;
; Total pins                      ; 145                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 327,043                                         ;
; Total DSP Blocks                ; 34                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 4                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; sys_top            ; memtest            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Auto Gated Clock Conversion                                                     ; On                 ; Off                ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.0%      ;
;     Processor 3            ;  12.9%      ;
;     Processor 4            ;   5.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                          ; Library   ;
+----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+-----------+
; rtl/pll.v                              ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/pll.v                              ; pll       ;
; rtl/pll/pll_0002.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/pll/pll_0002.v                     ; pll       ;
; sys/pll_hdmi.v                         ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi.v                         ; pll_hdmi  ;
; sys/pll_hdmi/pll_hdmi_0002.v           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi/pll_hdmi_0002.v           ; pll_hdmi  ;
; sys/pll_audio.v                        ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_audio.v                        ; pll_audio ;
; sys/pll_audio/pll_audio_0002.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_audio/pll_audio_0002.v         ; pll_audio ;
; sys/pll_cfg.v                          ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg.v                          ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_top.v  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_top.v  ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_core.v ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v ; pll_cfg   ;
; sys/sys_top.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v                          ;           ;
; sys/ascal.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/ascal.vhd                          ;           ;
; sys/pll_hdmi_adj.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi_adj.vhd                   ;           ;
; sys/scanlines.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/scanlines.v                        ;           ;
; sys/osd.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/osd.v                              ;           ;
; sys/vga_out.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/vga_out.sv                         ;           ;
; sys/i2c.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/i2c.v                              ;           ;
; sys/alsa.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/alsa.sv                            ;           ;
; sys/i2s.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/i2s.v                              ;           ;
; sys/spdif.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/spdif.v                            ;           ;
; sys/audio_out.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v                        ;           ;
; sys/iir_filter.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/iir_filter.v                       ;           ;
; sys/sigma_delta_dac.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sigma_delta_dac.v                  ;           ;
; sys/hdmi_config.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hdmi_config.sv                     ;           ;
; sys/mcp23009.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/mcp23009.sv                        ;           ;
; sys/f2sdram_safe_terminator.sv         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/f2sdram_safe_terminator.sv         ;           ;
; sys/ddr_svc.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/ddr_svc.sv                         ;           ;
; sys/sysmem.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sysmem.sv                          ;           ;
; sys/hps_io.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hps_io.v                           ;           ;
; rtl/vpll.v                             ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vpll.v                             ; vpll      ;
; rtl/vpll/vpll_0002.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vpll/vpll_0002.v                   ; vpll      ;
; rtl/sdram.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/sdram.v                            ;           ;
; rtl/vgaout.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vgaout.v                           ;           ;
; rtl/rnd_vec_gen.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/rnd_vec_gen.v                      ;           ;
; rtl/tester.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/tester.v                           ;           ;
; memtest.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/memtest.sv                             ;           ;
; build_id.v                             ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/build_id.v                             ;           ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                      ;           ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc               ;           ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                         ;           ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                      ;           ;
; aglobal170.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                      ;           ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                       ;           ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                          ;           ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                          ;           ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                        ;           ;
; db/altsyncram_89q1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_89q1.tdf                 ;           ;
; db/altsyncram_ccn1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_ccn1.tdf                 ;           ;
; altera_pll.v                           ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v                        ;           ;
; altera_pll_dps_lcell_comb.v            ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v         ;           ;
; altera_cyclonev_pll.v                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v               ;           ;
; altera_std_synchronizer.v              ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v           ;           ;
; altddio_out.tdf                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf                     ;           ;
; stratix_ddio.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                    ;           ;
; cyclone_ddio.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                    ;           ;
; stratix_lcell.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                   ;           ;
; db/ddio_out_b2j.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/ddio_out_b2j.tdf                    ;           ;
; db/altsyncram_2aj1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_2aj1.tdf                 ;           ;
; db/altsyncram_g9j1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_g9j1.tdf                 ;           ;
; db/altsyncram_32k1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_32k1.tdf                 ;           ;
; altshift_taps.tdf                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                   ;           ;
; lpm_counter.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                     ;           ;
; lpm_compare.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                     ;           ;
; lpm_constant.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                    ;           ;
; db/shift_taps_tuu.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/shift_taps_tuu.tdf                  ;           ;
; db/altsyncram_jr91.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_jr91.tdf                 ;           ;
; db/cntr_ohf.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/cntr_ohf.tdf                        ;           ;
; db/cmpr_a9c.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/cmpr_a9c.tdf                        ;           ;
; db/altsyncram_i6k1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_i6k1.tdf                 ;           ;
; db/altsyncram_0tm1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_0tm1.tdf                 ;           ;
; db/memtest.ram0_ascal_3ec5c344.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/memtest.ram0_ascal_3ec5c344.hdl.mif ;           ;
; db/altsyncram_ljn1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_ljn1.tdf                 ;           ;
; db/memtest.ram1_ascal_3ec5c344.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/memtest.ram1_ascal_3ec5c344.hdl.mif ;           ;
; db/shift_taps_uuu.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/shift_taps_uuu.tdf                  ;           ;
; db/altsyncram_lr91.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_lr91.tdf                 ;           ;
; db/cntr_uhf.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/cntr_uhf.tdf                        ;           ;
; db/shift_taps_vuu.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/shift_taps_vuu.tdf                  ;           ;
; db/altsyncram_kr91.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_kr91.tdf                 ;           ;
; db/cntr_phf.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/cntr_phf.tdf                        ;           ;
+----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 8587                                                                                                                   ;
;                                             ;                                                                                                                        ;
; Combinational ALUT usage for logic          ; 12925                                                                                                                  ;
;     -- 7 input functions                    ; 204                                                                                                                    ;
;     -- 6 input functions                    ; 2627                                                                                                                   ;
;     -- 5 input functions                    ; 2021                                                                                                                   ;
;     -- 4 input functions                    ; 1839                                                                                                                   ;
;     -- <=3 input functions                  ; 6234                                                                                                                   ;
;                                             ;                                                                                                                        ;
; Dedicated logic registers                   ; 10469                                                                                                                  ;
;                                             ;                                                                                                                        ;
; I/O pins                                    ; 145                                                                                                                    ;
; I/O registers                               ; 4                                                                                                                      ;
; Total MLAB memory bits                      ; 0                                                                                                                      ;
; Total block memory bits                     ; 327043                                                                                                                 ;
;                                             ;                                                                                                                        ;
; Total DSP Blocks                            ; 34                                                                                                                     ;
;                                             ;                                                                                                                        ;
; Total PLLs                                  ; 4                                                                                                                      ;
;     -- PLLs                                 ; 2                                                                                                                      ;
;     -- Fractional PLLs                      ; 2                                                                                                                      ;
;                                             ;                                                                                                                        ;
; Maximum fan-out node                        ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|cascade_wire[0] ;
; Maximum fan-out                             ; 2822                                                                                                                   ;
; Total fan-out                               ; 96138                                                                                                                  ;
; Average fan-out                             ; 3.95                                                                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name                ; Library Name ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                          ; 12925 (968)         ; 10469 (1039)              ; 327043            ; 34         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                          ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                    ; 404 (404)           ; 524 (524)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                                ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                                  ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                                      ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                                  ; 2283 (2275)         ; 2927 (2921)               ; 261336            ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                              ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                               ; 8 (0)               ; 6 (0)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                                  ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                          ; 8 (5)               ; 6 (3)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                                    ; shift_taps_uuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                         ; 0 (0)               ; 0 (0)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                        ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                      ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|cntr_uhf:cntr1                                                                                                                                     ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                      ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                               ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                                  ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                                   ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                                      ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                                 ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_0tm1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_0tm1:auto_generated                                                                                                                                                     ; altsyncram_0tm1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                                 ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_ljn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ljn1:auto_generated                                                                                                                                                     ; altsyncram_ljn1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                                 ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                                     ; altsyncram_2aj1            ; work         ;
;    |audio_out:audio_out|                                                                          ; 1284 (126)          ; 846 (84)                  ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                                      ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                          ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                                     ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                          ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                                     ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                     ; 699 (57)            ; 321 (81)                  ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                                ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                               ; 189 (189)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                                       ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                               ; 228 (228)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                                       ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                               ; 225 (225)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                                       ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                      ; 48 (48)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                                 ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                      ; 47 (47)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                                 ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                   ; 31 (31)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                              ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                      ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                                 ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                      ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                                 ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                             ; 39 (39)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                        ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                             ; 45 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                         ; csync                      ; work         ;
;    |csync:csync_vga|                                                                              ; 46 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                          ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                              ; 26 (26)             ; 156 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                          ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                      ; 2713 (385)          ; 1873 (189)                ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                                  ; emu                        ; work         ;
;       |hps_io:hps_io|                                                                             ; 493 (151)           ; 528 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                                    ; hps_io                     ; work         ;
;          |video_calc:video_calc|                                                                  ; 342 (342)           ; 424 (424)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                              ; video_calc                 ; work         ;
;       |pll:pll|                                                                                   ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                          ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                      ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                        ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                             ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                ; altera_pll                 ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                               ; altera_cyclonev_pll        ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                               ; altera_cyclonev_pll_base   ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                  ; dps_extra_kick             ; work         ;
;       |pll_cfg:pll_cfg|                                                                           ; 1420 (0)            ; 604 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;          |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 1420 (0)            ; 604 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1420 (1214)         ; 604 (537)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;                |dprio_mux:dprio_mux_inst|                                                         ; 95 (95)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 77 (72)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_dprio_read|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;                |self_reset:self_reset_inst|                                                       ; 21 (21)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;       |tester:my_memtst|                                                                          ; 265 (146)           ; 398 (118)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tester:my_memtst                                                                                                                                                                                                 ; tester                     ; work         ;
;          |rnd_vec_gen:my_rnd|                                                                     ; 5 (5)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tester:my_memtst|rnd_vec_gen:my_rnd                                                                                                                                                                              ; rnd_vec_gen                ; work         ;
;          |sdram:my_dram|                                                                          ; 114 (114)           ; 246 (246)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram                                                                                                                                                                                   ; sdram                      ; work         ;
;             |altddio_out:sdramclk_ddr|                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr                                                                                                                                                          ; altddio_out                ; work         ;
;                |ddio_out_b2j:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr|ddio_out_b2j:auto_generated                                                                                                                              ; ddio_out_b2j               ; work         ;
;       |vgaout:showrez|                                                                            ; 143 (124)           ; 148 (148)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|vgaout:showrez                                                                                                                                                                                                   ; vgaout                     ; work         ;
;          |hexnum:digs|                                                                            ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|vgaout:showrez|hexnum:digs                                                                                                                                                                                       ; hexnum                     ; work         ;
;       |vpll:vpll|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|vpll:vpll                                                                                                                                                                                                        ; vpll                       ; vpll         ;
;          |vpll_0002:vpll_inst|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|vpll:vpll|vpll_0002:vpll_inst                                                                                                                                                                                    ; vpll_0002                  ; vpll         ;
;             |altera_pll:altera_pll_i|                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|vpll:vpll|vpll_0002:vpll_inst|altera_pll:altera_pll_i                                                                                                                                                            ; altera_pll                 ; work         ;
;    |hdmi_config:hdmi_config|                                                                      ; 212 (124)           ; 70 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                                  ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                                ; 88 (88)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                                       ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                            ; 166 (54)            ; 99 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                        ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                   ; 112 (112)           ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                                ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                                 ; 908 (901)           ; 557 (553)                 ; 32843             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                             ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                                ; 7 (0)               ; 4 (0)                     ; 75                ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                                  ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                          ; 7 (2)               ; 4 (2)                     ; 75                ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                                    ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                         ; 0 (0)               ; 0 (0)                     ; 75                ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                                        ; altsyncram_jr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                      ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_tuu:auto_generated|cntr_ohf:cntr1                                                                                                                                     ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                 ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                                  ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                                  ; 869 (869)           ; 590 (590)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                              ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                  ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                                   ; altsyncram_i6k1            ; work         ;
;    |pll_audio:pll_audio|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                                      ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                        ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                              ; 1456 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                          ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                      ; 1456 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                                     ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|    ; 1456 (1262)         ; 633 (566)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                 ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                            ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                            ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                        ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                ; 71 (66)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                            ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4         ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                            ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                             ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                               ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                          ; 20 (20)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                      ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                            ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                        ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                               ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                            ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                                ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                                    ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                   ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                   ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                       ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                      ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                    ; 779 (779)           ; 502 (502)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                                ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                     ; 57 (51)             ; 15 (11)                   ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                                 ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                 ; 6 (0)               ; 4 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                       ; altshift_taps              ; work         ;
;          |shift_taps_vuu:auto_generated|                                                          ; 6 (4)               ; 4 (2)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_vuu:auto_generated                                                                                                                                         ; shift_taps_vuu             ; work         ;
;             |altsyncram_kr91:altsyncram4|                                                         ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_vuu:auto_generated|altsyncram_kr91:altsyncram4                                                                                                             ; altsyncram_kr91            ; work         ;
;             |cntr_phf:cntr1|                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_vuu:auto_generated|cntr_phf:cntr1                                                                                                                          ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                      ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                                  ; scanlines                  ; work         ;
;    |sync_fix:sync_h|                                                                              ; 72 (72)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                          ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                              ; 65 (65)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                          ; sync_fix                   ; work         ;
;    |sysmem_lite:sysmem|                                                                           ; 160 (45)            ; 152 (37)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                                       ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                      ; 38 (38)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                      ; 76 (76)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                            ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                              ; 179 (179)           ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                          ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                       ; 226 (226)           ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                                   ; vga_out                    ; work         ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Name                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                    ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 11           ; 8            ; 11           ; 88    ; None                                   ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096  ; None                                   ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                   ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096  ; None                                   ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_0tm1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576   ; db/memtest.ram0_ascal_3ec5c344.hdl.mif ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                   ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                   ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                   ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                   ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ljn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576   ; db/memtest.ram1_ascal_3ec5c344.hdl.mif ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144  ; None                                   ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 3            ; 25           ; 3            ; 25           ; 75    ; None                                   ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                   ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                   ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_vuu:auto_generated|altsyncram_kr91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 24           ; 4            ; 24           ; 96    ; None                                   ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 34          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 26          ;
; Fixed Point Mixed Sign Multiplier ; 28          ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+---------------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|emu:emu|pll:pll         ; rtl/pll.v       ;
; Altera ; altera_pll_reconfig ; 17.0    ; N/A          ; N/A          ; |sys_top|emu:emu|pll_cfg:pll_cfg ; sys/pll_cfg.v   ;
; N/A    ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|emu:emu|vpll:vpll       ;                 ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_audio:pll_audio     ; sys/pll_audio.v ;
; Altera ; altera_pll_reconfig ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_cfg:pll_cfg         ; sys/pll_cfg.v   ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_hdmi:pll_hdmi       ; sys/pll_hdmi.v  ;
+--------+---------------------+---------+--------------+--------------+----------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                     ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                              ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                              ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                              ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                           ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                           ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                           ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                           ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                            ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                 ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                             ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                              ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                             ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                      ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                      ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                      ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                        ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                   ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                   ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                   ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                   ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                                    ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                         ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                                     ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                  ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_state                                           ;
+-------------------+-------------------+---------------+----------------+---------------+
; Name              ; o_state.sWAITREAD ; o_state.sREAD ; o_state.sHSYNC ; o_state.sDISP ;
+-------------------+-------------------+---------------+----------------+---------------+
; o_state.sDISP     ; 0                 ; 0             ; 0              ; 0             ;
; o_state.sHSYNC    ; 0                 ; 0             ; 1              ; 1             ;
; o_state.sREAD     ; 0                 ; 1             ; 0              ; 1             ;
; o_state.sWAITREAD ; 1                 ; 0             ; 0              ; 1             ;
+-------------------+-------------------+---------------+----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|avl_state                          ;
+------------------+-----------------+------------------+-----------------+
; Name             ; avl_state.sREAD ; avl_state.sWRITE ; avl_state.sIDLE ;
+------------------+-----------------+------------------+-----------------+
; avl_state.sIDLE  ; 0               ; 0                ; 0               ;
; avl_state.sWRITE ; 0               ; 1                ; 1               ;
; avl_state.sREAD  ; 1               ; 0                ; 1               ;
+------------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_copy                 ;
+---------------+--------------+---------------+--------------+
; Name          ; o_copy.sCOPY ; o_copy.sSHIFT ; o_copy.sWAIT ;
+---------------+--------------+---------------+--------------+
; o_copy.sWAIT  ; 0            ; 0             ; 0            ;
; o_copy.sSHIFT ; 0            ; 1             ; 1            ;
; o_copy.sCOPY  ; 1            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------+
; State Machine - |sys_top|alsa:alsa|state ;
+----------+-------------------------------+
; Name     ; state.01                      ;
+----------+-------------------------------+
; state.00 ; 0                             ;
; state.01 ; 1                             ;
+----------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST ;
+--------------+--------------+--------------+---------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01  ;
+--------------+--------------+--------------+---------------+
; mSetup_ST.00 ; 0            ; 0            ; 0             ;
; mSetup_ST.01 ; 1            ; 0            ; 1             ;
; mSetup_ST.10 ; 1            ; 1            ; 0             ;
+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |sys_top|mcp23009:mcp23009|state ;
+----------+----------+----------+-----------------+
; Name     ; state.00 ; state.10 ; state.01        ;
+----------+----------+----------+-----------------+
; state.00 ; 0        ; 0        ; 0               ;
; state.01 ; 1        ; 0        ; 1               ;
; state.10 ; 1        ; 1        ; 0               ;
+----------+----------+----------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tester:my_memtst|curr_state                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-----------------------+---------------------+-----------------+------------------------+------------------------+------------------------+------------------------+------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+------------------+------------------+
; Name                    ; curr_state.INC_PASSES ; curr_state.END_READ ; curr_state.READ ; curr_state.BEGIN_READ4 ; curr_state.BEGIN_READ3 ; curr_state.BEGIN_READ2 ; curr_state.BEGIN_READ1 ; curr_state.WRITE ; curr_state.BEGIN_WRITE4 ; curr_state.BEGIN_WRITE3 ; curr_state.BEGIN_WRITE2 ; curr_state.BEGIN_WRITE1 ; curr_state.INIT2 ; curr_state.INIT1 ; curr_state.RESET ;
+-------------------------+-----------------------+---------------------+-----------------+------------------------+------------------------+------------------------+------------------------+------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+------------------+------------------+
; curr_state.RESET        ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 0                ;
; curr_state.INIT1        ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 1                ; 1                ;
; curr_state.INIT2        ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ; 0                ; 1                ;
; curr_state.BEGIN_WRITE1 ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 1                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_WRITE2 ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 1                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_WRITE3 ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 1                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_WRITE4 ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 1                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.WRITE        ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_READ1  ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 1                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_READ2  ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 1                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_READ3  ; 0                     ; 0                   ; 0               ; 0                      ; 1                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_READ4  ; 0                     ; 0                   ; 0               ; 1                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.READ         ; 0                     ; 0                   ; 1               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.END_READ     ; 0                     ; 1                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.INC_PASSES   ; 1                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
+-------------------------+-----------------------+---------------------+-----------------+------------------------+------------------------+------------------------+------------------------+------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state                                          ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; Name        ; state.sW6 ; state.sW5 ; state.sW4 ; state.sW3 ; state.sW2 ; state.sW1 ; state.sIDLE ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; state.sIDLE ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ;
; state.sW1   ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1           ;
; state.sW2   ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1           ;
; state.sW3   ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1           ;
; state.sW4   ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1           ;
; state.sW5   ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1           ;
; state.sW6   ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1           ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|cmd2                  ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; cmd2.111 ; cmd2.101 ; cmd2.100 ; cmd2.011 ; cmd2.010 ; cmd2.001 ; cmd2.000 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; cmd2.000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; cmd2.001 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; cmd2.010 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; cmd2.011 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; cmd2.100 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; cmd2.101 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cmd2.111 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|cas_cmd2 ;
+--------------+--------------+--------------+-----------------------------+
; Name         ; cas_cmd2.101 ; cas_cmd2.111 ; cas_cmd2.100                ;
+--------------+--------------+--------------+-----------------------------+
; cas_cmd2.100 ; 0            ; 0            ; 0                           ;
; cas_cmd2.101 ; 1            ; 0            ; 1                           ;
; cas_cmd2.111 ; 0            ; 1            ; 1                           ;
+--------------+--------------+--------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|cas_cmd ;
+-------------+-------------+-------------+-------------------------------+
; Name        ; cas_cmd.101 ; cas_cmd.111 ; cas_cmd.100                   ;
+-------------+-------------+-------------+-------------------------------+
; cas_cmd.100 ; 0           ; 0           ; 0                             ;
; cas_cmd.101 ; 1           ; 0           ; 1                             ;
; cas_cmd.111 ; 0           ; 1           ; 1                             ;
+-------------+-------------+-------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1] ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0] ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1  ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1]         ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                                       ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                                       ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                                       ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                       ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                                       ; yes                                                              ; yes                                        ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0]         ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1          ; yes                                                              ; yes                                        ;
; osd:vga_osd|ce_pix                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 18                                                                                                                                                                     ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; vga_out:vga_out|Add7~0                                 ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FB_STRIDE[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ary[0..11]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; arx[0..11]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FB_STRIDE[1..13]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|hps_io:hps_io|uio_block.old_status_set                                                                                                                                                            ; Lost fanout                                                                                                                                                                       ;
; emu:emu|hps_io:hps_io|uio_block.old_info                                                                                                                                                                  ; Lost fanout                                                                                                                                                                       ;
; emu:emu|hps_io:hps_io|uio_block.status_req[0..63]                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; emu:emu|hps_io:hps_io|uio_block.stflg[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; alsa:alsa|spi_out[0..7,27..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|cr1[0..15]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|cl1[0..15]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|spdif:toslink|preamble_q[3,7]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; vga_out:vga_out|y_2[18]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; vga_out:vga_scaler_out|y_2[18]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|ordout1[21]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|ordout1[5,13]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_info_start_4[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_info_start_2[0]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_osd_start_4[21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_osd_start_3[21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_osd_start_2[21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_osd_start_1[21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_osd_start_h[21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|osd_t[0..6,9..21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|ordout1[21]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|ordout1[5,13]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_info_start_4[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_info_start_2[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_osd_start_4[21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_osd_start_3[21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_osd_start_2[21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_osd_start_1[21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_osd_start_h[21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|osd_t[0..6,9..21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[30,31]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[29]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[10,19,28]                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[9]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[8]                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[6,7]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[3..5]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[1,2]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[0]                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|len                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|rd                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_freeze                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_iauto                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[121..127]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[120]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[105..111,114..119]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[104]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[12..15,28..39,45..47,60..63,76..79,88..103]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_pfl                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_pce                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_vdivi[0]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_radrs[23..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_i_offset0[30,31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_i_offset0[29]                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_i_offset0[4..22,25..28]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_i_offset1[30,31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_i_offset1[29]                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_i_offset1[4..22,25..28]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_vdivi[0]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_mode[0,1]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_run                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_stride[0..7]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_v_sbil_t.f[3]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_h_sbil_t.f[3]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_div[3,4]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                                                                           ; Stuck at VCC due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|ram1_reset_0                                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0..3,5..7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|init_reset_deasserted                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|lock_stage                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[0..28]                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|read_terminating                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[0..7]                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|terminating                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[0..28]                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0..7]                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[0..7]                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[0..7]                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|state_write                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                              ;
; mcp23009:mcp23009|i2c:i2c|SD[10,28,30,31]                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; mcp23009:mcp23009|i2c:i2c|SD[4..8]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; mcp23009:mcp23009|i2c:i2c|SD[3]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; mcp23009:mcp23009|i2c:i2c|SD[1,2]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; mcp23009:mcp23009|i2c:i2c|SD[0]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; mcp23009:mcp23009|i2c:i2c|len                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|cr2[0..15]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|cl2[0..15]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[0..15]                                                                                                                                                   ; Lost fanout                                                                                                                                                                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|pre_out[0..15]                                                                                                                                                   ; Lost fanout                                                                                                                                                                       ;
; scanlines:VGA_scanlines|old_hs                                                                                                                                                                            ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|i_fl_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_hmin[0..11]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_vmin[0..11]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_mode[0,1]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_format[1]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_format[0]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_div[1,2]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_hmode[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_vmode[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_v_bic_pix.r[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt2.r_abxcxx[0..9]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_abcd1.r.a[0..7]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.r_bx[0..8]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.r_cxx[1..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[0..9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.r_dxx[0..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_pix.g[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt2.g_abxcxx[0..9]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_abcd1.g.a[0..7]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.g_bx[0..8]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.g_cxx[1..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[0..9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.g_dxx[0..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_pix.b[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt2.b_abxcxx[0..9]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_abcd1.b.a[0..7]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.b_bx[0..8]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.b_cxx[1..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[0..9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_bic_tt1.b_dxx[0..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_pix.b[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt2.b_abxcxx[0..9]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_abcd1.b.a[0..7]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.b_bx[0..8]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.b_cxx[1..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[0..9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.b_dxx[0..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_pix.g[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt2.g_abxcxx[0..9]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_abcd1.g.a[0..7]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.g_bx[0..8]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.g_cxx[1..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[0..9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.g_dxx[0..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_pix.r[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt2.r_abxcxx[0..9]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_abcd1.r.a[0..7]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.r_bx[0..8]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.r_cxx[1..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[0..9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_hfrac3[8..11]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_bic_tt1.r_dxx[0..10]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_hfrac2[8..10]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                       ;
; audio_out:audio_out|cr[15]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|cl[15]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[113]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[112]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_h_sbil_t.f[0..2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_h_sbil_t.s[0..3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_sbil_t.f[0..2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_v_sbil_t.s[0..3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                       ;
; arc1x[0..11]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                       ;
; arc1y[0..11]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                       ;
; arc2x[0..11]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                       ;
; arc2y[0..11]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                       ;
; FREESCALE                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                       ;
; hcalc[12..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; wcalc[12..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|mgmt_address[4,5]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|tester:my_memtst|sdram:my_dram|cas_addr2[0,1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|tester:my_memtst|sdram:my_dram|cas_addr[0,1]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|hps_io:hps_io|fp_dout[0..15]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|hps_io:hps_io|ioctl_download                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; emu:emu|hps_io:hps_io|uio_block.info_n[0..7]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|old_vmode                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_int[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|cr[0..14]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|cl[0..14]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[0..14]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[15]                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|infoh[0..2]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|infow[0..2]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|infoy[12..21]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|infox[12..21]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; scanlines:VGA_scanlines|scanline[0,1]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; scanlines:VGA_scanlines|old_vs                                                                                                                                                                            ; Lost fanout                                                                                                                                                                       ;
; osd:hdmi_osd|infoh[0..2]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|infow[0..2]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|infoy[12..21]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|infox[12..21]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; pll_hdmi_adj:pll_hdmi_adj|paddress[3..5]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_flm                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_wadrs[23..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_adrs[24..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0..3,5..7]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[0..14]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[15]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_info_start_4[14..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_info_start_2[13..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_info_start_1[12..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_info_start_h[12..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_info_start_4[14..21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_info_start_2[13..21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_info_start_1[12..21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_info_start_h[12..21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[81]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_info_start_5[15..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_info_start_3[14..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_info_start_5[15..21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_info_start_3[14..21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_adrs[23]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                       ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_ihsize_temp[14]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[2]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[2]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[4]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[4]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[5]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[5]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[6]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[6]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[7]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[7]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[8]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[8]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[9]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[9]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[10]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[10]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[11]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[11]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; vga_out:vga_out|y_2[16,17]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; vga_out:vga_scaler_out|y_2[16,17]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; old_hs                                                                                                                                                                                                    ; Merged with hss[0]                                                                                                                                                                ;
; audio_out:audio_out|cnt[1..13]                                                                                                                                                                            ; Merged with audio_out:audio_out|cnt[0]                                                                                                                                            ;
; audio_out:audio_out|aud_mix_top:audmix_r|a1[16]                                                                                                                                                           ; Merged with audio_out:audio_out|aud_mix_top:audmix_r|a1[15]                                                                                                                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a1[16]                                                                                                                                                           ; Merged with audio_out:audio_out|aud_mix_top:audmix_l|a1[15]                                                                                                                       ;
; vga_out:vga_out|pb_2[18]                                                                                                                                                                                  ; Merged with vga_out:vga_out|pb_2[17]                                                                                                                                              ;
; vga_out:vga_scaler_out|pb_2[18]                                                                                                                                                                           ; Merged with vga_out:vga_scaler_out|pb_2[17]                                                                                                                                       ;
; osd:vga_osd|ordout1[19]                                                                                                                                                                                   ; Merged with osd:vga_osd|nrdout1[22]                                                                                                                                               ;
; osd:vga_osd|ordout1[18]                                                                                                                                                                                   ; Merged with osd:vga_osd|nrdout1[21]                                                                                                                                               ;
; osd:vga_osd|ordout1[17]                                                                                                                                                                                   ; Merged with osd:vga_osd|nrdout1[20]                                                                                                                                               ;
; osd:vga_osd|ordout1[16]                                                                                                                                                                                   ; Merged with osd:vga_osd|nrdout1[19]                                                                                                                                               ;
; osd:vga_osd|ordout1[12]                                                                                                                                                                                   ; Merged with osd:vga_osd|nrdout1[15]                                                                                                                                               ;
; osd:vga_osd|ordout1[11]                                                                                                                                                                                   ; Merged with osd:vga_osd|nrdout1[14]                                                                                                                                               ;
; osd:vga_osd|ordout1[10]                                                                                                                                                                                   ; Merged with osd:vga_osd|nrdout1[13]                                                                                                                                               ;
; osd:vga_osd|ordout1[9]                                                                                                                                                                                    ; Merged with osd:vga_osd|nrdout1[12]                                                                                                                                               ;
; osd:vga_osd|ordout1[8]                                                                                                                                                                                    ; Merged with osd:vga_osd|nrdout1[11]                                                                                                                                               ;
; osd:vga_osd|ordout1[4]                                                                                                                                                                                    ; Merged with osd:vga_osd|nrdout1[7]                                                                                                                                                ;
; osd:vga_osd|ordout1[3]                                                                                                                                                                                    ; Merged with osd:vga_osd|nrdout1[6]                                                                                                                                                ;
; osd:vga_osd|ordout1[2]                                                                                                                                                                                    ; Merged with osd:vga_osd|nrdout1[5]                                                                                                                                                ;
; osd:vga_osd|ordout1[1]                                                                                                                                                                                    ; Merged with osd:vga_osd|nrdout1[4]                                                                                                                                                ;
; osd:vga_osd|ordout1[0]                                                                                                                                                                                    ; Merged with osd:vga_osd|nrdout1[3]                                                                                                                                                ;
; osd:vga_osd|ordout1[6,7,14,15,22]                                                                                                                                                                         ; Merged with osd:vga_osd|ordout1[23]                                                                                                                                               ;
; osd:vga_osd|nrdout1[23]                                                                                                                                                                                   ; Merged with osd:vga_osd|ordout1[20]                                                                                                                                               ;
; osd:hdmi_osd|ordout1[19]                                                                                                                                                                                  ; Merged with osd:hdmi_osd|nrdout1[22]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[18]                                                                                                                                                                                  ; Merged with osd:hdmi_osd|nrdout1[21]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[17]                                                                                                                                                                                  ; Merged with osd:hdmi_osd|nrdout1[20]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[16]                                                                                                                                                                                  ; Merged with osd:hdmi_osd|nrdout1[19]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[12]                                                                                                                                                                                  ; Merged with osd:hdmi_osd|nrdout1[15]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[11]                                                                                                                                                                                  ; Merged with osd:hdmi_osd|nrdout1[14]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[10]                                                                                                                                                                                  ; Merged with osd:hdmi_osd|nrdout1[13]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[9]                                                                                                                                                                                   ; Merged with osd:hdmi_osd|nrdout1[12]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[8]                                                                                                                                                                                   ; Merged with osd:hdmi_osd|nrdout1[11]                                                                                                                                              ;
; osd:hdmi_osd|ordout1[4]                                                                                                                                                                                   ; Merged with osd:hdmi_osd|nrdout1[7]                                                                                                                                               ;
; osd:hdmi_osd|ordout1[3]                                                                                                                                                                                   ; Merged with osd:hdmi_osd|nrdout1[6]                                                                                                                                               ;
; osd:hdmi_osd|ordout1[2]                                                                                                                                                                                   ; Merged with osd:hdmi_osd|nrdout1[5]                                                                                                                                               ;
; osd:hdmi_osd|ordout1[1]                                                                                                                                                                                   ; Merged with osd:hdmi_osd|nrdout1[4]                                                                                                                                               ;
; osd:hdmi_osd|ordout1[0]                                                                                                                                                                                   ; Merged with osd:hdmi_osd|nrdout1[3]                                                                                                                                               ;
; osd:hdmi_osd|ordout1[6,7,14,15,22]                                                                                                                                                                        ; Merged with osd:hdmi_osd|ordout1[23]                                                                                                                                              ;
; osd:hdmi_osd|nrdout1[23]                                                                                                                                                                                  ; Merged with osd:hdmi_osd|ordout1[20]                                                                                                                                              ;
; osd:hdmi_osd|deD                                                                                                                                                                                          ; Merged with osd:hdmi_osd|de1                                                                                                                                                      ;
; scanlines:HDMI_scanlines|old_hs                                                                                                                                                                           ; Merged with scanlines:HDMI_scanlines|hs1                                                                                                                                          ;
; scanlines:HDMI_scanlines|old_vs                                                                                                                                                                           ; Merged with scanlines:HDMI_scanlines|vs1                                                                                                                                          ;
; hdmi_config:hdmi_config|i2c:i2c_av|cnt[1..5]                                                                                                                                                              ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|cnt[0]                                                                                                                             ;
; ascal:ascal|i_ppix.r[1,3,5]                                                                                                                                                                               ; Merged with ascal:ascal|i_ppix.r[7]                                                                                                                                               ;
; ascal:ascal|i_ppix.r[0,2,4]                                                                                                                                                                               ; Merged with ascal:ascal|i_ppix.r[6]                                                                                                                                               ;
; ascal:ascal|i_ppix.g[1,3,5]                                                                                                                                                                               ; Merged with ascal:ascal|i_ppix.g[7]                                                                                                                                               ;
; ascal:ascal|i_ppix.g[0,2,4]                                                                                                                                                                               ; Merged with ascal:ascal|i_ppix.g[6]                                                                                                                                               ;
; ascal:ascal|i_ppix.b[1,3,5]                                                                                                                                                                               ; Merged with ascal:ascal|i_ppix.b[7]                                                                                                                                               ;
; ascal:ascal|i_ppix.b[0,2,4]                                                                                                                                                                               ; Merged with ascal:ascal|i_ppix.b[6]                                                                                                                                               ;
; ascal:ascal|i_endframe1                                                                                                                                                                                   ; Merged with ascal:ascal|i_pvs                                                                                                                                                     ;
; ascal:ascal|i_adrsi[4..6]                                                                                                                                                                                 ; Merged with ascal:ascal|i_adrsi[7]                                                                                                                                                ;
; ascal:ascal|i_hpixp.r[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpixp.r[7]                                                                                                                                              ;
; ascal:ascal|i_hpixp.r[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpixp.r[6]                                                                                                                                              ;
; ascal:ascal|i_hpixp.g[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpixp.g[7]                                                                                                                                              ;
; ascal:ascal|i_hpixp.g[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpixp.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpixp.b[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpixp.b[7]                                                                                                                                              ;
; ascal:ascal|i_hpixp.b[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpixp.b[6]                                                                                                                                              ;
; ascal:ascal|i_hpix0.r[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix0.r[7]                                                                                                                                              ;
; ascal:ascal|i_hpix0.r[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix0.r[6]                                                                                                                                              ;
; ascal:ascal|i_hpix0.g[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix0.g[7]                                                                                                                                              ;
; ascal:ascal|i_hpix0.g[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix0.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix0.b[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix0.b[7]                                                                                                                                              ;
; ascal:ascal|i_hpix0.b[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix0.b[6]                                                                                                                                              ;
; ascal:ascal|i_hpix1.r[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix1.r[7]                                                                                                                                              ;
; ascal:ascal|i_hpix1.r[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix1.r[6]                                                                                                                                              ;
; ascal:ascal|i_hpix1.g[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix1.g[7]                                                                                                                                              ;
; ascal:ascal|i_hpix1.g[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix1.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix1.b[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix1.b[7]                                                                                                                                              ;
; ascal:ascal|i_hpix1.b[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix1.b[6]                                                                                                                                              ;
; ascal:ascal|i_hpix2.r[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix2.r[7]                                                                                                                                              ;
; ascal:ascal|i_hpix2.r[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix2.r[6]                                                                                                                                              ;
; ascal:ascal|i_hpix2.g[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix2.g[7]                                                                                                                                              ;
; ascal:ascal|i_hpix2.g[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix2.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix2.b[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix2.b[7]                                                                                                                                              ;
; ascal:ascal|i_hpix2.b[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix2.b[6]                                                                                                                                              ;
; ascal:ascal|i_hpix3.r[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix3.r[7]                                                                                                                                              ;
; ascal:ascal|i_hpix3.r[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix3.r[6]                                                                                                                                              ;
; ascal:ascal|i_hpix3.g[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix3.g[7]                                                                                                                                              ;
; ascal:ascal|i_hpix3.g[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix3.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix3.b[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix3.b[7]                                                                                                                                              ;
; ascal:ascal|i_hpix3.b[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix3.b[6]                                                                                                                                              ;
; ascal:ascal|i_hpix4.r[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix4.r[7]                                                                                                                                              ;
; ascal:ascal|i_hpix4.r[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix4.r[6]                                                                                                                                              ;
; ascal:ascal|i_hpix4.g[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix4.g[7]                                                                                                                                              ;
; ascal:ascal|i_hpix4.g[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix4.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix4.b[1,3,5]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix4.b[7]                                                                                                                                              ;
; ascal:ascal|i_hpix4.b[0,2,4]                                                                                                                                                                              ; Merged with ascal:ascal|i_hpix4.b[6]                                                                                                                                              ;
; ascal:ascal|i_dir[10]                                                                                                                                                                                     ; Merged with ascal:ascal|i_div[16]                                                                                                                                                 ;
; ascal:ascal|o_v_frac[0..2]                                                                                                                                                                                ; Merged with ascal:ascal|o_v_frac[3]                                                                                                                                               ;
; ascal:ascal|o_h_frac2[1..3]                                                                                                                                                                               ; Merged with ascal:ascal|o_h_frac2[0]                                                                                                                                              ;
; ascal:ascal|o_div[18]                                                                                                                                                                                     ; Merged with ascal:ascal|o_dir[10]                                                                                                                                                 ;
; mcp23009:mcp23009|din[3]                                                                                                                                                                                  ; Merged with mcp23009:mcp23009|din[4]                                                                                                                                              ;
; mcp23009:mcp23009|din[7]                                                                                                                                                                                  ; Merged with mcp23009:mcp23009|din[6]                                                                                                                                              ;
; mcp23009:mcp23009|din[13..15]                                                                                                                                                                             ; Merged with mcp23009:mcp23009|din[12]                                                                                                                                             ;
; mcp23009:mcp23009|i2c:i2c|SD[9,19]                                                                                                                                                                        ; Merged with mcp23009:mcp23009|i2c:i2c|SD[29]                                                                                                                                      ;
; mcp23009:mcp23009|i2c:i2c|rd                                                                                                                                                                              ; Merged with mcp23009:mcp23009|i2c:i2c|SD[29]                                                                                                                                      ;
; mcp23009:mcp23009|i2c:i2c|cnt[1..5]                                                                                                                                                                       ; Merged with mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                                                                                      ;
; ascal:ascal|i_adrs[4..6]                                                                                                                                                                                  ; Merged with ascal:ascal|i_adrs[7]                                                                                                                                                 ;
; emu:emu|hps_io:hps_io|fio_block.cnt[0..2]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                       ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0..15]                                                                                                                                                                ; Lost fanout                                                                                                                                                                       ;
; emu:emu|hps_io:hps_io|fio_block.has_cmd                                                                                                                                                                   ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                         ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed                                              ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed ;
; ascal:ascal|o_vacc_next[0]                                                                                                                                                                                ; Merged with ascal:ascal|o_vacc[0]                                                                                                                                                 ;
; ddr_svc:ddr_svc|ram_burst[2..6]                                                                                                                                                                           ; Merged with ddr_svc:ddr_svc|ram_burst[1]                                                                                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[2..6]                                                                                                            ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]                                                                           ;
; ddr_svc:ddr_svc|ram_burst[7]                                                                                                                                                                              ; Merged with ddr_svc:ddr_svc|ch                                                                                                                                                    ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[2..6]                                                                                                      ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1]                                                                     ;
; ascal:ascal|avl_wadrs[5..7]                                                                                                                                                                               ; Merged with ascal:ascal|avl_wadrs[4]                                                                                                                                              ;
; dv_data[2,4]                                                                                                                                                                                              ; Merged with dv_data[0]                                                                                                                                                            ;
; dv_data[3]                                                                                                                                                                                                ; Merged with dv_data[1]                                                                                                                                                            ;
; dv_data[8,9,11,12]                                                                                                                                                                                        ; Merged with dv_data[10]                                                                                                                                                           ;
; dv_data[15]                                                                                                                                                                                               ; Merged with dv_data[14]                                                                                                                                                           ;
; dv_data[17..20]                                                                                                                                                                                           ; Merged with dv_data[16]                                                                                                                                                           ;
; dv_data[23]                                                                                                                                                                                               ; Merged with dv_data[22]                                                                                                                                                           ;
; vga_out:vga_out|din2[19,20]                                                                                                                                                                               ; Merged with vga_out:vga_out|din2[18]                                                                                                                                              ;
; vga_out:vga_out|din2[23]                                                                                                                                                                                  ; Merged with vga_out:vga_out|din2[22]                                                                                                                                              ;
; vga_out:vga_out|din2[11,12]                                                                                                                                                                               ; Merged with vga_out:vga_out|din2[10]                                                                                                                                              ;
; vga_out:vga_out|din2[15]                                                                                                                                                                                  ; Merged with vga_out:vga_out|din2[14]                                                                                                                                              ;
; vga_out:vga_out|din2[4]                                                                                                                                                                                   ; Merged with vga_out:vga_out|din2[2]                                                                                                                                               ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1..5]                                  ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0..15]                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                  ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value                                            ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0] ;
; ascal:ascal|i_wadrs[5..7]                                                                                                                                                                                 ; Merged with ascal:ascal|i_wadrs[4]                                                                                                                                                ;
; osd:vga_osd|rdout[17..20]                                                                                                                                                                                 ; Merged with osd:vga_osd|rdout[16]                                                                                                                                                 ;
; osd:vga_osd|rdout[8,9,11,12]                                                                                                                                                                              ; Merged with osd:vga_osd|rdout[10]                                                                                                                                                 ;
; osd:vga_osd|rdout[15]                                                                                                                                                                                     ; Merged with osd:vga_osd|rdout[14]                                                                                                                                                 ;
; osd:vga_osd|rdout[23]                                                                                                                                                                                     ; Merged with osd:vga_osd|rdout[22]                                                                                                                                                 ;
; osd:vga_osd|rdout[2,4]                                                                                                                                                                                    ; Merged with osd:vga_osd|rdout[0]                                                                                                                                                  ;
; osd:vga_osd|rdout[3]                                                                                                                                                                                      ; Merged with osd:vga_osd|rdout[1]                                                                                                                                                  ;
; ascal:ascal|i_wadrs_mem[5..7]                                                                                                                                                                             ; Merged with ascal:ascal|i_wadrs_mem[4]                                                                                                                                            ;
; osd:vga_osd|rdout3[17..20]                                                                                                                                                                                ; Merged with osd:vga_osd|rdout3[16]                                                                                                                                                ;
; osd:vga_osd|rdout3[8,9,11,12]                                                                                                                                                                             ; Merged with osd:vga_osd|rdout3[10]                                                                                                                                                ;
; osd:vga_osd|rdout3[15]                                                                                                                                                                                    ; Merged with osd:vga_osd|rdout3[14]                                                                                                                                                ;
; osd:vga_osd|rdout3[23]                                                                                                                                                                                    ; Merged with osd:vga_osd|rdout3[22]                                                                                                                                                ;
; osd:vga_osd|rdout3[2,4]                                                                                                                                                                                   ; Merged with osd:vga_osd|rdout3[0]                                                                                                                                                 ;
; osd:vga_osd|rdout3[3]                                                                                                                                                                                     ; Merged with osd:vga_osd|rdout3[1]                                                                                                                                                 ;
; osd:vga_osd|rdout2[17..20]                                                                                                                                                                                ; Merged with osd:vga_osd|rdout2[16]                                                                                                                                                ;
; osd:vga_osd|rdout2[8,9,11,12]                                                                                                                                                                             ; Merged with osd:vga_osd|rdout2[10]                                                                                                                                                ;
; osd:vga_osd|rdout2[15]                                                                                                                                                                                    ; Merged with osd:vga_osd|rdout2[14]                                                                                                                                                ;
; osd:vga_osd|rdout2[23]                                                                                                                                                                                    ; Merged with osd:vga_osd|rdout2[22]                                                                                                                                                ;
; osd:vga_osd|rdout2[2,4]                                                                                                                                                                                   ; Merged with osd:vga_osd|rdout2[0]                                                                                                                                                 ;
; osd:vga_osd|rdout2[3]                                                                                                                                                                                     ; Merged with osd:vga_osd|rdout2[1]                                                                                                                                                 ;
; ascal:ascal|i_hpix4.g[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix4.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix4.r[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix4.r[6]                                                                                                                                              ;
; osd:vga_osd|nrdout1[17..22]                                                                                                                                                                               ; Merged with osd:vga_osd|nrdout1[16]                                                                                                                                               ;
; osd:vga_osd|ordout1[20]                                                                                                                                                                                   ; Merged with osd:vga_osd|nrdout1[16]                                                                                                                                               ;
; osd:vga_osd|nrdout1[8,9,11..15]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[10]                                                                                                                                               ;
; osd:vga_osd|nrdout1[3,5,7]                                                                                                                                                                                ; Merged with osd:vga_osd|nrdout1[1]                                                                                                                                                ;
; osd:vga_osd|nrdout1[2,4,6]                                                                                                                                                                                ; Merged with osd:vga_osd|nrdout1[0]                                                                                                                                                ;
; mcp23009:mcp23009|i2c:i2c|SD[12..14]                                                                                                                                                                      ; Merged with mcp23009:mcp23009|i2c:i2c|SD[11]                                                                                                                                      ;
; mcp23009:mcp23009|i2c:i2c|SD[24]                                                                                                                                                                          ; Merged with mcp23009:mcp23009|i2c:i2c|SD[23]                                                                                                                                      ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix3.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix3.r[6]                                                                                                                                              ;
; scanlines:VGA_scanlines|dout[17..23]                                                                                                                                                                      ; Merged with scanlines:VGA_scanlines|dout[16]                                                                                                                                      ;
; scanlines:VGA_scanlines|dout[8,9,11..15]                                                                                                                                                                  ; Merged with scanlines:VGA_scanlines|dout[10]                                                                                                                                      ;
; scanlines:VGA_scanlines|dout[3,5,7]                                                                                                                                                                       ; Merged with scanlines:VGA_scanlines|dout[1]                                                                                                                                       ;
; scanlines:VGA_scanlines|dout[2,4,6]                                                                                                                                                                       ; Merged with scanlines:VGA_scanlines|dout[0]                                                                                                                                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix2.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix2.r[6]                                                                                                                                              ;
; scanlines:VGA_scanlines|dout2[17..23]                                                                                                                                                                     ; Merged with scanlines:VGA_scanlines|dout2[16]                                                                                                                                     ;
; scanlines:VGA_scanlines|dout2[8,9,11..15]                                                                                                                                                                 ; Merged with scanlines:VGA_scanlines|dout2[10]                                                                                                                                     ;
; scanlines:VGA_scanlines|dout2[3,5,7]                                                                                                                                                                      ; Merged with scanlines:VGA_scanlines|dout2[1]                                                                                                                                      ;
; scanlines:VGA_scanlines|dout2[2,4,6]                                                                                                                                                                      ; Merged with scanlines:VGA_scanlines|dout2[0]                                                                                                                                      ;
; ascal:ascal|i_hpix1.g[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix1.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix1.r[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix1.r[6]                                                                                                                                              ;
; scanlines:VGA_scanlines|dout1[17..23]                                                                                                                                                                     ; Merged with scanlines:VGA_scanlines|dout1[16]                                                                                                                                     ;
; scanlines:VGA_scanlines|dout1[8,9,11..15]                                                                                                                                                                 ; Merged with scanlines:VGA_scanlines|dout1[10]                                                                                                                                     ;
; scanlines:VGA_scanlines|dout1[3,5,7]                                                                                                                                                                      ; Merged with scanlines:VGA_scanlines|dout1[1]                                                                                                                                      ;
; scanlines:VGA_scanlines|dout1[2,4,6]                                                                                                                                                                      ; Merged with scanlines:VGA_scanlines|dout1[0]                                                                                                                                      ;
; ascal:ascal|i_hpix0.g[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix0.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpix0.r[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpix0.r[6]                                                                                                                                              ;
; emu:emu|vgaout:showrez|r[1]                                                                                                                                                                               ; Merged with emu:emu|vgaout:showrez|r[0]                                                                                                                                           ;
; emu:emu|vgaout:showrez|g[1]                                                                                                                                                                               ; Merged with emu:emu|vgaout:showrez|g[0]                                                                                                                                           ;
; ascal:ascal|i_hpixp.g[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpixp.g[6]                                                                                                                                              ;
; ascal:ascal|i_hpixp.r[7]                                                                                                                                                                                  ; Merged with ascal:ascal|i_hpixp.r[6]                                                                                                                                              ;
; ascal:ascal|i_ppix.g[7]                                                                                                                                                                                   ; Merged with ascal:ascal|i_ppix.g[6]                                                                                                                                               ;
; ascal:ascal|i_ppix.r[7]                                                                                                                                                                                   ; Merged with ascal:ascal|i_ppix.r[6]                                                                                                                                               ;
; dv_d2[2,4]                                                                                                                                                                                                ; Merged with dv_d2[0]                                                                                                                                                              ;
; dv_d2[3]                                                                                                                                                                                                  ; Merged with dv_d2[1]                                                                                                                                                              ;
; dv_d2[8,9,11,12]                                                                                                                                                                                          ; Merged with dv_d2[10]                                                                                                                                                             ;
; dv_d2[15]                                                                                                                                                                                                 ; Merged with dv_d2[14]                                                                                                                                                             ;
; dv_d2[17..20]                                                                                                                                                                                             ; Merged with dv_d2[16]                                                                                                                                                             ;
; dv_d2[23]                                                                                                                                                                                                 ; Merged with dv_d2[22]                                                                                                                                                             ;
; dv_d1[2,4]                                                                                                                                                                                                ; Merged with dv_d1[0]                                                                                                                                                              ;
; dv_d1[3]                                                                                                                                                                                                  ; Merged with dv_d1[1]                                                                                                                                                              ;
; dv_d1[8,9,11,12]                                                                                                                                                                                          ; Merged with dv_d1[10]                                                                                                                                                             ;
; dv_d1[15]                                                                                                                                                                                                 ; Merged with dv_d1[14]                                                                                                                                                             ;
; dv_d1[17..20]                                                                                                                                                                                             ; Merged with dv_d1[16]                                                                                                                                                             ;
; dv_d1[23]                                                                                                                                                                                                 ; Merged with dv_d1[22]                                                                                                                                                             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                               ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                              ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_adrsi[7]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_adrs[7]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_wadrs_mem[4]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_wadrs[4]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_wadrs[4]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_adrsi[23..31]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                       ;
; audio_out:audio_out|spdif:toslink|parity_count_q[1..5]                                                                                                                                                    ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|cnt[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ddr_svc:ddr_svc|ram_burst[1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0,7]                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0..28]                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0..7]                                                                                                          ; Lost fanout                                                                                                                                                                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0..7]                                                                                                     ; Lost fanout                                                                                                                                                                       ;
; ddr_svc:ddr_svc|ram_burst[0]                                                                                                                                                                              ; Merged with ddr_svc:ddr_svc|ch                                                                                                                                                    ;
; vga_out:vga_scaler_out|y_2[8,9]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[1]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[2]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[3]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[4]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[5]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[6]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[7]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[8]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[9]~en                                                                                                                                                      ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[10]~en                                                                                                                                                     ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[11]~en                                                                                                                                                     ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[12]~en                                                                                                                                                     ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[13]~en                                                                                                                                                     ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[14]~en                                                                                                                                                     ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[15]~en                                                                                                                                                     ; Merged with emu:emu|tester:my_memtst|sdram:my_dram|DRAM_DQ[0]~en                                                                                                                  ;
; emu:emu|secs[3..15]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; hdmi_config:hdmi_config|LUT_INDEX[7]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                       ;
; mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; vga_out:vga_out|y_2[8,9]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                       ;
; audio_out:audio_out|cnt[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|v_osd_start[21]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|osd_w[0..2,9..21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:hdmi_osd|osd_h[0..2,9..21]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|v_osd_start[21]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|osd_w[0..2,9..21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; osd:vga_osd|osd_h[0..2,9..21]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                             ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                        ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                     ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                                ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|sdram:my_dram|cmd2.001                                                                                                                                                           ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                     ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                        ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4 ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                               ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                               ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                               ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                               ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                             ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                             ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                              ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                              ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                              ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                              ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                                ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                                ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                                ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                                ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2         ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3         ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4         ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5         ; Lost fanout                                                                                                                                                                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                   ; Lost fanout                                                                                                                                                                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                   ; Lost fanout                                                                                                                                                                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                   ; Lost fanout                                                                                                                                                                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                   ; Lost fanout                                                                                                                                                                       ;
; alsa:alsa|state~5                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|curr_state~2                                                                                                                                                                     ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|curr_state~3                                                                                                                                                                     ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|curr_state~4                                                                                                                                                                     ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|curr_state~5                                                                                                                                                                     ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|sdram:my_dram|cmd2~2                                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|sdram:my_dram|cmd2~3                                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|sdram:my_dram|cmd2~4                                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|sdram:my_dram|cas_cmd2~4                                                                                                                                                         ; Lost fanout                                                                                                                                                                       ;
; emu:emu|tester:my_memtst|sdram:my_dram|cas_cmd~7                                                                                                                                                          ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                          ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                     ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                              ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                 ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                  ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                  ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                             ; Lost fanout                                                                                                                                                                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                         ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                             ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                        ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                                      ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                         ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                          ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                          ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                        ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                        ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                     ; Lost fanout                                                                                                                                                                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                 ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|i_intercnt[0,1]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_inter                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|o_inter                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_head[80]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_half                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|i_line                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_wline_mem                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|i_wline                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_wline                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; ascal:ascal|avl_i_offset1[23,24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                       ;
; ascal:ascal|o_ibuf1[0,1]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                       ;
; Total Number of Removed Registers = 2175                                                                                                                                                                  ;                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ascal:ascal|o_mode[1]                                                                                                                                                 ; Stuck at GND              ; ascal:ascal|o_hmode[1], ascal:ascal|o_vmode[1], ascal:ascal|o_v_bic_pix.r[7],                                                                                                     ;
;                                                                                                                                                                       ; due to stuck port data_in ; ascal:ascal|o_v_bic_pix.r[6], ascal:ascal|o_v_bic_pix.r[5],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.r[4], ascal:ascal|o_v_bic_pix.r[3],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.r[2], ascal:ascal|o_v_bic_pix.r[1],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.r[0], ascal:ascal|o_v_bic_tt2.r_abxcxx[9],                                                                                                                ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[8], ascal:ascal|o_v_bic_tt2.r_abxcxx[7],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[6], ascal:ascal|o_v_bic_tt2.r_abxcxx[5],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[4], ascal:ascal|o_v_bic_abcd1.r.a[7],                                                                                                            ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_abcd1.r.a[6], ascal:ascal|o_v_bic_abcd1.r.a[5],                                                                                                               ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_abcd1.r.a[4], ascal:ascal|o_v_bic_pix.g[7],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.g[6], ascal:ascal|o_v_bic_pix.g[5],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.g[4], ascal:ascal|o_v_bic_pix.g[3],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.g[2], ascal:ascal|o_v_bic_pix.g[1],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.g[0], ascal:ascal|o_v_bic_tt2.g_abxcxx[9],                                                                                                                ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[8], ascal:ascal|o_v_bic_tt2.g_abxcxx[7],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[6], ascal:ascal|o_v_bic_tt2.g_abxcxx[5],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[4], ascal:ascal|o_v_bic_abcd1.g.a[7],                                                                                                            ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_abcd1.g.a[6], ascal:ascal|o_v_bic_abcd1.g.a[5],                                                                                                               ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_abcd1.g.a[4], ascal:ascal|o_v_bic_pix.b[7],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.b[6], ascal:ascal|o_v_bic_pix.b[5],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.b[4], ascal:ascal|o_v_bic_pix.b[3],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.b[2], ascal:ascal|o_v_bic_pix.b[1],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_pix.b[0], ascal:ascal|o_v_bic_tt2.b_abxcxx[9],                                                                                                                ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[8], ascal:ascal|o_v_bic_tt2.b_abxcxx[7],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[6], ascal:ascal|o_v_bic_tt2.b_abxcxx[5],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[4], ascal:ascal|o_v_bic_abcd1.b.a[7],                                                                                                            ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_abcd1.b.a[6], ascal:ascal|o_v_bic_abcd1.b.a[5],                                                                                                               ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.b[0],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.b[1], ascal:ascal|o_h_bic_pix.b[2],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.b[3], ascal:ascal|o_h_bic_pix.b[4],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.b[5], ascal:ascal|o_h_bic_pix.b[6],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.b[7], ascal:ascal|o_h_bic_tt2.b_abxcxx[9],                                                                                                                ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[8], ascal:ascal|o_h_bic_tt2.b_abxcxx[7],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[6], ascal:ascal|o_h_bic_tt2.b_abxcxx[5],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[4], ascal:ascal|o_h_bic_abcd1.b.a[7],                                                                                                            ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_abcd1.b.a[6], ascal:ascal|o_h_bic_abcd1.b.a[5],                                                                                                               ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.g[0],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.g[1], ascal:ascal|o_h_bic_pix.g[2],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.g[3], ascal:ascal|o_h_bic_pix.g[4],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.g[5], ascal:ascal|o_h_bic_pix.g[6],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.g[7], ascal:ascal|o_h_bic_tt2.g_abxcxx[9],                                                                                                                ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[8], ascal:ascal|o_h_bic_tt2.g_abxcxx[7],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[6], ascal:ascal|o_h_bic_tt2.g_abxcxx[5],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[4], ascal:ascal|o_h_bic_abcd1.g.a[7],                                                                                                            ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_abcd1.g.a[6], ascal:ascal|o_h_bic_abcd1.g.a[5],                                                                                                               ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_abcd1.g.a[4], ascal:ascal|o_h_bic_pix.r[0],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.r[1], ascal:ascal|o_h_bic_pix.r[2],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.r[3], ascal:ascal|o_h_bic_pix.r[4],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.r[5], ascal:ascal|o_h_bic_pix.r[6],                                                                                                                       ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_pix.r[7], ascal:ascal|o_h_bic_tt2.r_abxcxx[9],                                                                                                                ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[8], ascal:ascal|o_h_bic_tt2.r_abxcxx[7],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[6], ascal:ascal|o_h_bic_tt2.r_abxcxx[5],                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[4], ascal:ascal|o_h_bic_abcd1.r.a[7],                                                                                                            ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_abcd1.r.a[6], ascal:ascal|o_h_bic_abcd1.r.a[5],                                                                                                               ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_abcd1.r.a[4], ascal:ascal|o_hfrac2[9], ascal:ascal|o_hfrac2[8]                                                                                                ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                                       ; Stuck at VCC              ; sysmem_lite:sysmem|ram1_reset_0,                                                                                                                                                  ;
;                                                                                                                                                                       ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|lock_stage,                                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|read_terminating,                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[0],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[1],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[2],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[3],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[4],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[5],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[6],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[7],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|terminating,                                                                                              ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[0],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[1],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[2],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[3],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[4],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[5],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[6],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[7],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[8],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[9],                                                                                         ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[10],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[11],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[12],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[13],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[14],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[15],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[16],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[17],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[18],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[19],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[20],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[21],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[22],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[23],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[24],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[25],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[26],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[27],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[28],                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[1],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[2],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[3],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[4],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[5],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[6],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[7],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[0],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[1],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[2],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[3],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[4],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[5],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[6],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[7],                                                                                    ;
;                                                                                                                                                                       ;                           ; ddr_svc:ddr_svc|ram_burst[1],                                                                                                                                                     ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[7],                                                                                ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[1],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[3],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[4],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[5],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[6],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[7],                                                                                    ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[2]                                                                                     ;
; ascal:ascal|i_pce                                                                                                                                                     ; Stuck at VCC              ; ascal:ascal|i_fl_pre, ascal:ascal|i_hmin[8], ascal:ascal|i_hmin[7],                                                                                                               ;
;                                                                                                                                                                       ; due to stuck port data_in ; ascal:ascal|i_hmin[6], ascal:ascal|i_hmin[5], ascal:ascal|i_hmin[4],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_hmin[3], ascal:ascal|i_hmin[2], ascal:ascal|i_hmin[1],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_hmin[0], ascal:ascal|i_vmin[8], ascal:ascal|i_vmin[7],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_vmin[6], ascal:ascal|i_vmin[5], ascal:ascal|i_vmin[4],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_vmin[3], ascal:ascal|i_vmin[2], ascal:ascal|i_vmin[1],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_vmin[0], ascal:ascal|i_mode[1], ascal:ascal|i_mode[0],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_format[0], ascal:ascal|i_div[2], ascal:ascal|i_div[1],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_adrsi[7], ascal:ascal|i_adrs[7], ascal:ascal|i_wadrs_mem[4],                                                                                                        ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_wadrs[4], ascal:ascal|avl_wadrs[4], ascal:ascal|i_intercnt[0],                                                                                                      ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_inter, ascal:ascal|o_inter, ascal:ascal|i_half, ascal:ascal|i_line,                                                                                                 ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_wline_mem, ascal:ascal|i_wline, ascal:ascal|avl_wline,                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|avl_i_offset1[23], ascal:ascal|avl_i_offset1[24], ascal:ascal|o_ibuf1[1],                                                                                             ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_ibuf1[0]                                                                                                                                                            ;
; audio_out:audio_out|cr1[0]                                                                                                                                            ; Stuck at GND              ; audio_out:audio_out|cr[15], audio_out:audio_out|cr[0], audio_out:audio_out|cr[1],                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; audio_out:audio_out|cr[2], audio_out:audio_out|cr[3], audio_out:audio_out|cr[4],                                                                                                  ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|cr[5], audio_out:audio_out|cr[6], audio_out:audio_out|cr[7],                                                                                                  ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|cr[8], audio_out:audio_out|cr[9], audio_out:audio_out|cr[10],                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|cr[11], audio_out:audio_out|cr[12], audio_out:audio_out|cr[13],                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|cr[14], audio_out:audio_out|IIR_filter:IIR_filter|inp_m[0],                                                                                                   ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[1],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[2],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[3],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[4],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[5],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[6],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[7],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[8],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[9],                                                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[10],                                                                                                                              ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[11],                                                                                                                              ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[12],                                                                                                                              ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[13],                                                                                                                              ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[14],                                                                                                                              ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[15]                                                                                                                               ;
; audio_out:audio_out|cl1[0]                                                                                                                                            ; Stuck at GND              ; audio_out:audio_out|cl[15], audio_out:audio_out|cl[0], audio_out:audio_out|cl[1],                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; audio_out:audio_out|cl[2], audio_out:audio_out|cl[3], audio_out:audio_out|cl[4],                                                                                                  ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|cl[5], audio_out:audio_out|cl[6], audio_out:audio_out|cl[7],                                                                                                  ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|cl[8], audio_out:audio_out|cl[9], audio_out:audio_out|cl[10],                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|cl[11], audio_out:audio_out|cl[12], audio_out:audio_out|cl[13],                                                                                               ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|cl[14], audio_out:audio_out|IIR_filter:IIR_filter|inp[0],                                                                                                     ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[1],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[2],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[3],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[4],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[5],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[6],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[7],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[8],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[9],                                                                                                                                 ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[10],                                                                                                                                ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[11],                                                                                                                                ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[12],                                                                                                                                ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[13],                                                                                                                                ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[14],                                                                                                                                ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[15]                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                                   ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[28],                                                                                  ;
;                                                                                                                                                                       ; due to stuck port data_in ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[27],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[26],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[25],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[24],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[23],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[22],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[21],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[20],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[19],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[18],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[17],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[16],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[15],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[14],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[13],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[12],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[11],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[10],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[9],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[8],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[7],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[6],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[5],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[4],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[3],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[2],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[1],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0]                                                                                    ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|init_reset_deasserted                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[28],                                                                                  ;
;                                                                                                                                                                       ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[27],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[26],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[25],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[24],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[23],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[22],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[21],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[20],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[19],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[18],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[17],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[16],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[15],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[14],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[13],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[12],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[11],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[10],                                                                                  ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[9],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[8],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[7],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[6],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[5],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[4],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[3],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[2],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[1],                                                                                   ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[0]                                                                                    ;
; ary[0]                                                                                                                                                                ; Stuck at GND              ; FREESCALE, hcalc[12], hcalc[13], hcalc[14], hcalc[15], hcalc[16], hcalc[17], hcalc[18],                                                                                           ;
;                                                                                                                                                                       ; due to stuck port data_in ; hcalc[19], hcalc[20], hcalc[21], hcalc[22], hcalc[23], wcalc[12], wcalc[13], wcalc[14],                                                                                           ;
;                                                                                                                                                                       ;                           ; wcalc[15], wcalc[16], wcalc[17], wcalc[18], wcalc[19], wcalc[20], wcalc[21], wcalc[22],                                                                                           ;
;                                                                                                                                                                       ;                           ; wcalc[23]                                                                                                                                                                         ;
; osd:vga_osd|infoy[12]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_4[14], osd:vga_osd|v_info_start_2[13],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[12], osd:vga_osd|v_info_start_h[12],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; osd:vga_osd|v_info_start_5[15], osd:vga_osd|v_info_start_5[16],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; osd:vga_osd|v_info_start_5[17], osd:vga_osd|v_info_start_5[18],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; osd:vga_osd|v_info_start_5[19], osd:vga_osd|v_info_start_5[20],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; osd:vga_osd|v_info_start_5[21], osd:vga_osd|v_info_start_3[14],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; osd:vga_osd|v_info_start_3[15], osd:vga_osd|v_info_start_3[16],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; osd:vga_osd|v_info_start_3[17], osd:vga_osd|v_info_start_3[18],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; osd:vga_osd|v_info_start_3[19], osd:vga_osd|v_info_start_3[20],                                                                                                                   ;
;                                                                                                                                                                       ;                           ; osd:vga_osd|v_info_start_3[21]                                                                                                                                                    ;
; osd:hdmi_osd|infoy[12]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[14], osd:hdmi_osd|v_info_start_2[13],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[12], osd:hdmi_osd|v_info_start_h[12],                                                                                                                 ;
;                                                                                                                                                                       ;                           ; osd:hdmi_osd|v_info_start_5[15], osd:hdmi_osd|v_info_start_5[16],                                                                                                                 ;
;                                                                                                                                                                       ;                           ; osd:hdmi_osd|v_info_start_5[17], osd:hdmi_osd|v_info_start_5[18],                                                                                                                 ;
;                                                                                                                                                                       ;                           ; osd:hdmi_osd|v_info_start_5[19], osd:hdmi_osd|v_info_start_5[20],                                                                                                                 ;
;                                                                                                                                                                       ;                           ; osd:hdmi_osd|v_info_start_5[21], osd:hdmi_osd|v_info_start_3[14],                                                                                                                 ;
;                                                                                                                                                                       ;                           ; osd:hdmi_osd|v_info_start_3[15], osd:hdmi_osd|v_info_start_3[16],                                                                                                                 ;
;                                                                                                                                                                       ;                           ; osd:hdmi_osd|v_info_start_3[17], osd:hdmi_osd|v_info_start_3[18],                                                                                                                 ;
;                                                                                                                                                                       ;                           ; osd:hdmi_osd|v_info_start_3[19], osd:hdmi_osd|v_info_start_3[20],                                                                                                                 ;
;                                                                                                                                                                       ;                           ; osd:hdmi_osd|v_info_start_3[21]                                                                                                                                                   ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                             ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1],                                                                                ;
;                                                                                                                                                                       ; due to stuck port data_in ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1],                                                                                      ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0],                                                                                ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating,                                                                                        ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[1],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[2],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[3],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[4],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[5],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[6],                                                                               ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[7]                                                                                ;
; emu:emu|secs[15]                                                                                                                                                      ; Lost Fanouts              ; emu:emu|secs[14], emu:emu|secs[13], emu:emu|secs[12], emu:emu|secs[11], emu:emu|secs[10],                                                                                         ;
;                                                                                                                                                                       ;                           ; emu:emu|secs[9], emu:emu|secs[8], emu:emu|secs[7], emu:emu|secs[6], emu:emu|secs[5],                                                                                              ;
;                                                                                                                                                                       ;                           ; emu:emu|secs[4], emu:emu|secs[3]                                                                                                                                                  ;
; ascal:ascal|o_h_sbil_t.f[3]                                                                                                                                           ; Stuck at GND              ; ascal:ascal|o_hfrac2[10], ascal:ascal|o_h_sbil_t.f[2], ascal:ascal|o_h_sbil_t.f[1],                                                                                               ;
;                                                                                                                                                                       ; due to stuck port data_in ; ascal:ascal|o_h_sbil_t.f[0], ascal:ascal|o_h_sbil_t.s[3],                                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_sbil_t.s[2], ascal:ascal|o_h_sbil_t.s[1],                                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_sbil_t.s[0]                                                                                                                                                       ;
; FB_STRIDE[0]                                                                                                                                                          ; Stuck at GND              ; ascal:ascal|o_stride[7], ascal:ascal|o_stride[6], ascal:ascal|o_stride[5],                                                                                                        ;
;                                                                                                                                                                       ; due to stuck port data_in ; ascal:ascal|o_stride[4], ascal:ascal|o_stride[3], ascal:ascal|o_stride[2],                                                                                                        ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_stride[1], ascal:ascal|o_stride[0]                                                                                                                                  ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[9]                                                                                                                                     ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.b_dxx[10], ascal:ascal|o_h_bic_tt1.b_dxx[9],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt1.b_dxx[8], ascal:ascal|o_h_bic_tt1.b_dxx[7],                                                                                                               ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_hfrac3[11], ascal:ascal|o_hfrac3[10], ascal:ascal|o_hfrac3[9],                                                                                                      ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_hfrac3[8]                                                                                                                                                           ;
; ascal:ascal|i_adrsi[31]                                                                                                                                               ; Lost Fanouts              ; ascal:ascal|i_adrsi[30], ascal:ascal|i_adrsi[29], ascal:ascal|i_adrsi[28],                                                                                                        ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_adrsi[27], ascal:ascal|i_adrsi[26], ascal:ascal|i_adrsi[25],                                                                                                        ;
;                                                                                                                                                                       ;                           ; ascal:ascal|i_adrsi[24], ascal:ascal|i_adrsi[23]                                                                                                                                  ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[0]                                                                     ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[1],                                                                                ;
;                                                                                                                                                                       ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[2],                                                                                ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[3],                                                                                ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[4],                                                                                ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[5],                                                                                ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[6],                                                                                ;
;                                                                                                                                                                       ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[7]                                                                                 ;
; ascal:ascal|o_v_sbil_t.f[3]                                                                                                                                           ; Stuck at GND              ; ascal:ascal|o_v_sbil_t.f[2], ascal:ascal|o_v_sbil_t.f[1],                                                                                                                         ;
;                                                                                                                                                                       ; due to stuck port data_in ; ascal:ascal|o_v_sbil_t.f[0], ascal:ascal|o_v_sbil_t.s[3],                                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_sbil_t.s[2], ascal:ascal|o_v_sbil_t.s[1],                                                                                                                         ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_sbil_t.s[0]                                                                                                                                                       ;
; emu:emu|hps_io:hps_io|fp_dout[15]                                                                                                                                     ; Stuck at GND              ; emu:emu|hps_io:hps_io|ioctl_download, emu:emu|hps_io:hps_io|fio_block.cnt[0],                                                                                                     ;
;                                                                                                                                                                       ; due to stuck port data_in ; emu:emu|hps_io:hps_io|fio_block.cnt[1], emu:emu|hps_io:hps_io|fio_block.cnt[2],                                                                                                   ;
;                                                                                                                                                                       ;                           ; emu:emu|hps_io:hps_io|fio_block.has_cmd                                                                                                                                           ;
; osd:vga_osd|infoy[14]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_4[16], osd:vga_osd|v_info_start_2[15],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[14], osd:vga_osd|v_info_start_h[14]                                                                                                                    ;
; osd:vga_osd|infoy[15]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_4[17], osd:vga_osd|v_info_start_2[16],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[15], osd:vga_osd|v_info_start_h[15]                                                                                                                    ;
; osd:vga_osd|infoy[16]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_4[18], osd:vga_osd|v_info_start_2[17],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[16], osd:vga_osd|v_info_start_h[16]                                                                                                                    ;
; osd:vga_osd|infoy[17]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_4[19], osd:vga_osd|v_info_start_2[18],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[17], osd:vga_osd|v_info_start_h[17]                                                                                                                    ;
; osd:vga_osd|infoy[18]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_4[20], osd:vga_osd|v_info_start_2[19],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[18], osd:vga_osd|v_info_start_h[18]                                                                                                                    ;
; osd:hdmi_osd|infoy[13]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[15], osd:hdmi_osd|v_info_start_2[14],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[13], osd:hdmi_osd|v_info_start_h[13]                                                                                                                  ;
; osd:vga_osd|infoy[19]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_4[21], osd:vga_osd|v_info_start_2[20],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[19], osd:vga_osd|v_info_start_h[19]                                                                                                                    ;
; osd:hdmi_osd|infoy[16]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[18], osd:hdmi_osd|v_info_start_2[17],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[16], osd:hdmi_osd|v_info_start_h[16]                                                                                                                  ;
; audio_out:audio_out|spdif:toslink|parity_count_q[5]                                                                                                                   ; Lost Fanouts              ; audio_out:audio_out|spdif:toslink|parity_count_q[4],                                                                                                                              ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[3],                                                                                                                              ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[2],                                                                                                                              ;
;                                                                                                                                                                       ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[1]                                                                                                                               ;
; osd:vga_osd|infoy[13]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_4[15], osd:vga_osd|v_info_start_2[14],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[13], osd:vga_osd|v_info_start_h[13]                                                                                                                    ;
; osd:hdmi_osd|infoy[19]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[21], osd:hdmi_osd|v_info_start_2[20],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[19], osd:hdmi_osd|v_info_start_h[19]                                                                                                                  ;
; osd:hdmi_osd|infoy[18]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[20], osd:hdmi_osd|v_info_start_2[19],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[18], osd:hdmi_osd|v_info_start_h[18]                                                                                                                  ;
; osd:hdmi_osd|infoy[17]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[19], osd:hdmi_osd|v_info_start_2[18],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[17], osd:hdmi_osd|v_info_start_h[17]                                                                                                                  ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[9]                                                                                                                                     ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.r_dxx[10], ascal:ascal|o_v_bic_tt1.r_dxx[9],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt1.r_dxx[8], ascal:ascal|o_v_bic_tt1.r_dxx[7]                                                                                                                ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[9]                                                                                                                                     ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.g_dxx[10], ascal:ascal|o_v_bic_tt1.g_dxx[9],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt1.g_dxx[8], ascal:ascal|o_v_bic_tt1.g_dxx[7]                                                                                                                ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[9]                                                                                                                                     ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.b_dxx[10], ascal:ascal|o_v_bic_tt1.b_dxx[9],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_v_bic_tt1.b_dxx[8], ascal:ascal|o_v_bic_tt1.b_dxx[7]                                                                                                                ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[9]                                                                                                                                     ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.g_dxx[10], ascal:ascal|o_h_bic_tt1.g_dxx[9],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt1.g_dxx[8], ascal:ascal|o_h_bic_tt1.g_dxx[7]                                                                                                                ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[9]                                                                                                                                     ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.r_dxx[10], ascal:ascal|o_h_bic_tt1.r_dxx[9],                                                                                                              ;
;                                                                                                                                                                       ;                           ; ascal:ascal|o_h_bic_tt1.r_dxx[8], ascal:ascal|o_h_bic_tt1.r_dxx[7]                                                                                                                ;
; osd:hdmi_osd|infoy[15]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[17], osd:hdmi_osd|v_info_start_2[16],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[15], osd:hdmi_osd|v_info_start_h[15]                                                                                                                  ;
; osd:hdmi_osd|infoy[14]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[16], osd:hdmi_osd|v_info_start_2[15],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[14], osd:hdmi_osd|v_info_start_h[14]                                                                                                                  ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3          ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,                 ;
;                                                                                                                                                                       ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,               ;
;                                                                                                                                                                       ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG         ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3  ; Lost Fanouts              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,         ;
;                                                                                                                                                                       ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,       ;
;                                                                                                                                                                       ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG ;
; osd:vga_osd|infoy[20]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_2[21], osd:vga_osd|v_info_start_1[20],                                                                                                                   ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:vga_osd|v_info_start_h[20]                                                                                                                                                    ;
; ascal:ascal|i_pfl                                                                                                                                                     ; Stuck at GND              ; ascal:ascal|i_flm, ascal:ascal|i_head[81], ascal:ascal|i_intercnt[1]                                                                                                              ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:hdmi_osd|infoy[20]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_2[21], osd:hdmi_osd|v_info_start_1[20],                                                                                                                 ;
;                                                                                                                                                                       ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_h[20]                                                                                                                                                   ;
; ascal:ascal|o_mode[0]                                                                                                                                                 ; Stuck at GND              ; ascal:ascal|o_hmode[0], ascal:ascal|o_vmode[0]                                                                                                                                    ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:hdmi_osd|infoh[1]                                                                                                                                                 ; Stuck at GND              ; osd:hdmi_osd|osd_w[1], osd:hdmi_osd|osd_h[1]                                                                                                                                      ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:hdmi_osd|infoh[2]                                                                                                                                                 ; Stuck at GND              ; osd:hdmi_osd|osd_w[2], osd:hdmi_osd|osd_h[2]                                                                                                                                      ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:vga_osd|infoh[2]                                                                                                                                                  ; Stuck at GND              ; osd:vga_osd|osd_w[2], osd:vga_osd|osd_h[2]                                                                                                                                        ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:vga_osd|infoy[21]                                                                                                                                                 ; Stuck at GND              ; osd:vga_osd|v_info_start_1[21], osd:vga_osd|v_info_start_h[21]                                                                                                                    ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:vga_osd|infoh[1]                                                                                                                                                  ; Stuck at GND              ; osd:vga_osd|osd_w[1], osd:vga_osd|osd_h[1]                                                                                                                                        ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:hdmi_osd|infoy[21]                                                                                                                                                ; Stuck at GND              ; osd:hdmi_osd|v_info_start_1[21], osd:hdmi_osd|v_info_start_h[21]                                                                                                                  ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:vga_osd|infoh[0]                                                                                                                                                  ; Stuck at GND              ; osd:vga_osd|osd_w[0], osd:vga_osd|osd_h[0]                                                                                                                                        ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5  ; Lost Fanouts              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,       ;
;                                                                                                                                                                       ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG          ;
; osd:hdmi_osd|infoh[0]                                                                                                                                                 ; Stuck at GND              ; osd:hdmi_osd|osd_w[0], osd:hdmi_osd|osd_h[0]                                                                                                                                      ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5          ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,               ;
;                                                                                                                                                                       ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                  ;
; audio_out:audio_out|cl1[15]                                                                                                                                           ; Stuck at GND              ; audio_out:audio_out|cl2[15]                                                                                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                         ; Stuck at GND              ; osd:vga_osd|v_osd_start[21]                                                                                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                                        ; Stuck at GND              ; osd:hdmi_osd|v_osd_start[21]                                                                                                                                                      ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[1]                                                                     ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[1]                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; emu:emu|tester:my_memtst|sdram:my_dram|cas_addr2[1]                                                                                                                   ; Stuck at GND              ; emu:emu|tester:my_memtst|sdram:my_dram|cas_addr[1]                                                                                                                                ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; emu:emu|tester:my_memtst|sdram:my_dram|cas_addr2[0]                                                                                                                   ; Stuck at GND              ; emu:emu|tester:my_memtst|sdram:my_dram|cas_addr[0]                                                                                                                                ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0]                                                                     ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0]                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[7]                                                                     ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[7]                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[6]                                                                     ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[6]                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; scanlines:VGA_scanlines|scanline[0]                                                                                                                                   ; Stuck at GND              ; scanlines:VGA_scanlines|old_vs                                                                                                                                                    ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed ; Stuck at GND              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[5]                                                                     ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[5]                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[3]                                                                     ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[3]                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[2]                                                                     ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[2]                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; audio_out:audio_out|cr1[15]                                                                                                                                           ; Stuck at GND              ; audio_out:audio_out|cr2[15]                                                                                                                                                       ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                   ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4  ; Lost Fanouts              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6  ; Lost Fanouts              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG     ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4          ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6          ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10469 ;
; Number of registers using Synchronous Clear  ; 2976  ;
; Number of registers using Synchronous Load   ; 1332  ;
; Number of registers using Asynchronous Clear ; 429   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7977  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; hdmi_config:hdmi_config|i2c:i2c_av|SCLK                                                                                                                                                              ; 2       ;
; mcp23009:mcp23009|i2c:i2c|SCLK                                                                                                                                                                       ; 3       ;
; sysmem_lite:sysmem|vbuf_reset_1                                                                                                                                                                      ; 5       ;
; sysmem_lite:sysmem|ram2_reset_1                                                                                                                                                                      ; 5       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                     ; 14      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                                     ; 6       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                     ; 13      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                     ; 10      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                                                                                                                                     ; 6       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                     ; 14      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                              ; 9       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                              ; 15      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                              ; 10      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                              ; 16      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                              ; 15      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                              ; 5       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|DACout                                                                                                                                                      ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|DACout                                                                                                                                                      ; 1       ;
; sysmem_lite:sysmem|vbuf_reset_0                                                                                                                                                                      ; 1       ;
; sysmem_lite:sysmem|ram2_reset_0                                                                                                                                                                      ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[3]                                                                                                                                                            ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SDO[3]                                                                                                                                                                     ; 1       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                      ; 7       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[2]                                                                                                                                                            ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SDO[2]                                                                                                                                                                     ; 1       ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                    ; 32      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset              ; 46      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[1]                                                                                                                                                            ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SDO[1]                                                                                                                                                                     ; 1       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis       ; 1       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[0]                                                                                                                                                            ; 2       ;
; mcp23009:mcp23009|i2c:i2c|SDO[0]                                                                                                                                                                     ; 2       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis               ; 1       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load         ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|SigmaLatch[16]                                                                                                                                              ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[16]                                                                                                                                              ; 1       ;
; emu:emu|tester:my_memtst|reset_req                                                                                                                                                                   ; 9       ;
; HEIGHT[10]                                                                                                                                                                                           ; 9       ;
; HFP[3]                                                                                                                                                                                               ; 4       ;
; WIDTH[7]                                                                                                                                                                                             ; 9       ;
; HFP[6]                                                                                                                                                                                               ; 4       ;
; HFP[4]                                                                                                                                                                                               ; 4       ;
; WIDTH[10]                                                                                                                                                                                            ; 9       ;
; WIDTH[9]                                                                                                                                                                                             ; 9       ;
; WIDTH[8]                                                                                                                                                                                             ; 8       ;
; HEIGHT[3]                                                                                                                                                                                            ; 9       ;
; HEIGHT[4]                                                                                                                                                                                            ; 9       ;
; HEIGHT[5]                                                                                                                                                                                            ; 9       ;
; VFP[2]                                                                                                                                                                                               ; 4       ;
; VS[0]                                                                                                                                                                                                ; 3       ;
; VS[2]                                                                                                                                                                                                ; 3       ;
; HBP[4]                                                                                                                                                                                               ; 2       ;
; HBP[7]                                                                                                                                                                                               ; 2       ;
; HBP[2]                                                                                                                                                                                               ; 2       ;
; VBP[5]                                                                                                                                                                                               ; 2       ;
; VBP[2]                                                                                                                                                                                               ; 2       ;
; HS[5]                                                                                                                                                                                                ; 3       ;
; HS[4]                                                                                                                                                                                                ; 3       ;
; aflt_rate[22]                                                                                                                                                                                        ; 2       ;
; aflt_rate[19]                                                                                                                                                                                        ; 2       ;
; aflt_rate[21]                                                                                                                                                                                        ; 2       ;
; aflt_rate[15]                                                                                                                                                                                        ; 2       ;
; aflt_rate[16]                                                                                                                                                                                        ; 2       ;
; aflt_rate[17]                                                                                                                                                                                        ; 2       ;
; acx0[1]                                                                                                                                                                                              ; 70      ;
; acx0[0]                                                                                                                                                                                              ; 104     ;
; acx[0]                                                                                                                                                                                               ; 1       ;
; acx[3]                                                                                                                                                                                               ; 4       ;
; acx[4]                                                                                                                                                                                               ; 5       ;
; acx[7]                                                                                                                                                                                               ; 5       ;
; acx[10]                                                                                                                                                                                              ; 5       ;
; acx[11]                                                                                                                                                                                              ; 5       ;
; acx[12]                                                                                                                                                                                              ; 5       ;
; acx[13]                                                                                                                                                                                              ; 5       ;
; acx[14]                                                                                                                                                                                              ; 6       ;
; acx[15]                                                                                                                                                                                              ; 5       ;
; acx[22]                                                                                                                                                                                              ; 6       ;
; aflt_rate[13]                                                                                                                                                                                        ; 2       ;
; acy0[0]                                                                                                                                                                                              ; 3       ;
; acy0[3]                                                                                                                                                                                              ; 3       ;
; acy0[6]                                                                                                                                                                                              ; 3       ;
; acy0[7]                                                                                                                                                                                              ; 3       ;
; acy0[8]                                                                                                                                                                                              ; 3       ;
; acy0[9]                                                                                                                                                                                              ; 3       ;
; acy0[13]                                                                                                                                                                                             ; 3       ;
; acy0[16]                                                                                                                                                                                             ; 3       ;
; acy0[21]                                                                                                                                                                                             ; 3       ;
; acy0[23]                                                                                                                                                                                             ; 3       ;
; aflt_rate[11]                                                                                                                                                                                        ; 2       ;
; acx1[1]                                                                                                                                                                                              ; 70      ;
; acx1[0]                                                                                                                                                                                              ; 104     ;
; aflt_rate[9]                                                                                                                                                                                         ; 2       ;
; acy1[1]                                                                                                                                                                                              ; 3       ;
; acy1[3]                                                                                                                                                                                              ; 3       ;
; acy1[4]                                                                                                                                                                                              ; 3       ;
; acy1[7]                                                                                                                                                                                              ; 3       ;
; acy1[8]                                                                                                                                                                                              ; 3       ;
; acy1[10]                                                                                                                                                                                             ; 3       ;
; acy1[11]                                                                                                                                                                                             ; 3       ;
; Total number of inverted registers = 122*                                                                                                                                                            ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Gated Clock Conversion Details                                                                                                                ;
+-------------+------------------------------------------------------------------------------+---------------------------+----------------------+
; Gated Clock ; Base Clock                                                                   ; Converted to Clock Enable ; Reason not Converted ;
+-------------+------------------------------------------------------------------------------+---------------------------+----------------------+
; comb~synth  ; emu:emu|vpll:vpll|vpll_0002:vpll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; Yes                       ;                      ;
+-------------+------------------------------------------------------------------------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                              ;
+---------------------------------------+--------------------------------------+------------+
; Register Name                         ; Megafunction                         ; Type       ;
+---------------------------------------+--------------------------------------+------------+
; osd:vga_osd|osd_byte[0..7]            ; osd:vga_osd|osd_buffer_rtl_0         ; RAM        ;
; osd:hdmi_osd|osd_byte[0..7]           ; osd:hdmi_osd|osd_buffer_rtl_0        ; RAM        ;
; ascal:ascal|avl_dr[0..127]            ; ascal:ascal|i_dpram_rtl_0            ; RAM        ;
; ascal:ascal|o_fb_pal_dr_x2[0..47]     ; ascal:ascal|pal1_mem_rtl_0           ; RAM        ;
; ascal:ascal|o_dr[0..127]              ; ascal:ascal|o_dpram_rtl_0            ; RAM        ;
; ascal:ascal|o_ad3[0..4]               ; ascal:ascal|o_dpram_rtl_0            ; RAM        ;
; ascal:ascal|o_h_poly_dr[0..35]        ; ascal:ascal|o_h_poly_rtl_0           ; RAM        ;
; ascal:ascal|o_hfrac1[8..10]           ; ascal:ascal|o_h_poly_rtl_0           ; RAM        ;
; ascal:ascal|o_v_poly_dr[0..35]        ; ascal:ascal|o_v_poly_rtl_0           ; RAM        ;
; ascal:ascal|o_wadl[0..10]             ; ascal:ascal|o_dcptv_rtl_0            ; SHIFT_TAPS ;
; ascal:ascal|o_dcptv[2..8][0..10]      ; ascal:ascal|o_dcptv_rtl_0            ; SHIFT_TAPS ;
; osd:hdmi_osd|nrdout1[0..22]           ; scanlines:HDMI_scanlines|dout1_rtl_0 ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout[0..23]  ; scanlines:HDMI_scanlines|dout1_rtl_0 ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout2[0..23] ; scanlines:HDMI_scanlines|dout1_rtl_0 ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout1[0..23] ; scanlines:HDMI_scanlines|dout1_rtl_0 ; SHIFT_TAPS ;
; osd:hdmi_osd|ordout1[20]              ; scanlines:HDMI_scanlines|dout1_rtl_0 ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout[0..23]             ; osd:hdmi_osd|rdout2_rtl_0            ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout3[0..23]            ; osd:hdmi_osd|rdout2_rtl_0            ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout2[0..23]            ; osd:hdmi_osd|rdout2_rtl_0            ; SHIFT_TAPS ;
; osd:hdmi_osd|de_out                   ; osd:hdmi_osd|rdout2_rtl_0            ; SHIFT_TAPS ;
; osd:hdmi_osd|de3                      ; osd:hdmi_osd|rdout2_rtl_0            ; SHIFT_TAPS ;
; osd:hdmi_osd|de2                      ; osd:hdmi_osd|rdout2_rtl_0            ; SHIFT_TAPS ;
+---------------------------------------+--------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|state[3]                                                                                                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14]                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4]                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[16]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3]                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[6]    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[9] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[15]                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sys_top|emu:emu|pos[3]                                                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_chip[0]                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_byteen[0]                    ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                           ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                ;
; 34:1               ; 2 bits    ; 44 LEs        ; 42 LEs               ; 2 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[15]                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                     ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]                                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27]                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_read                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_d                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_ready_false_done_d                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done                                                    ;
; 66:1               ; 9 bits    ; 396 LEs       ; 63 LEs               ; 333 LEs                ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                   ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                        ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_wad[3]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.r[5]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.g[4]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.b[1]                                                                                                                                                                                       ;
; 3:1                ; 56 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[27]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[8]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[23]                                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_lastv[0]                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_off[1][0]                                                                                                                                                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_ivsize[1]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_hdown                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_fload[1]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.r[7]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.g[1]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.b[4]                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_alt[1]                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_adrs[11]                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[21]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_adrs[13]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf0[0]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf0[1]                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf1[0]                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf1[0]                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|off_v                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|ascal:ascal|Selector34                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector31                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vcpt[11]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_acpt[1]                                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lwad[8]                                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lrad[6]                                                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vacc[1]                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vacpt[9]                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_vacc[6]                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hbcpt[1]                                                                                                                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hacc[1]                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrs[20]                                                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wad[4]                                                                                                                                                                                         ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrsi[22]                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_dw[120]                                                                                                                                                                                        ;
; 6:1                ; 60 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[71]                                                                                                                                                                                         ;
; 6:1                ; 65 bits   ; 260 LEs       ; 130 LEs              ; 130 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[32]                                                                                                                                                                                         ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_adrsi[9]                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|spdif:toslink|parity_count_q[5]                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[5]                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|i2s:i2s|bit_cnt[4]                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[26]                                                                                                                                                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |sys_top|ascal:ascal|avl_address[11]                                                                                                                                                                                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[2]                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[19]                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Selector0                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key_raw[28]                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|cnt[7]                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|cmd[7]                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|uio_block.cmd[3]                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|acx_att[4]                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[13]                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[0]                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[24]                                                                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[17]                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[32]                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|cnt[2]                                                                                                                                                                                                       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|byte_cnt[6]                                                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[9]                                                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[2]                                                                                                                                                                                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[6]                                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[11]                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[3]                                                                                                                                                                                                       ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.r[6]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.g[6]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.b[7]                                                                                                                                                                                ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacpt[8]                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_acpt[2]                                                                                                                                                                                        ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_dcpt[4]                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_dshi[0]                                                                                                                                                                                        ;
; 6:1                ; 24 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacc_next[6]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Mux282                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector42                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wdelay[0]                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vdivr[4]                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_divcpt[1]                                                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key[5]                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key[7]                                                                                                                                                                             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_address[4]                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[7]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_bcnt[5]                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vdivr[7]                                                                                                                                                                                       ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vpixq[3].g[2]                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_divcpt[3]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.g[3]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.b[1]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.r[2]                                                                                                                                                                                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vpixq[2].b[7]                                                                                                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|Mux608                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[14]                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|a4[11]                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|a4[5]                                                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |sys_top|vmin[11]                                                                                                                                                                                                     ;
; 9:1                ; 46 bits   ; 276 LEs       ; 0 LEs                ; 276 LEs                ; Yes        ; |sys_top|hmax[2]                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|a4[2]                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0                                                                                                                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|alsa:alsa|readdata[13]                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|ready[1]                                                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|timeout[14]                                                                                                                                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|timeout[28]                                                                                                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[1]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|buf_rptr[5]                                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|alsa:alsa|ce_cnt[7]                                                                                                                                                                                          ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |sys_top|alsa:alsa|len[14]                                                                                                                                                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |sys_top|alsa:alsa|hurryup[0]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|alsa:alsa|state                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|mcp23009:mcp23009|din[2]                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|btn[2]                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|idx[2]                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[30]                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|resto[1]                                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[12]                                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[7]                                                                                                                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sys_top|VGA_G                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|hdmi_config:hdmi_config|Mux24                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pr[6]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pb[5]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|y[3]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|osd:vga_osd|highres                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:vga_osd|cmd[5]                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|cmd[0]                                                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_r[0]                                                                                                                                                                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|pixcnt[14]                                                                                                                                                                                       ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|pixcnt[3]                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:HDMI_scanlines|scanline[0]                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[6]                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[8]                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[0]                                                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[12]                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|comb                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux0                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux1                                                                                                                                                                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux5                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|vgaout:showrez|r3[12]                                                                                                                                                                                ;
; 3:1                ; 75 bits   ; 150 LEs       ; 0 LEs                ; 150 LEs                ; Yes        ; |sys_top|emu:emu|vgaout:showrez|r3[19]                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|vgaout:showrez|r3[11]                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|tester:my_memtst|passcount[7]                                                                                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|emu:emu|tester:my_memtst|rnd_vec_gen:my_rnd|lfsr[10]                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|tester:my_memtst|failcount[21]                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|secs[2]                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|sec[7]                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|vgaout:showrez|xr[1]                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|tester:my_memtst|rst_cnt[9]                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|vgaout:showrez|r4[3]                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|vgaout:showrez|r4[4]                                                                                                                                                                                 ;
; 32:1               ; 3 bits    ; 63 LEs        ; 12 LEs               ; 51 LEs                 ; Yes        ; |sys_top|emu:emu|mgmt_address[1]                                                                                                                                                                                      ;
; 32:1               ; 22 bits   ; 462 LEs       ; 22 LEs               ; 440 LEs                ; Yes        ; |sys_top|emu:emu|mgmt_writedata[31]                                                                                                                                                                                   ;
; 32:1               ; 2 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|mgmt_writedata[3]                                                                                                                                                                                    ;
; 32:1               ; 5 bits    ; 105 LEs       ; 20 LEs               ; 85 LEs                 ; Yes        ; |sys_top|emu:emu|mgmt_writedata[8]                                                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|tester:my_memtst|curr_state                                                                                                                                                                          ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |sys_top|adj_data[6]                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_de_delay[1]                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mul[3]                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[39]                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[36]                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[24]                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[22]                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|pdata[12]                                                                                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|col[0]                                                                                                                                                                             ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pr[7]                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pb[2]                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|y[3]                                                                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ssh[8]                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|logcpt[4]                                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|offset[11]                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|y_clamp[14]                                                                                                                                                        ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|x_mul                                                                                                                                     ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|x_mul                                                                                                                                     ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|x_mul                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_h[4]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_w[6]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_h[6]                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[15]                                                                                                                                                                                 ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_cnt[0]                                                                                                                                                                                        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt[16]                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[12]                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[0]                                                                                                                                                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_cnt[4]                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[11]                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_div[1]                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[3]                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|multiscan[1]                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[0]                                                                                                                                                                                     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[18]                                                                                                                                                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[7]                                                                                                                                                                                     ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[20]                                                                                                                                                                                 ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[6]                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|addr[20]                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|min[0]                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|vgaout:showrez|yr[3]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|initstate[0]                                                                                                                                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|addr2[14]                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sys_top|vcnt[3]                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|mins[3]                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|mins[7]                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|mins[11]                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|mins[15]                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|rcnt[0]                                                                                                                                                               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|sdaddr2[12]                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|sdaddr2[9]                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|cmd2                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|vgaout:showrez|rn[2]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tester:my_memtst|sdram:my_dram|cmd2                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|vgaout:showrez|comb                                                                                                                                                                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.b[7]                                                                                                                                                                                     ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.g[7]                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[130]                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[126]                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[113]                                                                                                                                                                                     ;
; 10:1               ; 88 bits   ; 528 LEs       ; 352 LEs              ; 176 LEs                ; Yes        ; |sys_top|ascal:ascal|o_shift[48]                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux449                                                                                                                                                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux296                                                                                                                                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux299                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_h[4]                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_w[7]                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_h[7]                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[14]                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_cnt[15]                                                                                                                                                                                        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt[11]                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[17]                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[2]                                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_cnt[9]                                                                                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[0]                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_div[1]                                                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[3]                                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|multiscan[1]                                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[2]                                                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[20]                                                                                                                                                                                     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[6]                                                                                                                                                                                      ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[16]                                                                                                                                                                                  ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[5]                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for sysmem_lite:sysmem                                  ;
+-----------------------------+------------------------+------+--------------+
; Assignment                  ; Value                  ; From ; To           ;
+-----------------------------+------------------------+------+--------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_0 ;
+-----------------------------+------------------------+------+--------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+------------------------------------------------+
; Assignment                   ; Value ; From ; To                                             ;
+------------------------------+-------+------+------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                            ;
+------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                             ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                    ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for osd:hdmi_osd               ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+--------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr               ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+----------------------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+-----------------------------+
; Assignment                  ; Value   ; From ; To                          ;
+-----------------------------+---------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                           ;
+-----------------------------+---------+------+-----------------------------+


+---------------------------------------------------+
; Source assignments for osd:vga_osd                ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+----------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+------------------------------------+
; Assignment                   ; Value ; From ; To                                 ;
+------------------------------+-------+------+------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                ;
+------------------------------+-------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                        ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                     ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                             ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                            ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                             ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                     ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr ;
+-------------------------+-------------+------+-----------------------------------------+
; Assignment              ; Value       ; From ; To                                      ;
+-------------------------+-------------+------+-----------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                       ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                           ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                           ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                     ;
+-------------------------+-------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                  ;
+-----------------------------+---------+------+---------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                   ;
+-----------------------------+---------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_0tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ljn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_vuu:auto_generated|altsyncram_kr91:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                             ;
; I2C_Freq       ; 500000   ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 128   ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; MASK           ; 11111111                         ; Unsigned Binary ;
; rambase        ; 00100000000000000000000000000000 ; Unsigned Binary ;
; RAMSIZE        ; 00000000100000000000000000000000 ; Unsigned Binary ;
; INTER          ; true                             ; Enumerated      ;
; HEADER         ; true                             ; Enumerated      ;
; DOWNSCALE      ; true                             ; Enumerated      ;
; BYTESWAP       ; true                             ; Enumerated      ;
; PALETTE        ; true                             ; Enumerated      ;
; palette2       ; false                            ; String          ;
; FRAC           ; 4                                ; Signed Integer  ;
; OHRES          ; 2048                             ; Signed Integer  ;
; IHRES          ; 2048                             ; Signed Integer  ;
; n_dw           ; 128                              ; Signed Integer  ;
; n_aw           ; 28                               ; Signed Integer  ;
; N_BURST        ; 256                              ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 24                   ; Untyped                  ;
; WIDTHAD_A                          ; 11                   ; Untyped                  ;
; NUMWORDS_A                         ; 2048                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 24                   ; Untyped                  ;
; WIDTHAD_B                          ; 11                   ; Untyped                  ;
; NUMWORDS_B                         ; 2048                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_89q1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; true                   ; String                                             ;
; pll_type                             ; Cyclone V              ; String                                             ;
; pll_subtype                          ; Reconfigurable         ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; true                   ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 2                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; true                   ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; true                   ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; true                   ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; true                   ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; true                   ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; true                   ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; true                   ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; true                   ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; true                   ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; true                   ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; true                   ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; true                   ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; true                   ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; true                   ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; true                   ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; true                   ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; true                   ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 2                      ; Signed Integer                                     ;
; pll_slf_rst                          ; true                   ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 445.499999 MHz         ; String                                             ;
; pll_cp_current                       ; 20                     ; Signed Integer                                     ;
; pll_bwctrl                           ; 4000                   ; Signed Integer                                     ;
; pll_fractional_division              ; 3908420153             ; String                                             ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; none                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg ;
+---------------------+-------+--------------------------------+
; Parameter Name      ; Value ; Type                           ;
+---------------------+-------+--------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                 ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                 ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                 ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                 ;
; reconf_width        ; 64    ; Signed Integer                 ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                 ;
+---------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst ;
+---------------------+-----------------+-----------------------------------------------------------+
; Parameter Name      ; Value           ; Type                                                      ;
+---------------------+-----------------+-----------------------------------------------------------+
; reconf_width        ; 64              ; Signed Integer                                            ;
; device_family       ; Cyclone V       ; String                                                    ;
; RECONFIG_ADDR_WIDTH ; 6               ; Signed Integer                                            ;
; RECONFIG_DATA_WIDTH ; 32              ; Signed Integer                                            ;
; ROM_ADDR_WIDTH      ; 9               ; Signed Integer                                            ;
; ROM_DATA_WIDTH      ; 32              ; Signed Integer                                            ;
; ROM_NUM_WORDS       ; 512             ; Signed Integer                                            ;
; ENABLE_MIF          ; 0               ; Signed Integer                                            ;
; MIF_FILE_NAME       ; sys/pll_cfg.mif ; String                                                    ;
; ENABLE_BYTEENABLE   ; 0               ; Signed Integer                                            ;
; BYTEENABLE_WIDTH    ; 4               ; Signed Integer                                            ;
; WAIT_FOR_LOCK       ; 1               ; Signed Integer                                            ;
+---------------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                      ;
; device_family       ; Cyclone V ; String                                                                                                                                              ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                      ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                      ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                          ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                              ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                     ;
; dont_touch     ; on                                                               ; String                                                                                                                              ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                  ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_config:hdmi_config|i2c:i2c_av ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                      ;
; I2C_Freq       ; 20000    ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:HDMI_scanlines ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; v2             ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:hdmi_osd ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Signed Integer               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                      ;
; extend_oe_disable      ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:VGA_scanlines ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; v2             ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:vga_osd ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; true                   ; String                                                 ;
; pll_type                             ; General                ; String                                                 ;
; pll_subtype                          ; General                ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; direct                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 24.576000 MHz          ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; AUDIO_DW       ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter ;
+----------------+---------------------+-------------------------------------------------+
; Parameter Name ; Value               ; Type                                            ;
+----------------+---------------------+-------------------------------------------------+
; use_params     ; 0                   ; Signed Integer                                  ;
; stereo         ; 1                   ; Signed Integer                                  ;
; coeff_x        ; 7.7470198351366E-06 ; Signed Float                                    ;
; coeff_x0       ; 3                   ; Signed Integer                                  ;
; coeff_x1       ; 3                   ; Signed Integer                                  ;
; coeff_x2       ; 1                   ; Signed Integer                                  ;
; coeff_y0       ; -2.96438150626551   ; Signed Float                                    ;
; coeff_y1       ; 2.92939452735121    ; Signed Float                                    ;
; coeff_y2       ; -0.965007471588311  ; Signed Float                                    ;
+----------------+---------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alsa:alsa ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer             ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; STRLEN         ; 88    ; Signed Integer                            ;
; PS2DIV         ; 0     ; Signed Integer                            ;
; WIDE           ; 0     ; Signed Integer                            ;
; VDNUM          ; 1     ; Signed Integer                            ;
; PS2WE          ; 0     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                 ;
; fractional_vco_multiplier            ; true                   ; String                                 ;
; pll_type                             ; Cyclone V              ; String                                 ;
; pll_subtype                          ; Reconfigurable         ; String                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                         ;
; operation_mode                       ; direct                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 167.000000 MHz         ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                 ;
; phase_shift1                         ; 0 ps                   ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 7                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 6                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; true                   ; String                                 ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                         ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                         ;
; n_cnt_bypass_en                      ; true                   ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 2                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 2                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; true                   ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; true                   ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; true                   ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; true                   ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; true                   ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; true                   ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; true                   ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; true                   ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; true                   ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; true                   ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; true                   ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; true                   ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; true                   ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; true                   ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; true                   ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; true                   ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; true                   ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 668.0 MHz              ; String                                 ;
; pll_cp_current                       ; 10                     ; Signed Integer                         ;
; pll_bwctrl                           ; 2000                   ; Signed Integer                         ;
; pll_fractional_division              ; 1546188227             ; String                                 ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; none                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg ;
+---------------------+-------+----------------------------------------+
; Parameter Name      ; Value ; Type                                   ;
+---------------------+-------+----------------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                         ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                         ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                         ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                         ;
; reconf_width        ; 64    ; Signed Integer                         ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                         ;
+---------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst ;
+---------------------+-----------------+-------------------------------------------------------------------+
; Parameter Name      ; Value           ; Type                                                              ;
+---------------------+-----------------+-------------------------------------------------------------------+
; reconf_width        ; 64              ; Signed Integer                                                    ;
; device_family       ; Cyclone V       ; String                                                            ;
; RECONFIG_ADDR_WIDTH ; 6               ; Signed Integer                                                    ;
; RECONFIG_DATA_WIDTH ; 32              ; Signed Integer                                                    ;
; ROM_ADDR_WIDTH      ; 9               ; Signed Integer                                                    ;
; ROM_DATA_WIDTH      ; 32              ; Signed Integer                                                    ;
; ROM_NUM_WORDS       ; 512             ; Signed Integer                                                    ;
; ENABLE_MIF          ; 0               ; Signed Integer                                                    ;
; MIF_FILE_NAME       ; sys/pll_cfg.mif ; String                                                            ;
; ENABLE_BYTEENABLE   ; 0               ; Signed Integer                                                    ;
; BYTEENABLE_WIDTH    ; 4               ; Signed Integer                                                    ;
; WAIT_FOR_LOCK       ; 1               ; Signed Integer                                                    ;
+---------------------+-----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                        ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                              ;
; device_family       ; Cyclone V ; String                                                                                                                                                      ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                              ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                              ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                              ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                              ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                              ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                  ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                        ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                      ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                             ;
; dont_touch     ; on                                                               ; String                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                          ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                        ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                               ;
; dont_touch     ; on                                                               ; String                                                                                                                                        ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr ;
+------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                       ;
; WIDTH                  ; 1            ; Signed Integer                                                       ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                              ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                              ;
; extend_oe_disable      ; OFF          ; Untyped                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                              ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                              ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                                                              ;
+------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|vpll:vpll|vpll_0002:vpll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; false                  ; String                                     ;
; pll_type                             ; General                ; String                                     ;
; pll_subtype                          ; General                ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; direct                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 27.000000 MHz          ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal1_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 48                   ; Untyped                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 48                   ; Untyped                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_2aj1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:i_dpram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 128                  ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 128                  ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_g9j1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_dpram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 128                  ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 128                  ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_32k1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altshift_taps:rdout2_rtl_0 ;
+----------------+----------------+--------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                   ;
+----------------+----------------+--------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                ;
; TAP_DISTANCE   ; 3              ; Untyped                                                ;
; WIDTH          ; 25             ; Untyped                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                ;
; CBXI_PARAMETER ; shift_taps_tuu ; Untyped                                                ;
+----------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Untyped                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 8                    ; Untyped                      ;
; WIDTHAD_B                          ; 12                   ; Untyped                      ;
; NUMWORDS_B                         ; 4096                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_i6k1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 12                   ; Untyped                       ;
; NUMWORDS_B                         ; 4096                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_i6k1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_h_poly_rtl_0       ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 36                                     ; Untyped        ;
; WIDTHAD_A                          ; 4                                      ; Untyped        ;
; NUMWORDS_A                         ; 16                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 36                                     ; Untyped        ;
; WIDTHAD_B                          ; 4                                      ; Untyped        ;
; NUMWORDS_B                         ; 16                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/memtest.ram0_ascal_3ec5c344.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0tm1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_v_poly_rtl_0       ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 36                                     ; Untyped        ;
; WIDTHAD_A                          ; 4                                      ; Untyped        ;
; NUMWORDS_A                         ; 16                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 36                                     ; Untyped        ;
; WIDTHAD_B                          ; 4                                      ; Untyped        ;
; NUMWORDS_B                         ; 16                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/memtest.ram1_ascal_3ec5c344.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ljn1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_dcptv_rtl_0 ;
+----------------+----------------+--------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                   ;
+----------------+----------------+--------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                ;
; TAP_DISTANCE   ; 8              ; Untyped                                                ;
; WIDTH          ; 11             ; Untyped                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                ;
; CBXI_PARAMETER ; shift_taps_uuu ; Untyped                                                ;
+----------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 4              ; Untyped                                                           ;
; WIDTH          ; 24             ; Untyped                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_vuu ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 12                                        ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_mem[0].r[7]__1   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 24                                        ;
;     -- NUMWORDS_A                         ; 2048                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 24                                        ;
;     -- NUMWORDS_B                         ; 2048                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line0[0].r[7]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 24                                        ;
;     -- NUMWORDS_A                         ; 2048                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 24                                        ;
;     -- NUMWORDS_B                         ; 2048                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line1[0].r[7]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 24                                        ;
;     -- NUMWORDS_A                         ; 2048                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 24                                        ;
;     -- NUMWORDS_B                         ; 2048                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line2[0].r[7]__4 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 24                                        ;
;     -- NUMWORDS_A                         ; 2048                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 24                                        ;
;     -- NUMWORDS_B                         ; 2048                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line3[0].r[7]__5 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 24                                        ;
;     -- NUMWORDS_A                         ; 2048                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 24                                        ;
;     -- NUMWORDS_B                         ; 2048                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; ascal:ascal|altsyncram:pal1_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 48                                        ;
;     -- NUMWORDS_A                         ; 128                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 48                                        ;
;     -- NUMWORDS_B                         ; 128                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_dpram_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 128                                       ;
;     -- NUMWORDS_A                         ; 32                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 128                                       ;
;     -- NUMWORDS_B                         ; 32                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_dpram_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 128                                       ;
;     -- NUMWORDS_A                         ; 32                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 128                                       ;
;     -- NUMWORDS_B                         ; 32                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; osd:vga_osd|altsyncram:osd_buffer_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 4096                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 4096                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 4096                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 4096                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_h_poly_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 36                                        ;
;     -- NUMWORDS_A                         ; 16                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 36                                        ;
;     -- NUMWORDS_B                         ; 16                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_v_poly_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 36                                        ;
;     -- NUMWORDS_A                         ; 16                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 36                                        ;
;     -- NUMWORDS_B                         ; 16                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                             ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 3                                                  ;
; Entity Instance            ; osd:hdmi_osd|altshift_taps:rdout2_rtl_0            ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 3                                                  ;
;     -- WIDTH               ; 25                                                 ;
; Entity Instance            ; ascal:ascal|altshift_taps:o_dcptv_rtl_0            ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 8                                                  ;
;     -- WIDTH               ; 11                                                 ;
; Entity Instance            ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 4                                                  ;
;     -- WIDTH               ; 24                                                 ;
+----------------------------+----------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "emu:emu|vgaout:showrez" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; rez1[31..30] ; Input ; Info     ; Stuck at GND     ;
; bg[5..1]     ; Input ; Info     ; Stuck at GND     ;
; bg[0]        ; Input ; Info     ; Stuck at VCC     ;
; freq[15..12] ; Input ; Info     ; Stuck at VCC     ;
+--------------+-------+----------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|vpll:vpll"                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|pll_cfg:pll_cfg"        ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; mgmt_read     ; Input  ; Info     ; Stuck at GND           ;
; mgmt_readdata ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hps_io:hps_io"                                                                                                                                                                                 ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; conf_str[699..698]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[683..682]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[657..656]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[645..643]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[641..640]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[637..635]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[633..632]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[621..620]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[611..610]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[590..589]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[582..580]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[577..576]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[574..573]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[566..564]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[546..545]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[542..540]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[534..533]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[526..524]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[515..514]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[494..493]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[486..484]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[481..480]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[478..477]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[470..468]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[446..445]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[438..436]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[433..432]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[430..428]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[419..418]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[401..400]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[398..396]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[394..392]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[390..389]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[382..380]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[374..373]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[369..368]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[366..365]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[337..336]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[333..331]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[329..328]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[326..325]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[318..317]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[315..313]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[307..306]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[283..282]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[265..264]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[262..260]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[254..253]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[246..244]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[238..236]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[227..226]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[205..203]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[201..200]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[198..197]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[190..188]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[179..178]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[155..154]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[137..136]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[134..132]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[126..125]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[118..116]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[110..108]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[99..98]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[77..75]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[73..72]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[66..65]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[59..58]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[54..52]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[50..49]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[45..44]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[37..36]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[29..28]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[21..20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[13..12]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[5..4]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[701..700]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[693..691]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[685..684]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[673..671]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[669..667]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[659..658]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[649..646]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[639..638]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[629..628]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[624..622]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[619..617]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[615..614]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[609..606]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[604..599]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[595..594]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[592..591]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[588..587]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[579..578]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[572..571]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[561..558]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[556..551]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[549..547]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[544..543]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[539..538]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[536..535]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[532..531]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[523..521]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[519..518]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[513..510]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[508..503]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[499..498]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[496..495]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[492..491]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[483..482]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[476..475]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[465..462]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[460..455]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[449..447]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[444..443]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[435..434]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[425..422]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[417..414]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[412..407]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[403..402]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[386..385]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[377..375]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[372..370]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[362..358]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[356..351]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[349..348]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[346..345]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[341..338]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[335..334]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[320..319]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[312..310]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[305..302]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[300..295]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[293..289]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[287..286]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[281..278]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[276..271]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[267..266]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[257..255]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[252..249]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[243..242]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[240..239]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[233..230]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[225..222]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[220..215]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[213..210]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[208..206]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[192..191]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[187..182]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[177..174]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[172..167]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[165..162]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[160..158]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[153..150]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[148..143]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[139..138]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[129..127]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[124..121]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[115..114]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[112..111]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[105..102]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[97..94]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[92..87]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[85..81]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[79..78]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[64..62]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[57..55]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[48..46]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[43..42]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[40..38]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[35..33]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[31..30]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[27..25]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[23..22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[19..18]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[16..14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[11..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[8..6]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[1..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[703]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[702]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[697]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[696]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[695]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[694]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[690]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[689]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[688]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[687]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[686]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[681]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[680]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[679]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[678]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[677]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[676]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[675]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[674]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[670]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[666]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[665]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[664]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[663]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[662]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[661]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[660]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[655]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[654]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[653]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[652]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[651]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[650]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[642]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[634]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[631]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[630]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[627]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[626]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[625]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[616]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[613]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[612]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[605]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[598]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[597]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[596]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[593]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[586]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[585]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[584]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[583]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[575]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[570]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[569]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[568]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[567]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[563]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[562]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[557]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[550]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[537]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[530]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[529]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[528]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[527]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[520]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[517]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[516]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[509]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[502]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[501]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[500]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[497]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[490]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[489]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[488]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[487]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[479]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[474]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[473]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[472]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[471]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[467]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[466]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[461]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[454]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[453]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[452]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[451]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[450]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[442]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[441]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[440]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[439]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[431]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[427]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[426]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[421]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[420]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[413]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[406]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[405]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[404]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[399]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[395]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[391]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[388]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[387]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[384]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[383]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[379]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[378]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[367]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[364]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[363]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[357]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[350]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[347]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[344]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[343]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[342]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[330]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[327]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[324]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[323]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[322]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[321]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[316]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[309]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[308]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[301]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[294]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[288]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[285]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[284]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[277]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[270]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[269]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[268]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[263]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[259]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[258]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[248]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[247]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[241]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[235]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[234]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[229]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[228]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[221]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[214]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[209]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[202]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[199]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[196]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[195]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[194]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[193]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[181]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[180]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[173]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[166]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[161]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[157]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[156]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[149]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[142]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[141]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[140]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[135]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[131]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[130]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[120]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[119]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[113]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[107]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[106]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[101]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[100]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[93]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[86]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[80]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[74]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[71]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[70]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[69]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[68]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[67]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[61]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[60]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[51]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[41]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[32]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[24]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[17]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; conf_str[3]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; conf_str[2]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; status                   ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "status[63..32]" have no fanouts                                                      ;
; status[31..1]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; buttons[0]               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sdram_sz                 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (2 bits) it drives; bit(s) "sdram_sz[15..2]" have no fanouts                                                      ;
; joystick_0               ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "joystick_0[31..16]" have no fanouts                                                  ;
; ps2_key[8]               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; ps2_kbd_led_use          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ps2_kbd_led_use[2..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ps2_kbd_led_status       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ps2_kbd_led_status[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; joystick_1               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_2               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_3               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_4               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_5               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_analog_0        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_analog_1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_analog_2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_analog_3        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_analog_4        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; joystick_analog_5        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; paddle_0                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; paddle_1                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; paddle_2                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; paddle_3                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; paddle_4                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; paddle_5                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; spinner_0                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; spinner_1                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; spinner_2                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; spinner_3                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; spinner_4                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; spinner_5                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; forced_scandoubler       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; direct_video             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; status_in                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; status_set               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; status_menumask          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; info_req                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; info                     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; new_vmode                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; img_mounted              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; img_readonly             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; img_size                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; sd_lba                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sd_rd                    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sd_wr                    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sd_ack                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; sd_conf                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sd_ack_conf              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; sd_buff_addr             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; sd_buff_dout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; sd_buff_din              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sd_buff_wr               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; sd_req_type              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ioctl_download           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ioctl_index              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ioctl_wr                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ioctl_addr               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ioctl_dout               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ioctl_upload             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ioctl_din                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ioctl_rd                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ioctl_file_ext           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ioctl_wait               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RTC                      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TIMESTAMP                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; uart_mode                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; uart_speed               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ps2_kbd_clk_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ps2_kbd_data_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ps2_kbd_clk_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ps2_kbd_data_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ps2_mouse_clk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ps2_mouse_data_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ps2_mouse_clk_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ps2_mouse_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ps2_mouse                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ps2_mouse_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; gamma_bus                ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; EXT_BUS                  ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu"                                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; HPS_BUS[35] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_BUS[2]  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; z    ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sample_req_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_audio:pll_audio"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_out"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_scaler_out"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:vga_osd"                                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; de_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; osd_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_config:hdmi_config|i2c:i2c_av"                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; I2C_ADDR[5..3] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; I2C_ADDR[2..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_ADDR[6]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_ADDR[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; I2C_WLEN       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; READ           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_RDATA      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_cfg:pll_cfg"                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mgmt_read     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mgmt_read[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mgmt_readdata ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ascal:ascal"                                                                                                                                                                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                                                                                             ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; run          ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; run[-1]      ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; freeze       ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; freeze[-1]   ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; iauto        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iauto[-1]    ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; himin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; himax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; o_vbl        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; mode         ; Input  ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 5 elements in the same dimension                                                                              ;
; mode[1..0]   ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; o_border     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal1_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; pal_n        ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_clk     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_dw      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; pal2_a       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_wr      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; i_hdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; i_vdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; format       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_svc:ddr_svc"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_bcnt[7]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch0_burst[7..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch0_burst[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_burst[6..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch1_burst[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_data[63..56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch1_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sysmem_lite:sysmem"                                                                                                                                       ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_hps_warm_req ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_ADDR[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_WLEN        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_RDATA[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; I2C_RDATA[6]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------------------------------+--------+
; Type                                       ; Count  ;
+--------------------------------------------+--------+
; arriav_clkselect                           ; 1      ;
; arriav_ddio_out                            ; 2      ;
; arriav_ff                                  ; 10469  ;
;     CLR                                    ; 98     ;
;     ENA                                    ; 4473   ;
;     ENA CLR                                ; 306    ;
;     ENA CLR SCLR                           ; 9      ;
;     ENA CLR SLD                            ; 16     ;
;     ENA SCLR                               ; 2067   ;
;     ENA SCLR SLD                           ; 259    ;
;     ENA SLD                                ; 847    ;
;     SCLR                                   ; 639    ;
;     SCLR SLD                               ; 2      ;
;     SLD                                    ; 208    ;
;     plain                                  ; 1545   ;
; arriav_hps_interface_boot_from_fpga        ; 1      ;
; arriav_hps_interface_clocks_resets         ; 1      ;
; arriav_hps_interface_dbg_apb               ; 1      ;
; arriav_hps_interface_fpga2hps              ; 1      ;
; arriav_hps_interface_fpga2sdram            ; 1      ;
; arriav_hps_interface_hps2fpga              ; 1      ;
; arriav_hps_interface_interrupts            ; 1      ;
; arriav_hps_interface_mpu_general_purpose   ; 1      ;
; arriav_hps_interface_peripheral_spi_master ; 1      ;
; arriav_hps_interface_peripheral_uart       ; 1      ;
; arriav_hps_interface_tpiu_trace            ; 1      ;
; arriav_io_obuf                             ; 64     ;
; arriav_lcell_comb                          ; 12926  ;
;     arith                                  ; 3685   ;
;         0 data inputs                      ; 47     ;
;         1 data inputs                      ; 1957   ;
;         2 data inputs                      ; 1042   ;
;         3 data inputs                      ; 265    ;
;         4 data inputs                      ; 170    ;
;         5 data inputs                      ; 204    ;
;     extend                                 ; 204    ;
;         7 data inputs                      ; 204    ;
;     normal                                 ; 8125   ;
;         0 data inputs                      ; 5      ;
;         1 data inputs                      ; 104    ;
;         2 data inputs                      ; 744    ;
;         3 data inputs                      ; 1176   ;
;         4 data inputs                      ; 1652   ;
;         5 data inputs                      ; 1817   ;
;         6 data inputs                      ; 2627   ;
;     shared                                 ; 912    ;
;         0 data inputs                      ; 66     ;
;         1 data inputs                      ; 225    ;
;         2 data inputs                      ; 454    ;
;         3 data inputs                      ; 150    ;
;         4 data inputs                      ; 17     ;
; arriav_mac                                 ; 34     ;
; boundary_port                              ; 145    ;
; cyclonev_fractional_pll                    ; 2      ;
; cyclonev_pll_output_counter                ; 2      ;
; cyclonev_pll_reconfig                      ; 2      ;
; cyclonev_pll_refclk_select                 ; 2      ;
; generic_pll                                ; 2      ;
; stratixv_ram_block                         ; 572    ;
;                                            ;        ;
; Max LUT depth                              ; 11.00  ;
; Average LUT depth                          ; 3.67   ;
+--------------------------------------------+--------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Fri Dec 24 22:04:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memtest -c memtest
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v
    Info (12023): Found entity 1: pll_hdmi_0002 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi/pll_hdmi_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio.v
    Info (12023): Found entity 1: pll_audio File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: pll_audio_0002 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_audio/pll_audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg.v
    Info (12023): Found entity 1: pll_cfg File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 3 design units, including 3 entities, in source file sys/sys_top.v
    Info (12023): Found entity 1: sys_top File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 34
    Info (12023): Found entity 2: sync_fix File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1591
    Info (12023): Found entity 3: csync File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1625
Info (12021): Found 2 design units, including 1 entities, in source file sys/ascal.vhd
    Info (12022): Found design unit 1: ascal-rtl File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/ascal.vhd Line: 259
    Info (12023): Found entity 1: ascal File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/ascal.vhd Line: 114
Info (12021): Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd
    Info (12022): Found design unit 1: pll_hdmi_adj-rtl File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi_adj.vhd Line: 53
    Info (12023): Found entity 1: pll_hdmi_adj File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi_adj.vhd Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file sys/hq2x.sv
    Info (12023): Found entity 1: Hq2x File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hq2x.sv Line: 13
    Info (12023): Found entity 2: hq2x_in File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hq2x.sv Line: 226
    Info (12023): Found entity 3: hq2x_buf File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hq2x.sv Line: 250
    Info (12023): Found entity 4: DiffCheck File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hq2x.sv Line: 271
    Info (12023): Found entity 5: Blend File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hq2x.sv Line: 298
Info (12021): Found 1 design units, including 1 entities, in source file sys/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/scandoubler.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/scanlines.v
    Info (12023): Found entity 1: scanlines File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/scanlines.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv
    Info (12023): Found entity 1: video_cleaner File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/video_cleaner.sv Line: 12
    Info (12023): Found entity 2: s_fix File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/video_cleaner.sv Line: 72
Info (12021): Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv
    Info (12023): Found entity 1: gamma_corr File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/gamma_corr.sv Line: 1
    Info (12023): Found entity 2: gamma_fast File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/gamma_corr.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file sys/video_mixer.sv
    Info (12023): Found entity 1: video_mixer File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/video_mixer.sv Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file sys/arcade_video.v
    Info (12023): Found entity 1: arcade_video File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/arcade_video.v Line: 29
    Info (12023): Found entity 2: screen_rotate File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/arcade_video.v Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file sys/osd.v
    Info (12023): Found entity 1: osd File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sys/vga_out.sv
    Info (12023): Found entity 1: vga_out File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/vga_out.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2c.v
    Info (12023): Found entity 1: i2c File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/i2c.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/alsa.sv
    Info (12023): Found entity 1: alsa File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/alsa.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2s.v
    Info (12023): Found entity 1: i2s File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/i2s.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/spdif.v
    Info (12023): Found entity 1: spdif File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/spdif.v Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file sys/audio_out.v
    Info (12023): Found entity 1: audio_out File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v Line: 2
    Info (12023): Found entity 2: aud_mix_top File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v Line: 258
Info (12021): Found 3 design units, including 3 entities, in source file sys/iir_filter.v
    Info (12023): Found entity 1: IIR_filter File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/iir_filter.v Line: 22
    Info (12023): Found entity 2: iir_filter_tap File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/iir_filter.v Line: 148
    Info (12023): Found entity 3: DC_blocker File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/iir_filter.v Line: 189
Info (12021): Found 2 design units, including 2 entities, in source file sys/ltc2308.sv
    Info (12023): Found entity 1: ltc2308 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/ltc2308.sv Line: 28
    Info (12023): Found entity 2: ltc2308_tape File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/ltc2308.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v
    Info (12023): Found entity 1: sigma_delta_dac File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sigma_delta_dac.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sys/mt32pi.sv
    Info (12023): Found entity 1: mt32pi File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/mt32pi.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/hdmi_config.sv
    Info (12023): Found entity 1: hdmi_config File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hdmi_config.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/mcp23009.sv
    Info (12023): Found entity 1: mcp23009 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/mcp23009.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sys/f2sdram_safe_terminator.sv
    Info (12023): Found entity 1: f2sdram_safe_terminator File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/f2sdram_safe_terminator.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv
    Info (12023): Found entity 1: ddr_svc File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/ddr_svc.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file sys/sysmem.sv
    Info (12023): Found entity 1: sysmem_lite File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sysmem.sv Line: 2
    Info (12023): Found entity 2: sysmem_HPS_fpga_interfaces File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sysmem.sv Line: 241
Info (12021): Found 2 design units, including 2 entities, in source file sys/sd_card.sv
    Info (12023): Found entity 1: sd_card File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sd_card.sv Line: 28
    Info (12023): Found entity 2: sdbuf File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sd_card.sv Line: 482
Info (12021): Found 3 design units, including 3 entities, in source file sys/hps_io.v
    Info (12023): Found entity 1: hps_io File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hps_io.v Line: 28
    Info (12023): Found entity 2: ps2_device File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hps_io.v Line: 662
    Info (12023): Found entity 3: video_calc File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hps_io.v Line: 805
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vpll.v
    Info (12023): Found entity 1: vpll File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vpll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vpll/vpll_0002.v
    Info (12023): Found entity 1: vpll_0002 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vpll/vpll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram.v
    Info (12023): Found entity 1: sdram File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/sdram.v Line: 37
Info (12021): Found 2 design units, including 2 entities, in source file rtl/vgaout.v
    Info (12023): Found entity 1: vgaout File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vgaout.v Line: 4
    Info (12023): Found entity 2: hexnum File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vgaout.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rnd_vec_gen.v
    Info (12023): Found entity 1: rnd_vec_gen File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/rnd_vec_gen.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tester.v
    Info (12023): Found entity 1: tester File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/tester.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file memtest.sv
    Info (12023): Found entity 1: emu File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/memtest.sv Line: 22
Info (12127): Elaborating entity "sys_top" for the top level hierarchy
Info (12128): Elaborating entity "mcp23009" for hierarchy "mcp23009:mcp23009" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 206
Info (12128): Elaborating entity "i2c" for hierarchy "mcp23009:mcp23009|i2c:i2c" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/mcp23009.sv Line: 39
Info (12128): Elaborating entity "sysmem_lite" for hierarchy "sysmem_lite:sysmem" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 587
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sysmem.sv Line: 91
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sysmem.sv Line: 183
Info (12128): Elaborating entity "sysmem_HPS_fpga_interfaces" for hierarchy "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sysmem.sv Line: 223
Info (12128): Elaborating entity "ddr_svc" for hierarchy "ddr_svc:ddr_svc" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 626
Info (12128): Elaborating entity "ascal" for hierarchy "ascal:ascal" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 737
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:i_mem[0].r[7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line0[0].r[7]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line1[0].r[7]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line2[0].r[7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line3[0].r[7]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_mem[0].r[7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_89q1.tdf
    Info (12023): Found entity 1: altsyncram_89q1 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_89q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_89q1" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_line0[0].r[7]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ccn1.tdf
    Info (12023): Found entity 1: altsyncram_ccn1 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_ccn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ccn1" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pll_hdmi_adj" for hierarchy "pll_hdmi_adj:pll_hdmi_adj" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 869
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 903
Info (12128): Elaborating entity "pll_hdmi_0002" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "4"
    Info (12134): Parameter "m_cnt_lo_div" = "4"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "1"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "445.499999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3908420153"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "true"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "pll_cfg" for hierarchy "pll_cfg:pll_cfg" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 939
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_top.v Line: 420
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12130): Elaborated megafunction instantiation "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12133): Instantiated megafunction "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" with the following parameter: File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "hdmi_config" for hierarchy "hdmi_config:hdmi_config" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1001
Info (12128): Elaborating entity "i2c" for hierarchy "hdmi_config:hdmi_config|i2c:i2c_av" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hdmi_config.sv Line: 42
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:HDMI_scanlines" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1032
Info (12128): Elaborating entity "osd" for hierarchy "osd:hdmi_osd" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1059
Info (12128): Elaborating entity "csync" for hierarchy "csync:csync_hdmi" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1063
Info (12128): Elaborating entity "altddio_out" for hierarchy "altddio_out:hdmiclk_ddr" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1141
Info (12130): Elaborated megafunction instantiation "altddio_out:hdmiclk_ddr" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1141
Info (12133): Instantiated megafunction "altddio_out:hdmiclk_ddr" with the following parameter: File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1141
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/ddio_out_b2j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:VGA_scanlines" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1186
Info (12128): Elaborating entity "vga_out" for hierarchy "vga_out:vga_scaler_out" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1227
Info (12128): Elaborating entity "pll_audio" for hierarchy "pll_audio:pll_audio" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1299
Info (12128): Elaborating entity "pll_audio_0002" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_audio.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_audio/pll_audio_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_audio/pll_audio_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_audio/pll_audio_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.576000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_out" for hierarchy "audio_out:audio_out" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1335
Info (12128): Elaborating entity "i2s" for hierarchy "audio_out:audio_out|i2s:i2s" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v Line: 88
Info (12128): Elaborating entity "spdif" for hierarchy "audio_out:audio_out|spdif:toslink" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v Line: 99
Info (12128): Elaborating entity "sigma_delta_dac" for hierarchy "audio_out:audio_out|sigma_delta_dac:sd_l" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v Line: 107
Info (12128): Elaborating entity "IIR_filter" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v Line: 200
Info (12128): Elaborating entity "iir_filter_tap" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/iir_filter.v Line: 82
Info (12128): Elaborating entity "DC_blocker" for hierarchy "audio_out:audio_out|DC_blocker:dcb_l" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v Line: 211
Info (12128): Elaborating entity "aud_mix_top" for hierarchy "audio_out:audio_out|aud_mix_top:audmix_l" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/audio_out.v Line: 238
Info (12128): Elaborating entity "alsa" for hierarchy "alsa:alsa" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1363
Info (12128): Elaborating entity "sync_fix" for hierarchy "sync_fix:sync_v" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1415
Info (12128): Elaborating entity "emu" for hierarchy "emu:emu" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 1585
Info (12128): Elaborating entity "hps_io" for hierarchy "emu:emu|hps_io:hps_io" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/memtest.sv Line: 226
Info (10264): Verilog HDL Case Statement information at hps_io.v(388): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hps_io.v Line: 388
Info (12128): Elaborating entity "video_calc" for hierarchy "emu:emu|hps_io:hps_io|video_calc:video_calc" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/hps_io.v Line: 225
Info (12128): Elaborating entity "pll" for hierarchy "emu:emu|pll:pll" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/memtest.sv Line: 238
Info (12128): Elaborating entity "pll_0002" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/pll/pll_0002.v Line: 239
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/pll/pll_0002.v Line: 239
Info (12133): Instantiated megafunction "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/pll/pll_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "167.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "7"
    Info (12134): Parameter "m_cnt_lo_div" = "6"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "10"
    Info (12134): Parameter "pll_bwctrl" = "2000"
    Info (12134): Parameter "pll_output_clk_frequency" = "668.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1546188227"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12131): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "tester" for hierarchy "emu:emu|tester:my_memtst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/memtest.sv Line: 491
Info (10264): Verilog HDL Case Statement information at tester.v(158): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/tester.v Line: 158
Info (12128): Elaborating entity "rnd_vec_gen" for hierarchy "emu:emu|tester:my_memtst|rnd_vec_gen:my_rnd" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/tester.v Line: 43
Info (12128): Elaborating entity "sdram" for hierarchy "emu:emu|tester:my_memtst|sdram:my_dram" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/tester.v Line: 73
Info (12128): Elaborating entity "vpll" for hierarchy "emu:emu|vpll:vpll" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/memtest.sv Line: 502
Info (12128): Elaborating entity "vpll_0002" for hierarchy "emu:emu|vpll:vpll|vpll_0002:vpll_inst" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vpll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "emu:emu|vpll:vpll|vpll_0002:vpll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vpll/vpll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "emu:emu|vpll:vpll|vpll_0002:vpll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vpll/vpll_0002.v Line: 85
Info (12133): Instantiated megafunction "emu:emu|vpll:vpll|vpll_0002:vpll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vpll/vpll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "27.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vgaout" for hierarchy "emu:emu|vgaout:showrez" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/memtest.sv Line: 525
Info (12128): Elaborating entity "hexnum" for hierarchy "emu:emu|vgaout:showrez|hexnum:digs" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/rtl/vgaout.v Line: 66
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 427
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 427
Info (19018): Gated clocks are found and converted to use clock enables
    Info (19019): Convert gated clock comb~synth
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:vga_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:hdmi_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|i_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|pal1_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_h_poly_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/memtest.ram0_ascal_3ec5c344.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_v_poly_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/memtest.ram1_ascal_3ec5c344.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ascal:ascal|o_dcptv_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 11
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "scanlines:HDMI_scanlines|dout1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "osd:hdmi_osd|rdout2_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 25
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:pal1_mem_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:pal1_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2aj1.tdf
    Info (12023): Found entity 1: altsyncram_2aj1 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_2aj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf
    Info (12023): Found entity 1: altsyncram_g9j1 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_g9j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32k1.tdf
    Info (12023): Found entity 1: altsyncram_32k1 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_32k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "osd:hdmi_osd|altshift_taps:rdout2_rtl_0"
Info (12133): Instantiated megafunction "osd:hdmi_osd|altshift_taps:rdout2_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "25"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_tuu.tdf
    Info (12023): Found entity 1: shift_taps_tuu File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/shift_taps_tuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jr91.tdf
    Info (12023): Found entity 1: altsyncram_jr91 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_jr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/cntr_ohf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/cmpr_a9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "osd:vga_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:vga_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6k1.tdf
    Info (12023): Found entity 1: altsyncram_i6k1 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_i6k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_h_poly_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_h_poly_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/memtest.ram0_ascal_3ec5c344.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tm1.tdf
    Info (12023): Found entity 1: altsyncram_0tm1 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_0tm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_v_poly_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_v_poly_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/memtest.ram1_ascal_3ec5c344.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ljn1.tdf
    Info (12023): Found entity 1: altsyncram_ljn1 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_ljn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altshift_taps:o_dcptv_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altshift_taps:o_dcptv_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "11"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_uuu.tdf
    Info (12023): Found entity 1: shift_taps_uuu File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/shift_taps_uuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr91.tdf
    Info (12023): Found entity 1: altsyncram_lr91 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_lr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/cntr_uhf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0"
Info (12133): Instantiated megafunction "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf
    Info (12023): Found entity 1: shift_taps_vuu File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/shift_taps_vuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kr91.tdf
    Info (12023): Found entity 1: altsyncram_kr91 File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/altsyncram_kr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/db/cntr_phf.tdf Line: 26
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 14 WYSIWYG logic cells and I/Os untouched
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "emu:emu|SD_CS" to the node "emu:emu|SD_CS" into a wire File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/memtest.sv Line: 108
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDIO_DAT[0]" has no driver File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 97
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 69
Info (17049): 711 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 194
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/pll_cfg/altera_pll_reconfig_core.v Line: 194
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/MemTest_MiSTer-master/output_files/memtest.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 36 node(s), including 2 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SD_SPI_MISO" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 112
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 122
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/aberu/Downloads/MemTest_MiSTer-master/sys/sys_top.v Line: 130
Info (21057): Implemented 19997 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 19222 logic cells
    Info (21064): Implemented 572 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 34 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 6377 megabytes
    Info: Processing ended: Fri Dec 24 22:18:30 2021
    Info: Elapsed time: 00:14:15
    Info: Total CPU time (on all processors): 00:05:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/MemTest_MiSTer-master/output_files/memtest.map.smsg.


