<stg><name>saturatedAdd</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:0 %y_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1 %x_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="17">
<![CDATA[
entry:2 %redY = trunc i17 %y_read

]]></Node>
<StgValue><ssdm name="redY"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="24">
<![CDATA[
entry:3 %redX = trunc i24 %x_read

]]></Node>
<StgValue><ssdm name="redX"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="8">
<![CDATA[
entry:4 %zext_ln180 = zext i8 %redX

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="8">
<![CDATA[
entry:5 %zext_ln181 = zext i8 %redY

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %greenX = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %x_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="greenX"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="8">
<![CDATA[
entry:7 %zext_ln185 = zext i8 %greenX

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %greenY = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %y_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="greenY"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="8">
<![CDATA[
entry:9 %zext_ln186 = zext i8 %greenY

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %blueX = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %x_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="blueX"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="8">
<![CDATA[
entry:11 %zext_ln190 = zext i8 %blueX

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %y_read, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:13 %select_ln195 = select i1 %tmp, i9 15, i9 0

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:14 %redOutput = add i9 %zext_ln181, i9 %zext_ln180

]]></Node>
<StgValue><ssdm name="redOutput"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %add_ln195_1 = add i8 %redY, i8 %redX

]]></Node>
<StgValue><ssdm name="add_ln195_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:16 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %redOutput, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:17 %redOutput_2 = select i1 %tmp_1, i8 255, i8 %add_ln195_1

]]></Node>
<StgValue><ssdm name="redOutput_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:18 %greenOutput = add i9 %zext_ln186, i9 %zext_ln185

]]></Node>
<StgValue><ssdm name="greenOutput"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %add_ln202_1 = add i8 %greenY, i8 %greenX

]]></Node>
<StgValue><ssdm name="add_ln202_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:20 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %greenOutput, i32 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:21 %greenOutput_1 = select i1 %tmp_2, i8 255, i8 %add_ln202_1

]]></Node>
<StgValue><ssdm name="greenOutput_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:22 %select_ln209 = select i1 %tmp, i8 15, i8 0

]]></Node>
<StgValue><ssdm name="select_ln209"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:23 %blueOutput = add i9 %select_ln195, i9 %zext_ln190

]]></Node>
<StgValue><ssdm name="blueOutput"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:24 %add_ln209_1 = add i8 %select_ln209, i8 %blueX

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:25 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %blueOutput, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:26 %blueOutput_1 = select i1 %tmp_3, i8 255, i8 %add_ln209_1

]]></Node>
<StgValue><ssdm name="blueOutput_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:27 %combinedOutput = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %blueOutput_1, i8 %greenOutput_1, i8 %redOutput_2

]]></Node>
<StgValue><ssdm name="combinedOutput"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="24">
<![CDATA[
entry:28 %ret_ln220 = ret i24 %combinedOutput

]]></Node>
<StgValue><ssdm name="ret_ln220"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
