{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 682, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0009592752071167883], 0, 1.9446008205413818, 1579164924.3516352], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 48]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0060063292721893495], 0, 1.95881986618042, 1579164925.7265666], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 584, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 12]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0023093100074183977], 0, 3.0835084915161133, 1579164928.563024], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0031415060030864196], 0, 1.6962003707885742, 1579164929.911066], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 850, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0011778111240395171], 0, 1.7161486148834229, 1579164932.0611677], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 883, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0029706615563909774], 0, 3.2306480407714844, 1579164934.910503], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 973, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0006576755444015444], 0, 2.921778678894043, 1579164937.4067912], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0006036530193889541], 0, 1.7097580432891846, 1579164938.737818], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 922, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 12]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.002480755991007194], 0, 2.839376211166382, 1579164941.9993541], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 723, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 6]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0066287997571428565], 0, 2.93951416015625, 1579164944.6378198], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 6]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.013717719186666668], 0, 1.8085212707519531, 1579164946.1321905], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 3]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.02197528402173913], 0, 1.8493387699127197, 1579164947.6668475], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0006180648862028302], 0, 1.6986379623413086, 1579164949.7432923], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 733, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001954164260869565], 0, 1.7075822353363037, 1579164951.1705976], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 741, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0012821550635696822], 0, 1.686830759048462, 1579164952.5201135], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1098, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0016923263570219967], 0, 1.6635606288909912, 1579164953.8258212], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0013890795073041168], 0, 1.6432580947875977, 1579164955.9237485], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 875, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 3]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.02293666543478261], 0, 1.91583251953125, 1579164957.50664], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 840, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.012546198576470588], 0, 1.7954707145690918, 1579164958.9906816], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 691, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.005083996638554217], 0, 2.8742072582244873, 1579164961.5292797], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 767, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018847743781362008], 0, 1.7394354343414307, 1579164963.637626], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 547, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.002737993393442623], 0, 1.5781035423278809, 1579164964.9527113], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.007848672325581396], 0, 1.7086272239685059, 1579164966.3459268], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 6]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.021067349625], 0, 1.8423655033111572, 1579164967.868736], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 859, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.004848425905405405], 0, 1.7602143287658691, 1579164970.0367434], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 765, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018982977108655617], 0, 1.6567771434783936, 1579164971.379206], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 6]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.009268759225225225], 0, 1.75527024269104, 1579164972.8050394], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0006226483434782609], 0, 1.6608850955963135, 1579164974.1164238], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 494, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 192]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.005710038839779006], 0, 2.6297388076782227, 1579164976.9983306], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 863, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0043453973727810655], 0, 3.0243775844573975, 1579164979.7206352], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 24]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0015760937282608696], 0, 3.1985862255096436, 1579164982.6547756], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 832, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 192]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019732250951188988], 0, 3.750204086303711, 1579164985.5641615], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 610, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 24]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0015301220613772456], 0, 1.6188523769378662, 1579164988.68693], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 861, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0045025399137931035], 0, 1.742455244064331, 1579164990.1058345], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 192]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.01993333344230769], 0, 3.037370443344116, 1579164991.6584592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 812, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00086833883352081], 0, 3.1599886417388916, 1579164994.4390607], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 3]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.015458595666666667], 0, 1.85219144821167, 1579164996.659891], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 751, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 12]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.002720618097883598], 0, 1.6305599212646484, 1579164997.9967089], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 930, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0017532191606837607], 0, 1.6294126510620117, 1579164999.3310254], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 96]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.005763754666666667], 0, 2.953035593032837, 1579165001.940194], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 772, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 24]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001770322384083045], 0, 1.6825029850006104, 1579165003.9737244], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 573, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0010645356652892563], 0, 1.5948185920715332, 1579165005.2982364], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 937, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 24]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0015455264901065447], 0, 1.7004268169403076, 1579165006.6195123], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 766, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018036405533807828], 0, 1.5446321964263916, 1579165007.935235], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 540, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.003129036771771772], 0, 1.5789101123809814, 1579165009.9421983], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 774, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 24]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017357211286894924], 0, 2.9993417263031006, 1579165012.6628919], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 687, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.004899023165048543], 0, 1.6506502628326416, 1579165014.0201237], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0026466985223097114], 0, 1.5431437492370605, 1579165015.3512816], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 6]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.012073164450381679], 0, 3.377840518951416, 1579165019.6182153], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 836, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 192]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.010130929583333333], 0, 3.9417831897735596, 1579165022.5824277], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 589, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016541036962233171], 0, 1.5500028133392334, 1579165023.8855965], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 876, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.003720216177536232], 0, 1.6348114013671875, 1579165025.2537937], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0011588752468134414], 0, 1.6777844429016113, 1579165027.2789247], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 564, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0013701499808481531], 0, 1.5516819953918457, 1579165028.5781298], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 6]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.020248321615384614], 0, 1.8954555988311768, 1579165030.1438162], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 797, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 48]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0111886648], 0, 3.3541598320007324, 1579165033.1756942], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.005644495010676156], 0, 3.2303247451782227, 1579165038.592978], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1002, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 192]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.019173297584905657], 0, 3.7072980403900146, 1579165040.1149127], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 96]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.019301274886792452], 0, 2.9438765048980713, 1579165041.630053], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 676, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0046831551944444445], 0, 1.6484742164611816, 1579165042.9886124], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 24]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001492358191860465], 0, 1.651648759841919, 1579165045.0023875], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 6]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0067305557046979875], 0, 1.6530344486236572, 1579165046.374188], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 449, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.000616921329059829], 0, 1.5605363845825195, 1579165047.688738], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1099, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0016497570573770493], 0, 1.638859748840332, 1579165049.002384], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0006248758492063492], 0, 1.6394565105438232, 1579165061.2775042], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.000603610327117957], 0, 3.0427041053771973, 1579165064.0041308], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0006118366273442227], 0, 1.6853747367858887, 1579165065.3092325], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 451, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0006078334984912492], 0, 1.6033742427825928, 1579165066.6115515], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0006169091822962314], 0, 2.916069746017456, 1579165069.9261687], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0006275795657946115], 0, 3.224478006362915, 1579165072.8345613], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 452, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0006086301379736408], 0, 3.04612135887146, 1579165075.5152795], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012883770848], 0, 3.1982593536376953, 1579165078.406659], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 454, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0006219137515299879], 0, 1.6221575736999512, 1579165080.4694884], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 12]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.002706868213058419], 0, 3.2196972370147705, 1579165083.3448722], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0034936703644251627], 0, 3.3082032203674316, 1579165086.271972], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0018361364613610149], 0, 3.189237356185913, 1579165089.1519547], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00115299739387145], 0, 3.11557674407959, 1579165092.768644], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0006712839108623549], 0, 3.2873969078063965, 1579165095.6765041], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 474, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0005834085709570957], 0, 3.2266459465026855, 1579165098.5579417], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012640590685142417], 0, 3.3435051441192627, 1579165101.4897218], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0006076365365152386], 0, 1.729264736175537, 1579165103.6323726], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012089390600706713], 0, 1.6314315795898438, 1579165104.9551537], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 475, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0006106648689859364], 0, 3.2462189197540283, 1579165107.877132], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012686787914572863], 0, 3.2169480323791504, 1579165110.6759582], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 453, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0006407101362597165], 0, 2.9132142066955566, 1579165113.9593272], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0011252000972122944], 0, 3.095928907394409, 1579165116.7804592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001758344662020906], 0, 1.676302194595337, 1579165118.1014435], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 450, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0006401200282463712], 0, 3.2146084308624268, 1579165121.0152752], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0018548207518518517], 0, 1.6843693256378174, 1579165123.3015506], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0007320427402862985], 0, 1.707033634185791, 1579165124.66753], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 96]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.010475364313333334], 0, 3.6182174682617188, 1579165127.6400847], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012019134572098477], 0, 1.7552647590637207, 1579165128.9926376], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 24]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0022094885974304067], 0, 1.8125085830688477, 1579165131.1082993], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 473, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0005943819708349981], 0, 3.028984785079956, 1579165133.8380384], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012230829709347997], 0, 3.1050772666931152, 1579165136.6801176], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001624927532905297], 0, 1.6763393878936768, 1579165137.9911783], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 788, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007197928449345279], 0, 1.7350871562957764, 1579165140.0983326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001211773272529859], 0, 1.7470908164978027, 1579165141.5107553], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0017302738217391304], 0, 3.217453956604004, 1579165144.4230988], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00059695838424821], 0, 1.680222749710083, 1579165145.718811], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 634, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016366015993537965], 0, 1.7439689636230469, 1579165150.213734], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.003843034883333333], 0, 3.4075570106506348, 1579165153.1748915], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0020362529949302915], 0, 3.3124523162841797, 1579165156.072202], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1099, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.002999113508411215], 0, 3.352088451385498, 1579165159.0107296], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 7]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.03236739222916667], 0, 3.538800001144409, 1579165164.390886], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 825, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 224]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.024941122976190475], 0, 2.5944337844848633, 1579165165.989779], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 866, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0071847614605263154], 0, 3.350388288497925, 1579165169.009154], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 448]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.025024893175], 0, 3.393544912338257, 1579165170.6192484], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.01604357009375], 0, 1.7929182052612305, 1579165172.9014926], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001528346676945668], 0, 1.7856571674346924, 1579165174.2506108], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 766, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0038312504944237923], 0, 1.7038850784301758, 1579165175.6186676], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0028583732620320857], 0, 3.303104877471924, 1579165178.5496128], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.004053790449799197], 0, 1.7651584148406982, 1579165180.6739478], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.008313681467105264], 0, 2.9230523109436035, 1579165183.168682], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 880, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 7]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0508687847], 0, 2.3021774291992188, 1579165185.04336], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 568, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 14]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.004990280885167464], 0, 1.6627929210662842, 1579165186.4531944], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 480, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 224]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.046121889909090906], 0, 4.867540121078491, 1579165191.6871428], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.009656560279279278], 0, 1.7668724060058594, 1579165193.157057], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 7]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0312501835], 0, 2.095573902130127, 1579165194.8618803], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 112]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.044659472424242425], 0, 4.817425489425659, 1579165198.1625152], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 941, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0015097683032945736], 0, 3.220749855041504, 1579165204.7748952], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 224]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.04657012371428571], 0, 6.8249475955963135, 1579165208.198442], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0033383082428571427], 0, 3.023826837539673, 1579165210.8645926], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 112]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.04564422109090909], 0, 3.55232310295105, 1579165212.6937277], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00234864020228385], 0, 3.0140788555145264, 1579165217.4212534], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 658, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 224]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.046167258727272724], 0, 3.5347752571105957, 1579165219.2454956], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 112]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.025279531317460316], 0, 3.9221205711364746, 1579165222.4092326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.001485725164345404], 0, 1.712902307510376, 1579165223.793119], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.010206416638157896], 0, 3.2794675827026367, 1579165227.4469864], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 840, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.02820202802702703], 0, 1.9649863243103027, 1579165229.079953], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 14]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.007765096267379678], 0, 3.0115747451782227, 1579165231.8446722], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.003273027027368421], 0, 3.2026405334472656, 1579165234.695917], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.015184244746268657], 0, 1.815762996673584, 1579165239.1224797], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 112]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.04599997509090909], 0, 3.36643385887146, 1579165240.9378185], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 224]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.04557182026086957], 0, 4.434514999389648, 1579165242.7657018], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.002573607607879925], 0, 2.932095527648926, 1579165245.35049], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 7]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.03086273627272727], 0, 2.060236930847168, 1579165248.7221775], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 56]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.026041988076923078], 0, 2.206881523132324, 1579165250.3255804], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.001392752844564241], 0, 3.217226028442383, 1579165253.167389], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 448]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.02436018757142857], 0, 2.9194986820220947, 1579165254.7538967], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 448]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0454109522], 0, 10.08969497680664, 1579165265.148575], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0015567245344563553], 0, 1.7495841979980469, 1579165266.4908953], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 672, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.03050036603030303], 0, 2.017732620239258, 1579165268.138201], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1050, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 7]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0479808706060606], 0, 3.788450002670288, 1579165271.5516462], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 668, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 448]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.04442890204347826], 0, 4.5528647899627686, 1579165276.375357], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 513, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.002510447908188586], 0, 1.6834495067596436, 1579165277.7193673], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00284617546], 0, 3.1340229511260986, 1579165280.6049147], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.001582208286377709], 0, 1.6337697505950928, 1579165281.949427], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 969, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0015600466731343285], 0, 1.7274444103240967, 1579165285.3720522], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 796, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016859739667024704], 0, 3.304826259613037, 1579165288.2434733], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1053, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 7]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.04768448403030303], 0, 3.8998477458953857, 1579165291.6222644], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 990, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 224]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.04538874152173913], 0, 3.502492904663086, 1579165293.4589846], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00418630675], 0, 1.668217420578003, 1579165295.6341836], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 571, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 14]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.004750257386503067], 0, 3.137240409851074, 1579165298.5046158], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.002986244523715415], 0, 3.206541061401367, 1579165301.2583725], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1026, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.009749627314285714], 0, 1.7412383556365967, 1579165302.6680782], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 224]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0448624232], 0, 5.690269231796265, 1579165308.6591506], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 551, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 7]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.04770362304545454], 0, 2.167098045349121, 1579165310.5356214], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 516, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.012442330720930232], 0, 3.241581439971924, 1579165313.5675156], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 805, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 112]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.024094364238095238], 0, 1.954561710357666, 1579165315.1425695], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0033114076221498374], 0, 1.664724588394165, 1579165317.23203], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.003854580558080808], 0, 3.1210567951202393, 1579165320.0391796], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 947, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014238532273972604], 0, 3.1727864742279053, 1579165322.8879054], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.01115326331521739], 0, 1.796731948852539, 1579165324.3236144], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0014497430192043897], 0, 1.7231268882751465, 1579165337.551816], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0014288808558077437], 0, 2.4666950702667236, 1579165339.6457095], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 938, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014976140028735633], 0, 1.6977813243865967, 1579165341.003169], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 939, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014349950417246174], 0, 1.6999595165252686, 1579165342.3329542], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 945, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014650876834733895], 0, 1.7466275691986084, 1579165344.4860992], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0014533305660112358], 0, 1.7418601512908936, 1579165345.8185096], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0015199566199701937], 0, 1.7517600059509277, 1579165347.1347535], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.002859955843694494], 0, 3.3461525440216064, 1579165350.0641747], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0014220432580195259], 0, 1.685896635055542, 1579165352.198028], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0018502855099457507], 0, 1.7931029796600342, 1579165353.5256803], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001370833957161981], 0, 1.7741129398345947, 1579165354.8720655], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0013781858710337769], 0, 2.896430015563965, 1579165357.431441], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001388529844207723], 0, 1.690842628479004, 1579165359.564224], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0029754259942196535], 0, 1.726837396621704, 1579165360.9099228], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0013740736631299736], 0, 1.7809326648712158, 1579165362.247048], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 970, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001516832471507353], 0, 3.286176919937134, 1579165365.192578], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 28]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.002983377761363636], 0, 1.7724034786224365, 1579165367.6108844], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0013928522665441177], 0, 3.148771286010742, 1579165370.3918447], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0013674876919945727], 0, 1.6567139625549316, 1579165371.6961823], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 56]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.04718168640909091], 0, 2.4839296340942383, 1579165373.550249], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 946, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001480547362984218], 0, 1.643998622894287, 1579165375.9283626], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 942, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014623027470760234], 0, 1.665560007095337, 1579165377.225594], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 56]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.04650282922727273], 0, 2.5335352420806885, 1579165379.0496745], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 971, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0015208232976878613], 0, 1.726212501525879, 1579165380.4044418], "v": 0.1}
