<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/tracers/tarmac_record_v8.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_88f6b1e4e61391f7d15711af8861e8d3.html">tracers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tarmac_record_v8.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tarmac__record__v8_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Giacomo Travaglini</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="tarmac__record__v8_8hh.html">arch/arm/tracers/tarmac_record_v8.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2insts_2static__inst_8hh.html">arch/arm/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="tarmac__tracer_8hh.html">arch/arm/tracers/tarmac_tracer.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceTrace.html">Trace</a> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#ae6ddc8ec9ff3d4fe7a304a806179e175">   48</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#ae6ddc8ec9ff3d4fe7a304a806179e175">TarmacTracerRecordV8::TraceInstEntryV8::TraceInstEntryV8</a>(</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordtype">bool</span> predicate)</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      : <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html">TraceInstEntry</a>(tarmCtx, predicate),</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8.html">TraceEntryV8</a>(tarmCtx.tarmacCpuName()),</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        paddr(0),</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        paddrValid(false)</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a> = tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// Evaluate physical address</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html">ArmISA::TLB</a>* dtb = <span class="keyword">static_cast&lt;</span><a class="code" href="classArmISA_1_1TLB.html">TLB</a>*<span class="keyword">&gt;</span>(<a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>());</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#a3809ebc6cd6c028ecfc1c09bf134e05a">paddrValid</a> = dtb-&gt;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a>(<a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>, <a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>, <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#aaf395ebfaf1b9d885185a49ed02bfbc7">paddr</a>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8.html#acc8533a72661091dc5b4866eb8318680">   63</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8.html#acc8533a72661091dc5b4866eb8318680">TarmacTracerRecordV8::TraceMemEntryV8::TraceMemEntryV8</a>(</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint8_t _size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _addr, uint64_t _data)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      : <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html">TraceMemEntry</a>(tarmCtx, _size, _addr, _data),</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8.html">TraceEntryV8</a>(tarmCtx.tarmacCpuName()),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#aaf395ebfaf1b9d885185a49ed02bfbc7">paddr</a>(_addr)</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a> = tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// Evaluate physical address</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html">ArmISA::TLB</a>* dtb = <span class="keyword">static_cast&lt;</span><a class="code" href="classArmISA_1_1TLB.html">TLB</a>*<span class="keyword">&gt;</span>(<a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>());</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    dtb-&gt;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a>(<a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>, <a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>, <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8.html#a8f9461256d1ff7bfe5492a9382c57085">paddr</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#af001d1fa31dc9fbc066cba1c72e967e6">   77</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#af001d1fa31dc9fbc066cba1c72e967e6">TarmacTracerRecordV8::TraceRegEntryV8::TraceRegEntryV8</a>(</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      : <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html">TraceRegEntry</a>(tarmCtx, reg),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8.html">TraceEntryV8</a>(tarmCtx.tarmacCpuName()),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        regWidth(64)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a7ac2f9eeecb58c94083274701550daa9">   87</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a7ac2f9eeecb58c94083274701550daa9">TarmacTracerRecordV8::TraceRegEntryV8::updateInt</a>(</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// Do not trace pseudo register accesses: invalid</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">// register entry.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">if</span> (regRelIdx &gt; <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a>) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">regValid</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#adf0fc55f6542b8e33b7be2e4371856d6">TraceRegEntry::updateInt</a>(tarmCtx, regRelIdx);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">if</span> ((regRelIdx != <a class="code" href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">PCReg</a>) || (regRelIdx != <a class="code" href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">StackPointerReg</a>) ||</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        (regRelIdx != <a class="code" href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">FramePointerReg</a>) || (regRelIdx != <a class="code" href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">ReturnAddressReg</a>)) {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keyword">const</span> <span class="keyword">auto</span>* arm_inst = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>*<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#a969e664d693482f4cacf24bb98796200">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>()</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        );</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">regWidth</a> = (arm_inst-&gt;getIntWidth());</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">regWidth</a> == 32) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            regName = <span class="stringliteral">&quot;W&quot;</span> + <a class="code" href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">std::to_string</a>(regRelIdx);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            regName = <span class="stringliteral">&quot;X&quot;</span> + <a class="code" href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">std::to_string</a>(regRelIdx);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a2d72e48aeac2a7cefdb2d57421c4b923">  118</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a2d72e48aeac2a7cefdb2d57421c4b923">TarmacTracerRecordV8::TraceRegEntryV8::updateMisc</a>(</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a3efa7af0b226538b4a912a2965c138a3">TraceRegEntry::updateMisc</a>(tarmCtx, regRelIdx);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="comment">// System registers are 32bit wide</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">regWidth</a> = 32;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a202054a8317db2ccd07f80421f164c3e">  129</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a202054a8317db2ccd07f80421f164c3e">TarmacTracerRecordV8::TraceRegEntryV8::updateVec</a>(</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keyword">auto</span> <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a> = tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span>&amp; vec_container = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">readVecReg</a>(</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <a class="code" href="classRegId.html">RegId</a>(regClass, regRelIdx));</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keyword">auto</span> vv = vec_container.<a class="code" href="classVecRegContainer.html#a054bc5c226569be54bb4924cfe23651d">as</a>&lt;<a class="code" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>&gt;();</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">regWidth</a> = ArmStaticInst::getCurSveVecLenInBits(<a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keyword">auto</span> num_elements = regWidth / (<span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">VecElem</a>) * 8);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// Resize vector of values</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    values.resize(num_elements);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; num_elements; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        values[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = vv[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">regValid</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    regName = <span class="stringliteral">&quot;Z&quot;</span> + <a class="code" href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">std::to_string</a>(regRelIdx);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#ad23181b4145565b31c2a32f8b970a12e">  154</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#ad23181b4145565b31c2a32f8b970a12e">TarmacTracerRecordV8::TraceRegEntryV8::updatePred</a>(</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keyword">auto</span> <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a> = tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span>&amp; pred_container = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#af4e12c1fde902f7aa35626ce0c4b1300">readVecPredReg</a>(</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <a class="code" href="classRegId.html">RegId</a>(regClass, regRelIdx));</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// Predicate registers are always 1/8 the size of related vector</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// registers. (getCurSveVecLenInBits(thread) / 8)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">regWidth</a> = ArmStaticInst::getCurSveVecLenInBits(<a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>) / 8;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keyword">auto</span> num_elements = <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">regWidth</a> / 16;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// Resize vector of values</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    values.resize(num_elements);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">// Get a copy of pred_container as a vector of half-words</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keyword">auto</span> vv = pred_container.as&lt;uint16_t&gt;();</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; num_elements; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        values[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = vv[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">regValid</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    regName = <span class="stringliteral">&quot;P&quot;</span> + <a class="code" href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">std::to_string</a>(regRelIdx);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecordV8.html#a00a0354f262623f9f02a6306a150c3d5">  182</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecordV8.html#a00a0354f262623f9f02a6306a150c3d5">TarmacTracerRecordV8::addInstEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;InstPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx)</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;{</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">// Generate an instruction entry in the record and</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// add it to the Instruction Queue</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    queue.push_back(</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        m5::make_unique&lt;TraceInstEntryV8&gt;(tarmCtx, <a class="code" href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">predicate</a>)</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    );</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecordV8.html#a32b755c16584058f7fe45b10e12af564">  193</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecordV8.html#a32b755c16584058f7fe45b10e12af564">TarmacTracerRecordV8::addMemEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;MemPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx)</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">// Generate a memory entry in the record if the record</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">// implies a valid memory access, and add it to the</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">// Memory Queue</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classTrace_1_1InstRecord.html#a138cc35b71c75806933daccea7bc23cc">getMemValid</a>()) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        queue.push_back(</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            m5::make_unique&lt;TraceMemEntryV8&gt;(tarmCtx,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                             static_cast&lt;uint8_t&gt;(<a class="code" href="classTrace_1_1InstRecord.html#aea839cee5958048daa68da2c086681b6">getSize</a>()),</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                             <a class="code" href="classTrace_1_1InstRecord.html#a4f1f348424aaec5611bda714eb50aef4">getAddr</a>(), <a class="code" href="classTrace_1_1InstRecord.html#a823d37c5bedfaca2049d015be39a7c4e">getIntData</a>())</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        );</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecordV8.html#ad804039f16cdb68db35951a9710a44b7">  209</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecordV8.html#ad804039f16cdb68db35951a9710a44b7">TarmacTracerRecordV8::addRegEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;RegPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx)</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// Generate an entry for every ARM register being</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// written by the current instruction</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = 0; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &lt; <a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">numDestRegs</a>(); ++<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <a class="code" href="classRegId.html">RegId</a> reg_id = <a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="comment">// Creating a single register change entry</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keyword">auto</span> single_reg = genRegister&lt;TraceRegEntryV8&gt;(tarmCtx, reg_id);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="comment">// Copying the entry and adding it to the &quot;list&quot;</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="comment">// of entries to be dumped to trace.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        queue.push_back(</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            m5::make_unique&lt;TraceRegEntryV8&gt;(single_reg)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        );</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// Gem5 is treating CPSR flags as separate registers (CC registers),</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="comment">// in contrast with Tarmac specification: we need to merge the gem5 CC</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">// entries altogether with the CPSR register and produce a single entry.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    mergeCCEntry&lt;TraceRegEntryV8&gt;(queue, tarmCtx);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#a80e9b85655984913592a6cc96a49342b">  235</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#a80e9b85655984913592a6cc96a49342b">TarmacTracerRecordV8::TraceInstEntryV8::print</a>(</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    std::ostream&amp; outs,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordtype">int</span> verbosity,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keyword">const</span> std::string &amp;prefix)<span class="keyword"> const</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">// If there is a valid vaddr-&gt;paddr translation, print the</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// physical address, otherwise print the virtual address only.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    std::string paddr_str = paddrValid? <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;:%012x&quot;</span>,paddr) :</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                        std::string();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">// Pad the opcode.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    std::string opcode_str = <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%0*x&quot;</span>, instSize &gt;&gt; 2, <a class="code" href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">opcode</a>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="comment">// Print the instruction record formatted according</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// to the Tarmac specification</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(outs, <span class="stringliteral">&quot;%s clk %s %s (%u) %08x%s %s %s %s_%s : %s\n&quot;</span>,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;             <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(),                     <span class="comment">/* Tick time */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;             <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8.html#a51cfd4eff03bfd86a845205f8b023093">cpuName</a>,                       <span class="comment">/* Cpu name */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;             taken? <span class="stringliteral">&quot;IT&quot;</span> : <span class="stringliteral">&quot;IS&quot;</span>,            <span class="comment">/* Instruction taken/skipped */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;             instCount,                     <span class="comment">/* Instruction count */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>,                          <span class="comment">/* Instruction virt address */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;             paddr_str,                     <span class="comment">/* Instruction phys address */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;             opcode_str,                    <span class="comment">/* Instruction opcode */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;             <a class="code" href="namespaceTrace.html#a5ae0626feed05b6bfdf89296c3f07e9f">iSetStateToStr</a>(isetstate),     <span class="comment">/* Instruction Set */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;             <a class="code" href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">opModeToStr</a>(<a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>),             <span class="comment">/* Exception level */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;             secureMode? <span class="stringliteral">&quot;s&quot;</span> : <span class="stringliteral">&quot;ns&quot;</span>,        <span class="comment">/* Security */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;             disassemble);                  <span class="comment">/* Instruction disass */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;}</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8.html#a6d7286f896af417d1ecd058691c34e72">  265</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8.html#a6d7286f896af417d1ecd058691c34e72">TarmacTracerRecordV8::TraceMemEntryV8::print</a>(</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    std::ostream&amp; outs,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordtype">int</span> verbosity,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keyword">const</span> std::string &amp;prefix)<span class="keyword"> const</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">// Print the memory record formatted according</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// to the Tarmac specification</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(outs, <span class="stringliteral">&quot;%s clk %s M%s%d %08x:%012x %0*x\n&quot;</span>,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;             <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(),                 <span class="comment">/* Tick time */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;             <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8.html#a51cfd4eff03bfd86a845205f8b023093">cpuName</a>,                   <span class="comment">/* Cpu name */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;             loadAccess? <span class="stringliteral">&quot;R&quot;</span> : <span class="stringliteral">&quot;W&quot;</span>,     <span class="comment">/* Access type */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#a62fada8fcc40f91067ce98545eddf75c">size</a>,                      <span class="comment">/* Access size */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>,                      <span class="comment">/* Virt Memory address */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;             paddr,                     <span class="comment">/* Phys Memory address */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#a62fada8fcc40f91067ce98545eddf75c">size</a>*2,                    <span class="comment">/* Padding with access size */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#a95a0d10ca917d33e117348b70fa51b33">data</a>);                     <span class="comment">/* Memory data */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3c347e01450d2517529962a68b415170">  284</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3c347e01450d2517529962a68b415170">TarmacTracerRecordV8::TraceRegEntryV8::print</a>(</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    std::ostream&amp; outs,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordtype">int</span> verbosity,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keyword">const</span> std::string &amp;prefix)<span class="keyword"> const</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="comment">// Print the register record formatted according</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">// to the Tarmac specification</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">regValid</a>) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(outs, <span class="stringliteral">&quot;%s clk %s R %s %s\n&quot;</span>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                 <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(),            <span class="comment">/* Tick time */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                 <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8.html#a51cfd4eff03bfd86a845205f8b023093">cpuName</a>,              <span class="comment">/* Cpu name */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                 regName,              <span class="comment">/* Register name */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                 <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a5e0d051961a7add65fdef0ae902b5392">formatReg</a>());         <span class="comment">/* Register value */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;std::string</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a5e0d051961a7add65fdef0ae902b5392">  301</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a5e0d051961a7add65fdef0ae902b5392">TarmacTracerRecordV8::TraceRegEntryV8::formatReg</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">regWidth</a> &lt;= 64) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="comment">// Register width is &lt; 64 bit (scalar register).</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%0*x&quot;</span>, <a class="code" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">regWidth</a> / 4, values[Lo]);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="comment">// Register width is &gt; 64 bit (vector).  Iterate over every vector</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <span class="comment">// element. Since the vector values are stored in Little Endian, print</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="comment">// starting from the last element.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        std::string reg_val;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = values.rbegin(); it != values.rend(); it++) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            reg_val += <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%0*x_&quot;</span>,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                static_cast&lt;int&gt;(<span class="keyword">sizeof</span>(<a class="code" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>) * 2), *it);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="comment">// Remove trailing underscore</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        reg_val.pop_back();</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">return</span> reg_val;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;} <span class="comment">// namespace Trace</span></div><div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html">Trace::TarmacTracerRecord::TraceMemEntry</a></div><div class="ttdoc">Memory Entry. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00170">tarmac_record.hh:170</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8_html_a202054a8317db2ccd07f80421f164c3e"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a202054a8317db2ccd07f80421f164c3e">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateVec</a></div><div class="ttdeci">void updateVec(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx) override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00129">tarmac_record_v8.cc:129</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_ac9fcd4626e6b05644fc0fcb411b97058"><div class="ttname"><a href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">Trace::InstRecord::predicate</a></div><div class="ttdeci">bool predicate</div><div class="ttdoc">is the predicate for execution this inst true or false (not execed)? </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00147">insttracer.hh:147</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a823d37c5bedfaca2049d015be39a7c4e"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a823d37c5bedfaca2049d015be39a7c4e">Trace::InstRecord::getIntData</a></div><div class="ttdeci">uint64_t getIntData() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00238">insttracer.hh:238</a></div></div>
<div class="ttc" id="tarmac__tracer_8hh_html"><div class="ttname"><a href="tarmac__tracer_8hh.html">tarmac_tracer.hh</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_aea839cee5958048daa68da2c086681b6"><div class="ttname"><a href="classTrace_1_1InstRecord.html#aea839cee5958048daa68da2c086681b6">Trace::InstRecord::getSize</a></div><div class="ttdeci">Addr getSize() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00234">insttracer.hh:234</a></div></div>
<div class="ttc" id="classVecRegContainer_html_a054bc5c226569be54bb4924cfe23651d"><div class="ttname"><a href="classVecRegContainer.html#a054bc5c226569be54bb4924cfe23651d">VecRegContainer::as</a></div><div class="ttdeci">VecRegT&lt; VecElem, NumElems, true &gt; as() const</div><div class="ttdoc">View interposers. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00384">vec_reg.hh:384</a></div></div>
<div class="ttc" id="classThreadContext_html_a53bfdd465a582069be1d45a0e5ecf3c8"><div class="ttname"><a href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr</a></div><div class="ttdeci">virtual BaseTLB * getDTBPtr()=0</div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8_html_ae6ddc8ec9ff3d4fe7a304a806179e175"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#ae6ddc8ec9ff3d4fe7a304a806179e175">Trace::TarmacTracerRecordV8::TraceInstEntryV8::TraceInstEntryV8</a></div><div class="ttdeci">TraceInstEntryV8(const TarmacContext &amp;tarmCtx, bool predicate)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00048">tarmac_record_v8.cc:48</a></div></div>
<div class="ttc" id="namespaceTrace_html_a63985baf65711ca61563b48d08a6197f"><div class="ttname"><a href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">Trace::opModeToStr</a></div><div class="ttdeci">std::string opModeToStr(OperatingMode opMode)</div><div class="ttdoc">Returns the string representation of the ARM Operating Mode (CPSR.M[3:0] field) according to the Tarm...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00066">tarmac_record.cc:66</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacContext_html"><div class="ttname"><a href="classTrace_1_1TarmacContext.html">Trace::TarmacContext</a></div><div class="ttdoc">This object type is encapsulating the informations needed by a Tarmac record to generate it&amp;#39;s own ent...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00061">tarmac_tracer.hh:61</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8_html_a80e9b85655984913592a6cc96a49342b"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#a80e9b85655984913592a6cc96a49342b">Trace::TarmacTracerRecordV8::TraceInstEntryV8::print</a></div><div class="ttdeci">virtual void print(std::ostream &amp;outs, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00235">tarmac_record_v8.cc:235</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html"><div class="ttname"><a href="classArmISA_1_1TLB.html">ArmISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00102">tlb.hh:102</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a3efa7af0b226538b4a912a2965c138a3"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a3efa7af0b226538b4a912a2965c138a3">Trace::TarmacTracerRecord::TraceRegEntry::updateMisc</a></div><div class="ttdeci">virtual void updateMisc(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdoc">Register update functions. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00195">tarmac_record.cc:195</a></div></div>
<div class="ttc" id="arm_2tlb_8hh_html"><div class="ttname"><a href="arm_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a37f1aeba98ee278c9bc070f0f6d27803"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">Trace::InstRecord::thread</a></div><div class="ttdeci">ThreadContext * thread</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00065">insttracer.hh:65</a></div></div>
<div class="ttc" id="classStaticInst_html_a00777dee9811b02022022d0339b7154f"><div class="ttname"><a href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">StaticInst::numDestRegs</a></div><div class="ttdeci">int8_t numDestRegs() const</div><div class="ttdoc">Number of destination registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00135">static_inst.hh:135</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a62fada8fcc40f91067ce98545eddf75c"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a62fada8fcc40f91067ce98545eddf75c">Trace::InstRecord::size</a></div><div class="ttdeci">Addr size</div><div class="ttdoc">The size of the memory request. </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00084">insttracer.hh:84</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a42b0fc957456cbf8ff030d246d0531ae"><div class="ttname"><a href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">ArmISA::VecElem</a></div><div class="ttdeci">uint32_t VecElem</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00070">registers.hh:70</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8_html_a7ac2f9eeecb58c94083274701550daa9"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a7ac2f9eeecb58c94083274701550daa9">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateInt</a></div><div class="ttdeci">void updateInt(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx) override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00087">tarmac_record_v8.cc:87</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8_html_a5e0d051961a7add65fdef0ae902b5392"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a5e0d051961a7add65fdef0ae902b5392">Trace::TarmacTracerRecordV8::TraceRegEntryV8::formatReg</a></div><div class="ttdeci">std::string formatReg() const</div><div class="ttdoc">Returning a string which contains the formatted register value: transformed in hex, 0 padded or/and split in chunks separated by underscores in case of vector register. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00301">tarmac_record_v8.cc:301</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; InstPtr &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html_aec066752228fc452323648fb8f8a97d1"><div class="ttname"><a href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">ThreadContext::readVecReg</a></div><div class="ttdeci">virtual const VecRegContainer &amp; readVecReg(const RegId &amp;reg) const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab824a95cd5bb12d08b73a52bde8c1dfc"><div class="ttname"><a href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">AlphaISA::ReturnAddressReg</a></div><div class="ttdeci">const RegIndex ReturnAddressReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00080">registers.hh:80</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8_html_a3c347e01450d2517529962a68b415170"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3c347e01450d2517529962a68b415170">Trace::TarmacTracerRecordV8::TraceRegEntryV8::print</a></div><div class="ttdeci">virtual void print(std::ostream &amp;outs, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00284">tarmac_record_v8.cc:284</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html">Trace::TarmacTracerRecord::TraceInstEntry</a></div><div class="ttdoc">Instruction Entry. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00095">tarmac_record.hh:95</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8_html_af001d1fa31dc9fbc066cba1c72e967e6"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#af001d1fa31dc9fbc066cba1c72e967e6">Trace::TarmacTracerRecordV8::TraceRegEntryV8::TraceRegEntryV8</a></div><div class="ttdeci">TraceRegEntryV8(const TarmacContext &amp;tarmCtx, const RegId &amp;reg)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00077">tarmac_record_v8.cc:77</a></div></div>
<div class="ttc" id="classThreadContext_html_af4e12c1fde902f7aa35626ce0c4b1300"><div class="ttname"><a href="classThreadContext.html#af4e12c1fde902f7aa35626ce0c4b1300">ThreadContext::readVecPredReg</a></div><div class="ttdeci">virtual const VecPredRegContainer &amp; readVecPredReg(const RegId &amp;reg) const =0</div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="arch_2arm_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2arm_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="namespaceSinic_html_af92abee16113e5012fa829e4935d917a"><div class="ttname"><a href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">Sinic::regValid</a></div><div class="ttdeci">bool regValid(Addr daddr)</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00226">sinicreg.hh:226</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a36afeec57f9529c30ce7dc2e6d7b41c1"><div class="ttname"><a href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">ArmISA::PCReg</a></div><div class="ttdeci">const int PCReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00123">registers.hh:123</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8_html_a8f9461256d1ff7bfe5492a9382c57085"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8.html#a8f9461256d1ff7bfe5492a9382c57085">Trace::TarmacTracerRecordV8::TraceMemEntryV8::paddr</a></div><div class="ttdeci">Addr paddr</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8hh_source.html#l00144">tarmac_record_v8.hh:144</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">ArmISA::NUM_ARCH_INTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00126">intregs.hh:126</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab95f1cbe7234a4f6726f4b82e42fe30e"><div class="ttname"><a href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">AlphaISA::StackPointerReg</a></div><div class="ttdeci">const RegIndex StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00077">registers.hh:77</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a95a0d10ca917d33e117348b70fa51b33"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a95a0d10ca917d33e117348b70fa51b33">Trace::InstRecord::data</a></div><div class="ttdeci">union Trace::InstRecord::@120 data</div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a693297f6f1f044fdbfa0a2eca885c215"><div class="ttname"><a href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">ArmISA::TLB::translateFunctional</a></div><div class="ttdeci">bool translateFunctional(ThreadContext *tc, Addr vaddr, Addr &amp;paddr)</div><div class="ttdoc">Do a functional lookup on the TLB (for debugging) and don&amp;#39;t modify any internal state. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00118">tlb.cc:118</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8_html_a3809ebc6cd6c028ecfc1c09bf134e05a"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#a3809ebc6cd6c028ecfc1c09bf134e05a">Trace::TarmacTracerRecordV8::TraceInstEntryV8::paddrValid</a></div><div class="ttdeci">bool paddrValid</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8hh_source.html#l00089">tarmac_record_v8.hh:89</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8_html_ad23181b4145565b31c2a32f8b970a12e"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#ad23181b4145565b31c2a32f8b970a12e">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updatePred</a></div><div class="ttdeci">void updatePred(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx) override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00154">tarmac_record_v8.cc:154</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacContext_html_a969e664d693482f4cacf24bb98796200"><div class="ttname"><a href="classTrace_1_1TarmacContext.html#a969e664d693482f4cacf24bb98796200">Trace::TarmacContext::staticInst</a></div><div class="ttdeci">const StaticInstPtr staticInst</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00074">tarmac_tracer.hh:74</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8_html"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8.html">Trace::TarmacTracerRecordV8::TraceEntryV8</a></div><div class="ttdoc">General data shared by all v8 entries. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8hh_source.html#l00064">tarmac_record_v8.hh:64</a></div></div>
<div class="ttc" id="namespaceTrace_html_a5ae0626feed05b6bfdf89296c3f07e9f"><div class="ttname"><a href="namespaceTrace.html#a5ae0626feed05b6bfdf89296c3f07e9f">Trace::iSetStateToStr</a></div><div class="ttdeci">std::string iSetStateToStr(TarmacBaseRecord::ISetState isetstate)</div><div class="ttdoc">Returns the string representation of the instruction set being currently run according to the Tarmac ...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00051">tarmac_record.cc:51</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7e6ae5d5e0561c3c3948cb6089b73eb0"><div class="ttname"><a href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">ArmISA::opcode</a></div><div class="ttdeci">Bitfield&lt; 24, 21 &gt; opcode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00102">types.hh:102</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a4f1f348424aaec5611bda714eb50aef4"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a4f1f348424aaec5611bda714eb50aef4">Trace::InstRecord::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00233">insttracer.hh:233</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecordV8_html_a00a0354f262623f9f02a6306a150c3d5"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecordV8.html#a00a0354f262623f9f02a6306a150c3d5">Trace::TarmacTracerRecordV8::addInstEntry</a></div><div class="ttdeci">void addInstEntry(std::vector&lt; InstPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generates an Entry for the executed instruction. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00182">tarmac_record_v8.cc:182</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html">Trace::TarmacTracerRecord::TraceRegEntry</a></div><div class="ttdoc">Register Entry. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00118">tarmac_record.hh:118</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a138cc35b71c75806933daccea7bc23cc"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a138cc35b71c75806933daccea7bc23cc">Trace::InstRecord::getMemValid</a></div><div class="ttdeci">bool getMemValid() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00236">insttracer.hh:236</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_adf0fc55f6542b8e33b7be2e4371856d6"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#adf0fc55f6542b8e33b7be2e4371856d6">Trace::TarmacTracerRecord::TraceRegEntry::updateInt</a></div><div class="ttdeci">virtual void updateInt(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00248">tarmac_record.cc:248</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a4636e0aa5d3d66918da6cc8cdf440ca5"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">Trace::InstRecord::staticInst</a></div><div class="ttdeci">StaticInstPtr staticInst</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00068">insttracer.hh:68</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8_html_a3cb7fcc74a01b4e48c93afb97913b776"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a3cb7fcc74a01b4e48c93afb97913b776">Trace::TarmacTracerRecordV8::TraceRegEntryV8::regWidth</a></div><div class="ttdeci">uint16_t regWidth</div><div class="ttdoc">Size in bits of arch register. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8hh_source.html#l00127">tarmac_record_v8.hh:127</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a8c7767b5b88c4099221c5ab33a1c67ca"><div class="ttname"><a href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">AlphaISA::FramePointerReg</a></div><div class="ttdeci">const RegIndex FramePointerReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00082">registers.hh:82</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b9c8811a17861a0986b300777326564"><div class="ttname"><a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">StaticInst::destRegIdx</a></div><div class="ttdeci">const RegId &amp; destRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th destination reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00216">static_inst.hh:216</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8_html_acc8533a72661091dc5b4866eb8318680"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8.html#acc8533a72661091dc5b4866eb8318680">Trace::TarmacTracerRecordV8::TraceMemEntryV8::TraceMemEntryV8</a></div><div class="ttdeci">TraceMemEntryV8(const TarmacContext &amp;tarmCtx, uint8_t _size, Addr _addr, uint64_t _data)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00063">tarmac_record_v8.cc:63</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8_html_a6d7286f896af417d1ecd058691c34e72"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceMemEntryV8.html#a6d7286f896af417d1ecd058691c34e72">Trace::TarmacTracerRecordV8::TraceMemEntryV8::print</a></div><div class="ttdeci">virtual void print(std::ostream &amp;outs, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00265">tarmac_record_v8.cc:265</a></div></div>
<div class="ttc" id="tarmac__record__v8_8hh_html"><div class="ttname"><a href="tarmac__record__v8_8hh.html">tarmac_record_v8.hh</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8_html_aaf395ebfaf1b9d885185a49ed02bfbc7"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceInstEntryV8.html#aaf395ebfaf1b9d885185a49ed02bfbc7">Trace::TarmacTracerRecordV8::TraceInstEntryV8::paddr</a></div><div class="ttdeci">Addr paddr</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8hh_source.html#l00088">tarmac_record_v8.hh:88</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8_html_a2d72e48aeac2a7cefdb2d57421c4b923"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a2d72e48aeac2a7cefdb2d57421c4b923">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateMisc</a></div><div class="ttdeci">void updateMisc(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx) override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00118">tarmac_record_v8.cc:118</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8_html_a51cfd4eff03bfd86a845205f8b023093"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecordV8_1_1TraceEntryV8.html#a51cfd4eff03bfd86a845205f8b023093">Trace::TarmacTracerRecordV8::TraceEntryV8::cpuName</a></div><div class="ttdeci">std::string cpuName</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8hh_source.html#l00072">tarmac_record_v8.hh:72</a></div></div>
<div class="ttc" id="classRefCountingPtr_html_a6ba1e6ea7f4c729f327cd72d2b39d7a3"><div class="ttname"><a href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">RefCountingPtr::get</a></div><div class="ttdeci">T * get() const</div><div class="ttdoc">Directly access the pointer itself without taking a reference. </div><div class="ttdef"><b>Definition:</b> <a href="refcnt_8hh_source.html#l00221">refcnt.hh:221</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacContext_html_aac1919da1bb3eb9c2725164990a5364f"><div class="ttname"><a href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">Trace::TarmacContext::thread</a></div><div class="ttdeci">ThreadContext * thread</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00073">tarmac_tracer.hh:73</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_ac32c558d526727f6a3e79882360caced"><div class="ttname"><a href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">Trace::InstRecord::addr</a></div><div class="ttdeci">Addr addr</div><div class="ttdoc">The address that was accessed. </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00083">insttracer.hh:83</a></div></div>
<div class="ttc" id="namespacesc__dt_html_acfe1beffdda4afa09e04790b737f4aab"><div class="ttname"><a href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">sc_dt::to_string</a></div><div class="ttdeci">const std::string to_string(sc_enc enc)</div><div class="ttdef"><b>Definition:</b> <a href="sc__fxdefs_8cc_source.html#l00060">sc_fxdefs.cc:60</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecordV8_html_a32b755c16584058f7fe45b10e12af564"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecordV8.html#a32b755c16584058f7fe45b10e12af564">Trace::TarmacTracerRecordV8::addMemEntry</a></div><div class="ttdeci">void addMemEntry(std::vector&lt; MemPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generates an Entry for every memory access triggered. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00193">tarmac_record_v8.cc:193</a></div></div>
<div class="ttc" id="namespaceTrace_html"><div class="ttname"><a href="namespaceTrace.html">Trace</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2nativetrace_8cc_source.html#l00052">nativetrace.cc:52</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecordV8_html_ad804039f16cdb68db35951a9710a44b7"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecordV8.html#ad804039f16cdb68db35951a9710a44b7">Trace::TarmacTracerRecordV8::addRegEntry</a></div><div class="ttdeci">void addRegEntry(std::vector&lt; RegPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generate a Record for every register being written. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record__v8_8cc_source.html#l00209">tarmac_record_v8.cc:209</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
