
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chcon_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401658 <.init>:
  401658:	stp	x29, x30, [sp, #-16]!
  40165c:	mov	x29, sp
  401660:	bl	401b00 <__fxstatat@plt+0x60>
  401664:	ldp	x29, x30, [sp], #16
  401668:	ret

Disassembly of section .plt:

0000000000401670 <mbrtowc@plt-0x20>:
  401670:	stp	x16, x30, [sp, #-16]!
  401674:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401678:	ldr	x17, [x16, #4088]
  40167c:	add	x16, x16, #0xff8
  401680:	br	x17
  401684:	nop
  401688:	nop
  40168c:	nop

0000000000401690 <mbrtowc@plt>:
  401690:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401694:	ldr	x17, [x16]
  401698:	add	x16, x16, #0x0
  40169c:	br	x17

00000000004016a0 <memcpy@plt>:
  4016a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016a4:	ldr	x17, [x16, #8]
  4016a8:	add	x16, x16, #0x8
  4016ac:	br	x17

00000000004016b0 <memmove@plt>:
  4016b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016b4:	ldr	x17, [x16, #16]
  4016b8:	add	x16, x16, #0x10
  4016bc:	br	x17

00000000004016c0 <_exit@plt>:
  4016c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016c4:	ldr	x17, [x16, #24]
  4016c8:	add	x16, x16, #0x18
  4016cc:	br	x17

00000000004016d0 <getcwd@plt>:
  4016d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016d4:	ldr	x17, [x16, #32]
  4016d8:	add	x16, x16, #0x20
  4016dc:	br	x17

00000000004016e0 <strlen@plt>:
  4016e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016e4:	ldr	x17, [x16, #40]
  4016e8:	add	x16, x16, #0x28
  4016ec:	br	x17

00000000004016f0 <__sprintf_chk@plt>:
  4016f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016f4:	ldr	x17, [x16, #48]
  4016f8:	add	x16, x16, #0x30
  4016fc:	br	x17

0000000000401700 <exit@plt>:
  401700:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401704:	ldr	x17, [x16, #56]
  401708:	add	x16, x16, #0x38
  40170c:	br	x17

0000000000401710 <error@plt>:
  401710:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401714:	ldr	x17, [x16, #64]
  401718:	add	x16, x16, #0x40
  40171c:	br	x17

0000000000401720 <fchdir@plt>:
  401720:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401724:	ldr	x17, [x16, #72]
  401728:	add	x16, x16, #0x48
  40172c:	br	x17

0000000000401730 <__cxa_atexit@plt>:
  401730:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401734:	ldr	x17, [x16, #80]
  401738:	add	x16, x16, #0x50
  40173c:	br	x17

0000000000401740 <qsort@plt>:
  401740:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401744:	ldr	x17, [x16, #88]
  401748:	add	x16, x16, #0x58
  40174c:	br	x17

0000000000401750 <lseek@plt>:
  401750:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401754:	ldr	x17, [x16, #96]
  401758:	add	x16, x16, #0x60
  40175c:	br	x17

0000000000401760 <__fpending@plt>:
  401760:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401764:	ldr	x17, [x16, #104]
  401768:	add	x16, x16, #0x68
  40176c:	br	x17

0000000000401770 <fileno@plt>:
  401770:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401774:	ldr	x17, [x16, #112]
  401778:	add	x16, x16, #0x70
  40177c:	br	x17

0000000000401780 <fclose@plt>:
  401780:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401784:	ldr	x17, [x16, #120]
  401788:	add	x16, x16, #0x78
  40178c:	br	x17

0000000000401790 <nl_langinfo@plt>:
  401790:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401794:	ldr	x17, [x16, #128]
  401798:	add	x16, x16, #0x80
  40179c:	br	x17

00000000004017a0 <malloc@plt>:
  4017a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017a4:	ldr	x17, [x16, #136]
  4017a8:	add	x16, x16, #0x88
  4017ac:	br	x17

00000000004017b0 <open@plt>:
  4017b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017b4:	ldr	x17, [x16, #144]
  4017b8:	add	x16, x16, #0x90
  4017bc:	br	x17

00000000004017c0 <strncmp@plt>:
  4017c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017c4:	ldr	x17, [x16, #152]
  4017c8:	add	x16, x16, #0x98
  4017cc:	br	x17

00000000004017d0 <bindtextdomain@plt>:
  4017d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017d4:	ldr	x17, [x16, #160]
  4017d8:	add	x16, x16, #0xa0
  4017dc:	br	x17

00000000004017e0 <__libc_start_main@plt>:
  4017e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017e4:	ldr	x17, [x16, #168]
  4017e8:	add	x16, x16, #0xa8
  4017ec:	br	x17

00000000004017f0 <__printf_chk@plt>:
  4017f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017f4:	ldr	x17, [x16, #176]
  4017f8:	add	x16, x16, #0xb0
  4017fc:	br	x17

0000000000401800 <fstatfs@plt>:
  401800:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401804:	ldr	x17, [x16, #184]
  401808:	add	x16, x16, #0xb8
  40180c:	br	x17

0000000000401810 <memset@plt>:
  401810:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401814:	ldr	x17, [x16, #192]
  401818:	add	x16, x16, #0xc0
  40181c:	br	x17

0000000000401820 <calloc@plt>:
  401820:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401824:	ldr	x17, [x16, #200]
  401828:	add	x16, x16, #0xc8
  40182c:	br	x17

0000000000401830 <readdir@plt>:
  401830:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401834:	ldr	x17, [x16, #208]
  401838:	add	x16, x16, #0xd0
  40183c:	br	x17

0000000000401840 <realloc@plt>:
  401840:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401844:	ldr	x17, [x16, #216]
  401848:	add	x16, x16, #0xd8
  40184c:	br	x17

0000000000401850 <closedir@plt>:
  401850:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401854:	ldr	x17, [x16, #224]
  401858:	add	x16, x16, #0xe0
  40185c:	br	x17

0000000000401860 <close@plt>:
  401860:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401864:	ldr	x17, [x16, #232]
  401868:	add	x16, x16, #0xe8
  40186c:	br	x17

0000000000401870 <strrchr@plt>:
  401870:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401874:	ldr	x17, [x16, #240]
  401878:	add	x16, x16, #0xf0
  40187c:	br	x17

0000000000401880 <__gmon_start__@plt>:
  401880:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401884:	ldr	x17, [x16, #248]
  401888:	add	x16, x16, #0xf8
  40188c:	br	x17

0000000000401890 <fdopendir@plt>:
  401890:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401894:	ldr	x17, [x16, #256]
  401898:	add	x16, x16, #0x100
  40189c:	br	x17

00000000004018a0 <abort@plt>:
  4018a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018a4:	ldr	x17, [x16, #264]
  4018a8:	add	x16, x16, #0x108
  4018ac:	br	x17

00000000004018b0 <mbsinit@plt>:
  4018b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018b4:	ldr	x17, [x16, #272]
  4018b8:	add	x16, x16, #0x110
  4018bc:	br	x17

00000000004018c0 <access@plt>:
  4018c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018c4:	ldr	x17, [x16, #280]
  4018c8:	add	x16, x16, #0x118
  4018cc:	br	x17

00000000004018d0 <memcmp@plt>:
  4018d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018d4:	ldr	x17, [x16, #288]
  4018d8:	add	x16, x16, #0x120
  4018dc:	br	x17

00000000004018e0 <textdomain@plt>:
  4018e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018e4:	ldr	x17, [x16, #296]
  4018e8:	add	x16, x16, #0x128
  4018ec:	br	x17

00000000004018f0 <getopt_long@plt>:
  4018f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018f4:	ldr	x17, [x16, #304]
  4018f8:	add	x16, x16, #0x130
  4018fc:	br	x17

0000000000401900 <__fprintf_chk@plt>:
  401900:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401904:	ldr	x17, [x16, #312]
  401908:	add	x16, x16, #0x138
  40190c:	br	x17

0000000000401910 <strcmp@plt>:
  401910:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401914:	ldr	x17, [x16, #320]
  401918:	add	x16, x16, #0x140
  40191c:	br	x17

0000000000401920 <__ctype_b_loc@plt>:
  401920:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401924:	ldr	x17, [x16, #328]
  401928:	add	x16, x16, #0x148
  40192c:	br	x17

0000000000401930 <fseeko@plt>:
  401930:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401934:	ldr	x17, [x16, #336]
  401938:	add	x16, x16, #0x150
  40193c:	br	x17

0000000000401940 <chdir@plt>:
  401940:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401944:	ldr	x17, [x16, #344]
  401948:	add	x16, x16, #0x158
  40194c:	br	x17

0000000000401950 <free@plt>:
  401950:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401954:	ldr	x17, [x16, #352]
  401958:	add	x16, x16, #0x160
  40195c:	br	x17

0000000000401960 <__ctype_get_mb_cur_max@plt>:
  401960:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401964:	ldr	x17, [x16, #360]
  401968:	add	x16, x16, #0x168
  40196c:	br	x17

0000000000401970 <strspn@plt>:
  401970:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401974:	ldr	x17, [x16, #368]
  401978:	add	x16, x16, #0x170
  40197c:	br	x17

0000000000401980 <memrchr@plt>:
  401980:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401984:	ldr	x17, [x16, #376]
  401988:	add	x16, x16, #0x178
  40198c:	br	x17

0000000000401990 <fwrite@plt>:
  401990:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401994:	ldr	x17, [x16, #384]
  401998:	add	x16, x16, #0x180
  40199c:	br	x17

00000000004019a0 <fcntl@plt>:
  4019a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019a4:	ldr	x17, [x16, #392]
  4019a8:	add	x16, x16, #0x188
  4019ac:	br	x17

00000000004019b0 <fflush@plt>:
  4019b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019b4:	ldr	x17, [x16, #400]
  4019b8:	add	x16, x16, #0x190
  4019bc:	br	x17

00000000004019c0 <strcpy@plt>:
  4019c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019c4:	ldr	x17, [x16, #408]
  4019c8:	add	x16, x16, #0x198
  4019cc:	br	x17

00000000004019d0 <dirfd@plt>:
  4019d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019d4:	ldr	x17, [x16, #416]
  4019d8:	add	x16, x16, #0x1a0
  4019dc:	br	x17

00000000004019e0 <__lxstat@plt>:
  4019e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019e4:	ldr	x17, [x16, #424]
  4019e8:	add	x16, x16, #0x1a8
  4019ec:	br	x17

00000000004019f0 <memchr@plt>:
  4019f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019f4:	ldr	x17, [x16, #432]
  4019f8:	add	x16, x16, #0x1b0
  4019fc:	br	x17

0000000000401a00 <__fxstat@plt>:
  401a00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a04:	ldr	x17, [x16, #440]
  401a08:	add	x16, x16, #0x1b8
  401a0c:	br	x17

0000000000401a10 <dcgettext@plt>:
  401a10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a14:	ldr	x17, [x16, #448]
  401a18:	add	x16, x16, #0x1c0
  401a1c:	br	x17

0000000000401a20 <fputs_unlocked@plt>:
  401a20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a24:	ldr	x17, [x16, #456]
  401a28:	add	x16, x16, #0x1c8
  401a2c:	br	x17

0000000000401a30 <__freading@plt>:
  401a30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a34:	ldr	x17, [x16, #464]
  401a38:	add	x16, x16, #0x1d0
  401a3c:	br	x17

0000000000401a40 <iswprint@plt>:
  401a40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a44:	ldr	x17, [x16, #472]
  401a48:	add	x16, x16, #0x1d8
  401a4c:	br	x17

0000000000401a50 <openat@plt>:
  401a50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a54:	ldr	x17, [x16, #480]
  401a58:	add	x16, x16, #0x1e0
  401a5c:	br	x17

0000000000401a60 <__assert_fail@plt>:
  401a60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a64:	ldr	x17, [x16, #488]
  401a68:	add	x16, x16, #0x1e8
  401a6c:	br	x17

0000000000401a70 <__errno_location@plt>:
  401a70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a74:	ldr	x17, [x16, #496]
  401a78:	add	x16, x16, #0x1f0
  401a7c:	br	x17

0000000000401a80 <__xstat@plt>:
  401a80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a84:	ldr	x17, [x16, #504]
  401a88:	add	x16, x16, #0x1f8
  401a8c:	br	x17

0000000000401a90 <setlocale@plt>:
  401a90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a94:	ldr	x17, [x16, #512]
  401a98:	add	x16, x16, #0x200
  401a9c:	br	x17

0000000000401aa0 <__fxstatat@plt>:
  401aa0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401aa4:	ldr	x17, [x16, #520]
  401aa8:	add	x16, x16, #0x208
  401aac:	br	x17

Disassembly of section .text:

0000000000401ab0 <.text>:
  401ab0:	mov	x29, #0x0                   	// #0
  401ab4:	mov	x30, #0x0                   	// #0
  401ab8:	mov	x5, x0
  401abc:	ldr	x1, [sp]
  401ac0:	add	x2, sp, #0x8
  401ac4:	mov	x6, sp
  401ac8:	movz	x0, #0x0, lsl #48
  401acc:	movk	x0, #0x0, lsl #32
  401ad0:	movk	x0, #0x40, lsl #16
  401ad4:	movk	x0, #0x202c
  401ad8:	movz	x3, #0x0, lsl #48
  401adc:	movk	x3, #0x0, lsl #32
  401ae0:	movk	x3, #0x40, lsl #16
  401ae4:	movk	x3, #0x9510
  401ae8:	movz	x4, #0x0, lsl #48
  401aec:	movk	x4, #0x0, lsl #32
  401af0:	movk	x4, #0x40, lsl #16
  401af4:	movk	x4, #0x9590
  401af8:	bl	4017e0 <__libc_start_main@plt>
  401afc:	bl	4018a0 <abort@plt>
  401b00:	adrp	x0, 41c000 <__fxstatat@plt+0x1a560>
  401b04:	ldr	x0, [x0, #4064]
  401b08:	cbz	x0, 401b10 <__fxstatat@plt+0x70>
  401b0c:	b	401880 <__gmon_start__@plt>
  401b10:	ret
  401b14:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401b18:	add	x0, x0, #0x288
  401b1c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  401b20:	add	x1, x1, #0x288
  401b24:	cmp	x0, x1
  401b28:	b.eq	401b5c <__fxstatat@plt+0xbc>  // b.none
  401b2c:	stp	x29, x30, [sp, #-32]!
  401b30:	mov	x29, sp
  401b34:	adrp	x0, 409000 <__fxstatat@plt+0x7560>
  401b38:	ldr	x0, [x0, #1472]
  401b3c:	str	x0, [sp, #24]
  401b40:	mov	x1, x0
  401b44:	cbz	x1, 401b54 <__fxstatat@plt+0xb4>
  401b48:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401b4c:	add	x0, x0, #0x288
  401b50:	blr	x1
  401b54:	ldp	x29, x30, [sp], #32
  401b58:	ret
  401b5c:	ret
  401b60:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401b64:	add	x0, x0, #0x288
  401b68:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  401b6c:	add	x1, x1, #0x288
  401b70:	sub	x0, x0, x1
  401b74:	lsr	x1, x0, #63
  401b78:	add	x0, x1, x0, asr #3
  401b7c:	cmp	xzr, x0, asr #1
  401b80:	b.eq	401bb8 <__fxstatat@plt+0x118>  // b.none
  401b84:	stp	x29, x30, [sp, #-32]!
  401b88:	mov	x29, sp
  401b8c:	asr	x1, x0, #1
  401b90:	adrp	x0, 409000 <__fxstatat@plt+0x7560>
  401b94:	ldr	x0, [x0, #1480]
  401b98:	str	x0, [sp, #24]
  401b9c:	mov	x2, x0
  401ba0:	cbz	x2, 401bb0 <__fxstatat@plt+0x110>
  401ba4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401ba8:	add	x0, x0, #0x288
  401bac:	blr	x2
  401bb0:	ldp	x29, x30, [sp], #32
  401bb4:	ret
  401bb8:	ret
  401bbc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401bc0:	ldrb	w0, [x0, #696]
  401bc4:	cbnz	w0, 401be8 <__fxstatat@plt+0x148>
  401bc8:	stp	x29, x30, [sp, #-16]!
  401bcc:	mov	x29, sp
  401bd0:	bl	401b14 <__fxstatat@plt+0x74>
  401bd4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401bd8:	mov	w1, #0x1                   	// #1
  401bdc:	strb	w1, [x0, #696]
  401be0:	ldp	x29, x30, [sp], #16
  401be4:	ret
  401be8:	ret
  401bec:	stp	x29, x30, [sp, #-16]!
  401bf0:	mov	x29, sp
  401bf4:	bl	401b60 <__fxstatat@plt+0xc0>
  401bf8:	ldp	x29, x30, [sp], #16
  401bfc:	ret
  401c00:	stp	x29, x30, [sp, #-160]!
  401c04:	mov	x29, sp
  401c08:	stp	x19, x20, [sp, #16]
  401c0c:	str	x21, [sp, #32]
  401c10:	mov	w20, w0
  401c14:	cbz	w0, 401c54 <__fxstatat@plt+0x1b4>
  401c18:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401c1c:	ldr	x19, [x0, #656]
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c28:	add	x1, x1, #0x678
  401c2c:	mov	x0, #0x0                   	// #0
  401c30:	bl	401a10 <dcgettext@plt>
  401c34:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  401c38:	ldr	x3, [x1, #760]
  401c3c:	mov	x2, x0
  401c40:	mov	w1, #0x1                   	// #1
  401c44:	mov	x0, x19
  401c48:	bl	401900 <__fprintf_chk@plt>
  401c4c:	mov	w0, w20
  401c50:	bl	401700 <exit@plt>
  401c54:	mov	w2, #0x5                   	// #5
  401c58:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c5c:	add	x1, x1, #0x6a0
  401c60:	mov	x0, #0x0                   	// #0
  401c64:	bl	401a10 <dcgettext@plt>
  401c68:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  401c6c:	ldr	x2, [x1, #760]
  401c70:	mov	x4, x2
  401c74:	mov	x3, x2
  401c78:	mov	x1, x0
  401c7c:	mov	w0, #0x1                   	// #1
  401c80:	bl	4017f0 <__printf_chk@plt>
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c8c:	add	x1, x1, #0x740
  401c90:	mov	x0, #0x0                   	// #0
  401c94:	bl	401a10 <dcgettext@plt>
  401c98:	adrp	x19, 41d000 <__fxstatat@plt+0x1b560>
  401c9c:	ldr	x1, [x19, #680]
  401ca0:	bl	401a20 <fputs_unlocked@plt>
  401ca4:	mov	w2, #0x5                   	// #5
  401ca8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401cac:	add	x1, x1, #0x7d0
  401cb0:	mov	x0, #0x0                   	// #0
  401cb4:	bl	401a10 <dcgettext@plt>
  401cb8:	ldr	x1, [x19, #680]
  401cbc:	bl	401a20 <fputs_unlocked@plt>
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401cc8:	add	x1, x1, #0x820
  401ccc:	mov	x0, #0x0                   	// #0
  401cd0:	bl	401a10 <dcgettext@plt>
  401cd4:	ldr	x1, [x19, #680]
  401cd8:	bl	401a20 <fputs_unlocked@plt>
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401ce4:	add	x1, x1, #0x908
  401ce8:	mov	x0, #0x0                   	// #0
  401cec:	bl	401a10 <dcgettext@plt>
  401cf0:	ldr	x1, [x19, #680]
  401cf4:	bl	401a20 <fputs_unlocked@plt>
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d00:	add	x1, x1, #0xa28
  401d04:	mov	x0, #0x0                   	// #0
  401d08:	bl	401a10 <dcgettext@plt>
  401d0c:	ldr	x1, [x19, #680]
  401d10:	bl	401a20 <fputs_unlocked@plt>
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d1c:	add	x1, x1, #0xaa8
  401d20:	mov	x0, #0x0                   	// #0
  401d24:	bl	401a10 <dcgettext@plt>
  401d28:	ldr	x1, [x19, #680]
  401d2c:	bl	401a20 <fputs_unlocked@plt>
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d38:	add	x1, x1, #0xb20
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	bl	401a10 <dcgettext@plt>
  401d44:	ldr	x1, [x19, #680]
  401d48:	bl	401a20 <fputs_unlocked@plt>
  401d4c:	mov	w2, #0x5                   	// #5
  401d50:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d54:	add	x1, x1, #0xb68
  401d58:	mov	x0, #0x0                   	// #0
  401d5c:	bl	401a10 <dcgettext@plt>
  401d60:	ldr	x1, [x19, #680]
  401d64:	bl	401a20 <fputs_unlocked@plt>
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d70:	add	x1, x1, #0xbb0
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	bl	401a10 <dcgettext@plt>
  401d7c:	ldr	x1, [x19, #680]
  401d80:	bl	401a20 <fputs_unlocked@plt>
  401d84:	mov	w2, #0x5                   	// #5
  401d88:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d8c:	add	x1, x1, #0xd88
  401d90:	mov	x0, #0x0                   	// #0
  401d94:	bl	401a10 <dcgettext@plt>
  401d98:	ldr	x1, [x19, #680]
  401d9c:	bl	401a20 <fputs_unlocked@plt>
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401da8:	add	x1, x1, #0xdb8
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	bl	401a10 <dcgettext@plt>
  401db4:	ldr	x1, [x19, #680]
  401db8:	bl	401a20 <fputs_unlocked@plt>
  401dbc:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  401dc0:	add	x2, x2, #0x328
  401dc4:	ldr	x1, [x2]
  401dc8:	ldr	x0, [x2, #8]
  401dcc:	str	x1, [sp, #48]
  401dd0:	str	x0, [sp, #56]
  401dd4:	ldp	x4, x5, [x2, #16]
  401dd8:	stp	x4, x5, [sp, #64]
  401ddc:	ldp	x4, x5, [x2, #32]
  401de0:	stp	x4, x5, [sp, #80]
  401de4:	ldp	x4, x5, [x2, #48]
  401de8:	stp	x4, x5, [sp, #96]
  401dec:	ldp	x4, x5, [x2, #64]
  401df0:	stp	x4, x5, [sp, #112]
  401df4:	ldp	x4, x5, [x2, #80]
  401df8:	stp	x4, x5, [sp, #128]
  401dfc:	ldp	x2, x3, [x2, #96]
  401e00:	stp	x2, x3, [sp, #144]
  401e04:	add	x19, sp, #0x30
  401e08:	cbz	x1, 401e2c <__fxstatat@plt+0x38c>
  401e0c:	add	x19, sp, #0x30
  401e10:	adrp	x21, 409000 <__fxstatat@plt+0x7560>
  401e14:	add	x21, x21, #0x660
  401e18:	mov	x0, x21
  401e1c:	bl	401910 <strcmp@plt>
  401e20:	cbz	w0, 401e2c <__fxstatat@plt+0x38c>
  401e24:	ldr	x1, [x19, #16]!
  401e28:	cbnz	x1, 401e18 <__fxstatat@plt+0x378>
  401e2c:	ldr	x19, [x19, #8]
  401e30:	cbz	x19, 401f80 <__fxstatat@plt+0x4e0>
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401e3c:	add	x1, x1, #0xdf0
  401e40:	mov	x0, #0x0                   	// #0
  401e44:	bl	401a10 <dcgettext@plt>
  401e48:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  401e4c:	add	x3, x3, #0xe08
  401e50:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401e54:	add	x2, x2, #0xe30
  401e58:	mov	x1, x0
  401e5c:	mov	w0, #0x1                   	// #1
  401e60:	bl	4017f0 <__printf_chk@plt>
  401e64:	mov	x1, #0x0                   	// #0
  401e68:	mov	w0, #0x5                   	// #5
  401e6c:	bl	401a90 <setlocale@plt>
  401e70:	cbz	x0, 401e88 <__fxstatat@plt+0x3e8>
  401e74:	mov	x2, #0x3                   	// #3
  401e78:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401e7c:	add	x1, x1, #0xe40
  401e80:	bl	4017c0 <strncmp@plt>
  401e84:	cbnz	w0, 401f04 <__fxstatat@plt+0x464>
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401e90:	add	x1, x1, #0xe90
  401e94:	mov	x0, #0x0                   	// #0
  401e98:	bl	401a10 <dcgettext@plt>
  401e9c:	adrp	x21, 409000 <__fxstatat@plt+0x7560>
  401ea0:	add	x21, x21, #0x660
  401ea4:	mov	x3, x21
  401ea8:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401eac:	add	x2, x2, #0xe08
  401eb0:	mov	x1, x0
  401eb4:	mov	w0, #0x1                   	// #1
  401eb8:	bl	4017f0 <__printf_chk@plt>
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401ec4:	add	x1, x1, #0xeb0
  401ec8:	mov	x0, #0x0                   	// #0
  401ecc:	bl	401a10 <dcgettext@plt>
  401ed0:	mov	x1, x0
  401ed4:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  401ed8:	add	x0, x3, #0xd80
  401edc:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  401ee0:	add	x3, x3, #0x668
  401ee4:	cmp	x19, x21
  401ee8:	csel	x3, x3, x0, eq  // eq = none
  401eec:	mov	x2, x19
  401ef0:	mov	w0, #0x1                   	// #1
  401ef4:	bl	4017f0 <__printf_chk@plt>
  401ef8:	b	401c4c <__fxstatat@plt+0x1ac>
  401efc:	adrp	x19, 409000 <__fxstatat@plt+0x7560>
  401f00:	add	x19, x19, #0x660
  401f04:	mov	w2, #0x5                   	// #5
  401f08:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401f0c:	add	x1, x1, #0xe48
  401f10:	mov	x0, #0x0                   	// #0
  401f14:	bl	401a10 <dcgettext@plt>
  401f18:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  401f1c:	ldr	x1, [x1, #680]
  401f20:	bl	401a20 <fputs_unlocked@plt>
  401f24:	b	401e88 <__fxstatat@plt+0x3e8>
  401f28:	mov	w2, #0x5                   	// #5
  401f2c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401f30:	add	x1, x1, #0xe90
  401f34:	mov	x0, #0x0                   	// #0
  401f38:	bl	401a10 <dcgettext@plt>
  401f3c:	adrp	x19, 409000 <__fxstatat@plt+0x7560>
  401f40:	add	x19, x19, #0x660
  401f44:	mov	x3, x19
  401f48:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401f4c:	add	x2, x2, #0xe08
  401f50:	mov	x1, x0
  401f54:	mov	w0, #0x1                   	// #1
  401f58:	bl	4017f0 <__printf_chk@plt>
  401f5c:	mov	w2, #0x5                   	// #5
  401f60:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401f64:	add	x1, x1, #0xeb0
  401f68:	mov	x0, #0x0                   	// #0
  401f6c:	bl	401a10 <dcgettext@plt>
  401f70:	mov	x1, x0
  401f74:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401f78:	add	x3, x2, #0x668
  401f7c:	b	401eec <__fxstatat@plt+0x44c>
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401f88:	add	x1, x1, #0xdf0
  401f8c:	mov	x0, #0x0                   	// #0
  401f90:	bl	401a10 <dcgettext@plt>
  401f94:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  401f98:	add	x3, x3, #0xe08
  401f9c:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401fa0:	add	x2, x2, #0xe30
  401fa4:	mov	x1, x0
  401fa8:	mov	w0, #0x1                   	// #1
  401fac:	bl	4017f0 <__printf_chk@plt>
  401fb0:	mov	x1, #0x0                   	// #0
  401fb4:	mov	w0, #0x5                   	// #5
  401fb8:	bl	401a90 <setlocale@plt>
  401fbc:	cbz	x0, 401f28 <__fxstatat@plt+0x488>
  401fc0:	mov	x2, #0x3                   	// #3
  401fc4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401fc8:	add	x1, x1, #0xe40
  401fcc:	bl	4017c0 <strncmp@plt>
  401fd0:	cbnz	w0, 401efc <__fxstatat@plt+0x45c>
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401fdc:	add	x1, x1, #0xe90
  401fe0:	mov	x0, #0x0                   	// #0
  401fe4:	bl	401a10 <dcgettext@plt>
  401fe8:	adrp	x19, 409000 <__fxstatat@plt+0x7560>
  401fec:	add	x19, x19, #0x660
  401ff0:	mov	x3, x19
  401ff4:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401ff8:	add	x2, x2, #0xe08
  401ffc:	mov	x1, x0
  402000:	mov	w0, #0x1                   	// #1
  402004:	bl	4017f0 <__printf_chk@plt>
  402008:	mov	w2, #0x5                   	// #5
  40200c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402010:	add	x1, x1, #0xeb0
  402014:	mov	x0, #0x0                   	// #0
  402018:	bl	401a10 <dcgettext@plt>
  40201c:	mov	x1, x0
  402020:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  402024:	add	x3, x3, #0x668
  402028:	b	401eec <__fxstatat@plt+0x44c>
  40202c:	stp	x29, x30, [sp, #-128]!
  402030:	mov	x29, sp
  402034:	stp	x19, x20, [sp, #16]
  402038:	stp	x21, x22, [sp, #32]
  40203c:	stp	x23, x24, [sp, #48]
  402040:	stp	x25, x26, [sp, #64]
  402044:	stp	x27, x28, [sp, #80]
  402048:	mov	w24, w0
  40204c:	mov	x22, x1
  402050:	ldr	x0, [x1]
  402054:	bl	402c30 <__fxstatat@plt+0x1190>
  402058:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40205c:	add	x1, x1, #0xd80
  402060:	mov	w0, #0x6                   	// #6
  402064:	bl	401a90 <setlocale@plt>
  402068:	adrp	x19, 409000 <__fxstatat@plt+0x7560>
  40206c:	add	x19, x19, #0x5e8
  402070:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402074:	add	x1, x1, #0xee8
  402078:	mov	x0, x19
  40207c:	bl	4017d0 <bindtextdomain@plt>
  402080:	mov	x0, x19
  402084:	bl	4018e0 <textdomain@plt>
  402088:	adrp	x0, 402000 <__fxstatat@plt+0x560>
  40208c:	add	x0, x0, #0xb4c
  402090:	bl	409598 <__fxstatat@plt+0x7af8>
  402094:	str	xzr, [sp, #104]
  402098:	mov	w27, #0x0                   	// #0
  40209c:	mov	w21, #0x0                   	// #0
  4020a0:	mov	w26, #0xffffffff            	// #-1
  4020a4:	mov	w19, #0x10                  	// #16
  4020a8:	adrp	x20, 40a000 <__fxstatat@plt+0x8560>
  4020ac:	add	x20, x20, #0x328
  4020b0:	add	x20, x20, #0x70
  4020b4:	adrp	x25, 409000 <__fxstatat@plt+0x7560>
  4020b8:	add	x25, x25, #0xf20
  4020bc:	mov	w23, #0x1                   	// #1
  4020c0:	adrp	x28, 41d000 <__fxstatat@plt+0x1b560>
  4020c4:	add	x28, x28, #0x2c0
  4020c8:	b	4020ec <__fxstatat@plt+0x64c>
  4020cc:	cmp	w0, #0x50
  4020d0:	b.eq	402218 <__fxstatat@plt+0x778>  // b.none
  4020d4:	b.le	402144 <__fxstatat@plt+0x6a4>
  4020d8:	cmp	w0, #0x66
  4020dc:	b.eq	4020ec <__fxstatat@plt+0x64c>  // b.none
  4020e0:	cmp	w0, #0x68
  4020e4:	b.ne	4021b8 <__fxstatat@plt+0x718>  // b.any
  4020e8:	mov	w26, #0x0                   	// #0
  4020ec:	mov	x4, #0x0                   	// #0
  4020f0:	mov	x3, x20
  4020f4:	mov	x2, x25
  4020f8:	mov	x1, x22
  4020fc:	mov	w0, w24
  402100:	bl	4018f0 <getopt_long@plt>
  402104:	cmn	w0, #0x1
  402108:	b.eq	402248 <__fxstatat@plt+0x7a8>  // b.none
  40210c:	cmp	w0, #0x6c
  402110:	b.eq	402210 <__fxstatat@plt+0x770>  // b.none
  402114:	b.le	4020cc <__fxstatat@plt+0x62c>
  402118:	cmp	w0, #0x100
  40211c:	b.eq	402228 <__fxstatat@plt+0x788>  // b.none
  402120:	b.le	4021cc <__fxstatat@plt+0x72c>
  402124:	cmp	w0, #0x102
  402128:	b.eq	402240 <__fxstatat@plt+0x7a0>  // b.none
  40212c:	cmp	w0, #0x103
  402130:	b.ne	402200 <__fxstatat@plt+0x760>  // b.any
  402134:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402138:	ldr	x0, [x0, #664]
  40213c:	str	x0, [sp, #104]
  402140:	b	4020ec <__fxstatat@plt+0x64c>
  402144:	cmp	w0, #0x48
  402148:	b.eq	402220 <__fxstatat@plt+0x780>  // b.none
  40214c:	b.le	402160 <__fxstatat@plt+0x6c0>
  402150:	cmp	w0, #0x4c
  402154:	b.ne	4021f8 <__fxstatat@plt+0x758>  // b.any
  402158:	mov	w19, #0x2                   	// #2
  40215c:	b	4020ec <__fxstatat@plt+0x64c>
  402160:	cmn	w0, #0x3
  402164:	b.ne	4021a8 <__fxstatat@plt+0x708>  // b.any
  402168:	mov	x6, #0x0                   	// #0
  40216c:	adrp	x5, 409000 <__fxstatat@plt+0x7560>
  402170:	add	x5, x5, #0xf00
  402174:	adrp	x4, 409000 <__fxstatat@plt+0x7560>
  402178:	add	x4, x4, #0xf10
  40217c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402180:	ldr	x3, [x0, #544]
  402184:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  402188:	add	x2, x2, #0xe30
  40218c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402190:	add	x1, x1, #0x660
  402194:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402198:	ldr	x0, [x0, #680]
  40219c:	bl	404bb8 <__fxstatat@plt+0x3118>
  4021a0:	mov	w0, #0x0                   	// #0
  4021a4:	bl	401700 <exit@plt>
  4021a8:	cmn	w0, #0x2
  4021ac:	b.ne	4021f8 <__fxstatat@plt+0x758>  // b.any
  4021b0:	mov	w0, #0x0                   	// #0
  4021b4:	bl	401c00 <__fxstatat@plt+0x160>
  4021b8:	cmp	w0, #0x52
  4021bc:	b.ne	4021f8 <__fxstatat@plt+0x758>  // b.any
  4021c0:	mov	w0, #0x1                   	// #1
  4021c4:	strb	w0, [x28]
  4021c8:	b	4020ec <__fxstatat@plt+0x64c>
  4021cc:	cmp	w0, #0x75
  4021d0:	b.eq	402230 <__fxstatat@plt+0x790>  // b.none
  4021d4:	b.le	4021ec <__fxstatat@plt+0x74c>
  4021d8:	cmp	w0, #0x76
  4021dc:	b.ne	4021f8 <__fxstatat@plt+0x758>  // b.any
  4021e0:	mov	w0, #0x1                   	// #1
  4021e4:	strb	w0, [x28, #1]
  4021e8:	b	4020ec <__fxstatat@plt+0x64c>
  4021ec:	sub	w0, w0, #0x72
  4021f0:	tst	w0, #0xfffffffd
  4021f4:	b.eq	402238 <__fxstatat@plt+0x798>  // b.none
  4021f8:	mov	w0, #0x1                   	// #1
  4021fc:	bl	401c00 <__fxstatat@plt+0x160>
  402200:	cmp	w0, #0x101
  402204:	b.ne	4021f8 <__fxstatat@plt+0x758>  // b.any
  402208:	mov	w21, #0x0                   	// #0
  40220c:	b	4020ec <__fxstatat@plt+0x64c>
  402210:	mov	w27, w23
  402214:	b	4020ec <__fxstatat@plt+0x64c>
  402218:	mov	w19, #0x10                  	// #16
  40221c:	b	4020ec <__fxstatat@plt+0x64c>
  402220:	mov	w19, #0x11                  	// #17
  402224:	b	4020ec <__fxstatat@plt+0x64c>
  402228:	mov	w26, w23
  40222c:	b	4020ec <__fxstatat@plt+0x64c>
  402230:	mov	w27, w23
  402234:	b	4020ec <__fxstatat@plt+0x64c>
  402238:	mov	w27, w23
  40223c:	b	4020ec <__fxstatat@plt+0x64c>
  402240:	mov	w21, w23
  402244:	b	4020ec <__fxstatat@plt+0x64c>
  402248:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  40224c:	ldrb	w0, [x0, #704]
  402250:	cbz	w0, 4022cc <__fxstatat@plt+0x82c>
  402254:	cmp	w19, #0x10
  402258:	b.eq	402270 <__fxstatat@plt+0x7d0>  // b.none
  40225c:	cbz	w26, 4022a8 <__fxstatat@plt+0x808>
  402260:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402264:	mov	w2, #0x1                   	// #1
  402268:	strb	w2, [x1, #706]
  40226c:	b	4022e0 <__fxstatat@plt+0x840>
  402270:	cmp	w26, #0x1
  402274:	b.eq	402284 <__fxstatat@plt+0x7e4>  // b.none
  402278:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  40227c:	strb	wzr, [x1, #706]
  402280:	b	4022e0 <__fxstatat@plt+0x840>
  402284:	mov	w2, #0x5                   	// #5
  402288:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40228c:	add	x1, x1, #0xf30
  402290:	mov	x0, #0x0                   	// #0
  402294:	bl	401a10 <dcgettext@plt>
  402298:	mov	x2, x0
  40229c:	mov	w1, #0x0                   	// #0
  4022a0:	mov	w0, #0x1                   	// #1
  4022a4:	bl	401710 <error@plt>
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4022b0:	add	x1, x1, #0xf60
  4022b4:	mov	x0, #0x0                   	// #0
  4022b8:	bl	401a10 <dcgettext@plt>
  4022bc:	mov	x2, x0
  4022c0:	mov	w1, #0x0                   	// #0
  4022c4:	mov	w0, #0x1                   	// #1
  4022c8:	bl	401710 <error@plt>
  4022cc:	cmp	w26, #0x0
  4022d0:	cset	w2, ne  // ne = any
  4022d4:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  4022d8:	strb	w2, [x1, #706]
  4022dc:	mov	w19, #0x10                  	// #16
  4022e0:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  4022e4:	ldr	w1, [x1, #672]
  4022e8:	sub	w2, w24, w1
  4022ec:	ldr	x3, [sp, #104]
  4022f0:	cmp	x3, #0x0
  4022f4:	ccmp	w27, #0x0, #0x0, eq  // eq = none
  4022f8:	b.eq	402af8 <__fxstatat@plt+0x1058>  // b.none
  4022fc:	cmp	w2, #0x0
  402300:	b.le	402b00 <__fxstatat@plt+0x1060>
  402304:	ldr	x2, [sp, #104]
  402308:	cbnz	x2, 40239c <__fxstatat@plt+0x8fc>
  40230c:	cbz	w27, 4023e0 <__fxstatat@plt+0x940>
  402310:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402314:	str	xzr, [x1, #712]
  402318:	cmp	w0, #0x0
  40231c:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  402320:	b.ne	402438 <__fxstatat@plt+0x998>  // b.any
  402324:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402328:	str	xzr, [x0, #736]
  40232c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402330:	ldrsw	x0, [x0, #672]
  402334:	mov	x2, #0x0                   	// #0
  402338:	orr	w1, w19, #0x8
  40233c:	add	x0, x22, x0, lsl #3
  402340:	bl	404f8c <__fxstatat@plt+0x34ec>
  402344:	mov	x22, x0
  402348:	mov	w21, w27
  40234c:	adrp	x24, 40a000 <__fxstatat@plt+0x8560>
  402350:	add	x24, x24, #0x248
  402354:	adrp	x23, 40a000 <__fxstatat@plt+0x8560>
  402358:	add	x23, x23, #0x220
  40235c:	b	4027a4 <__fxstatat@plt+0xd04>
  402360:	mov	w2, #0x5                   	// #5
  402364:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402368:	add	x1, x1, #0xf88
  40236c:	mov	x0, #0x0                   	// #0
  402370:	bl	401a10 <dcgettext@plt>
  402374:	mov	x19, x0
  402378:	add	x22, x22, w24, sxtw #3
  40237c:	ldur	x0, [x22, #-8]
  402380:	bl	4046e8 <__fxstatat@plt+0x2c48>
  402384:	mov	x3, x0
  402388:	mov	x2, x19
  40238c:	mov	w1, #0x0                   	// #0
  402390:	mov	w0, #0x0                   	// #0
  402394:	bl	401710 <error@plt>
  402398:	b	402b2c <__fxstatat@plt+0x108c>
  40239c:	bl	401a70 <__errno_location@plt>
  4023a0:	mov	w20, #0x5f                  	// #95
  4023a4:	str	w20, [x0]
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4023b0:	add	x1, x1, #0xfa8
  4023b4:	mov	x0, #0x0                   	// #0
  4023b8:	bl	401a10 <dcgettext@plt>
  4023bc:	mov	x19, x0
  4023c0:	ldr	x1, [sp, #104]
  4023c4:	mov	w0, #0x4                   	// #4
  4023c8:	bl	404448 <__fxstatat@plt+0x29a8>
  4023cc:	mov	x3, x0
  4023d0:	mov	x2, x19
  4023d4:	mov	w1, w20
  4023d8:	mov	w0, #0x1                   	// #1
  4023dc:	bl	401710 <error@plt>
  4023e0:	add	w2, w1, #0x1
  4023e4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4023e8:	str	w2, [x0, #672]
  4023ec:	ldr	x21, [x22, w1, sxtw #3]
  4023f0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4023f4:	str	x21, [x0, #712]
  4023f8:	bl	401a70 <__errno_location@plt>
  4023fc:	mov	w20, #0x5f                  	// #95
  402400:	str	w20, [x0]
  402404:	mov	w2, #0x5                   	// #5
  402408:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40240c:	add	x1, x1, #0xfd0
  402410:	mov	x0, #0x0                   	// #0
  402414:	bl	401a10 <dcgettext@plt>
  402418:	mov	x19, x0
  40241c:	mov	x0, x21
  402420:	bl	4046e8 <__fxstatat@plt+0x2c48>
  402424:	mov	x3, x0
  402428:	mov	x2, x19
  40242c:	mov	w1, w20
  402430:	mov	w0, #0x1                   	// #1
  402434:	bl	401710 <error@plt>
  402438:	adrp	x20, 41d000 <__fxstatat@plt+0x1b560>
  40243c:	add	x20, x20, #0x2c0
  402440:	add	x0, x20, #0x10
  402444:	bl	404704 <__fxstatat@plt+0x2c64>
  402448:	str	x0, [x20, #32]
  40244c:	cbnz	x0, 40232c <__fxstatat@plt+0x88c>
  402450:	bl	401a70 <__errno_location@plt>
  402454:	ldr	w20, [x0]
  402458:	mov	w2, #0x5                   	// #5
  40245c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402460:	add	x1, x1, #0xfe8
  402464:	mov	x0, #0x0                   	// #0
  402468:	bl	401a10 <dcgettext@plt>
  40246c:	mov	x19, x0
  402470:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402474:	add	x1, x1, #0xf88
  402478:	mov	w0, #0x4                   	// #4
  40247c:	bl	404448 <__fxstatat@plt+0x29a8>
  402480:	mov	x3, x0
  402484:	mov	x2, x19
  402488:	mov	w1, w20
  40248c:	mov	w0, #0x1                   	// #1
  402490:	bl	401710 <error@plt>
  402494:	bl	401a70 <__errno_location@plt>
  402498:	mov	x19, x0
  40249c:	ldr	w20, [x0]
  4024a0:	cbnz	w20, 4024d4 <__fxstatat@plt+0xa34>
  4024a4:	mov	x0, x22
  4024a8:	bl	406844 <__fxstatat@plt+0x4da4>
  4024ac:	cbnz	w0, 402ac8 <__fxstatat@plt+0x1028>
  4024b0:	eor	w0, w21, #0x1
  4024b4:	and	w0, w0, #0xff
  4024b8:	ldp	x19, x20, [sp, #16]
  4024bc:	ldp	x21, x22, [sp, #32]
  4024c0:	ldp	x23, x24, [sp, #48]
  4024c4:	ldp	x25, x26, [sp, #64]
  4024c8:	ldp	x27, x28, [sp, #80]
  4024cc:	ldp	x29, x30, [sp], #128
  4024d0:	ret
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4024dc:	add	x1, x1, #0x8
  4024e0:	mov	x0, #0x0                   	// #0
  4024e4:	bl	401a10 <dcgettext@plt>
  4024e8:	mov	x2, x0
  4024ec:	mov	w1, w20
  4024f0:	mov	w0, #0x0                   	// #0
  4024f4:	bl	401710 <error@plt>
  4024f8:	mov	w21, #0x0                   	// #0
  4024fc:	b	4024a4 <__fxstatat@plt+0xa04>
  402500:	cmp	w1, #0x1
  402504:	b.ne	402830 <__fxstatat@plt+0xd90>  // b.any
  402508:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  40250c:	ldrb	w20, [x0, #704]
  402510:	cbz	w20, 402830 <__fxstatat@plt+0xd90>
  402514:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402518:	ldr	x0, [x0, #736]
  40251c:	cbz	x0, 40279c <__fxstatat@plt+0xcfc>
  402520:	ldr	x2, [x19, #128]
  402524:	ldr	x1, [x0]
  402528:	cmp	x2, x1
  40252c:	b.ne	40279c <__fxstatat@plt+0xcfc>  // b.any
  402530:	ldr	x1, [x19, #120]
  402534:	ldr	x0, [x0, #8]
  402538:	cmp	x1, x0
  40253c:	b.ne	40279c <__fxstatat@plt+0xcfc>  // b.any
  402540:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402544:	add	x1, x1, #0xf88
  402548:	mov	x0, x25
  40254c:	bl	401910 <strcmp@plt>
  402550:	cbnz	w0, 402630 <__fxstatat@plt+0xb90>
  402554:	mov	w2, #0x5                   	// #5
  402558:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40255c:	add	x1, x1, #0x18
  402560:	mov	x0, #0x0                   	// #0
  402564:	bl	401a10 <dcgettext@plt>
  402568:	mov	x20, x0
  40256c:	mov	x1, x25
  402570:	mov	w0, #0x4                   	// #4
  402574:	bl	404448 <__fxstatat@plt+0x29a8>
  402578:	mov	x3, x0
  40257c:	mov	x2, x20
  402580:	mov	w1, #0x0                   	// #0
  402584:	mov	w0, #0x0                   	// #0
  402588:	bl	401710 <error@plt>
  40258c:	mov	w2, #0x5                   	// #5
  402590:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402594:	add	x1, x1, #0x88
  402598:	mov	x0, #0x0                   	// #0
  40259c:	bl	401a10 <dcgettext@plt>
  4025a0:	mov	x2, x0
  4025a4:	mov	w1, #0x0                   	// #0
  4025a8:	mov	w0, #0x0                   	// #0
  4025ac:	bl	401710 <error@plt>
  4025b0:	mov	w2, #0x4                   	// #4
  4025b4:	mov	x1, x19
  4025b8:	mov	x0, x22
  4025bc:	bl	407040 <__fxstatat@plt+0x55a0>
  4025c0:	mov	x0, x22
  4025c4:	bl	406984 <__fxstatat@plt+0x4ee4>
  4025c8:	mov	w20, #0x0                   	// #0
  4025cc:	b	40279c <__fxstatat@plt+0xcfc>
  4025d0:	cmp	w1, #0x7
  4025d4:	b.eq	402760 <__fxstatat@plt+0xcc0>  // b.none
  4025d8:	cmp	w1, #0xa
  4025dc:	b.ne	402830 <__fxstatat@plt+0xd90>  // b.any
  4025e0:	ldr	x0, [x0, #88]
  4025e4:	cbnz	x0, 4025f0 <__fxstatat@plt+0xb50>
  4025e8:	ldr	x0, [x19, #32]
  4025ec:	cbz	x0, 402744 <__fxstatat@plt+0xca4>
  4025f0:	ldr	w26, [x19, #64]
  4025f4:	mov	w2, #0x5                   	// #5
  4025f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4025fc:	add	x1, x1, #0xc0
  402600:	mov	x0, #0x0                   	// #0
  402604:	bl	401a10 <dcgettext@plt>
  402608:	mov	x20, x0
  40260c:	mov	x1, x25
  402610:	mov	w0, #0x4                   	// #4
  402614:	bl	404448 <__fxstatat@plt+0x29a8>
  402618:	mov	x3, x0
  40261c:	mov	x2, x20
  402620:	mov	w1, w26
  402624:	mov	w0, #0x0                   	// #0
  402628:	bl	401710 <error@plt>
  40262c:	b	40278c <__fxstatat@plt+0xcec>
  402630:	mov	w2, #0x5                   	// #5
  402634:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402638:	add	x1, x1, #0x48
  40263c:	mov	x0, #0x0                   	// #0
  402640:	bl	401a10 <dcgettext@plt>
  402644:	mov	x20, x0
  402648:	mov	x2, x25
  40264c:	mov	w1, #0x4                   	// #4
  402650:	mov	w0, #0x0                   	// #0
  402654:	bl	4043bc <__fxstatat@plt+0x291c>
  402658:	mov	x25, x0
  40265c:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  402660:	add	x2, x2, #0xf88
  402664:	mov	w1, #0x4                   	// #4
  402668:	mov	w0, #0x1                   	// #1
  40266c:	bl	4043bc <__fxstatat@plt+0x291c>
  402670:	mov	x4, x0
  402674:	mov	x3, x25
  402678:	mov	x2, x20
  40267c:	mov	w1, #0x0                   	// #0
  402680:	mov	w0, #0x0                   	// #0
  402684:	bl	401710 <error@plt>
  402688:	b	40258c <__fxstatat@plt+0xaec>
  40268c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402690:	ldrb	w0, [x0, #704]
  402694:	cbz	w0, 40273c <__fxstatat@plt+0xc9c>
  402698:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  40269c:	ldr	x0, [x0, #736]
  4026a0:	cbz	x0, 402830 <__fxstatat@plt+0xd90>
  4026a4:	ldr	x2, [x19, #128]
  4026a8:	ldr	x1, [x0]
  4026ac:	cmp	x2, x1
  4026b0:	b.ne	402830 <__fxstatat@plt+0xd90>  // b.any
  4026b4:	ldr	x1, [x19, #120]
  4026b8:	ldr	x0, [x0, #8]
  4026bc:	cmp	x1, x0
  4026c0:	b.ne	402830 <__fxstatat@plt+0xd90>  // b.any
  4026c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4026c8:	add	x1, x1, #0xf88
  4026cc:	mov	x0, x25
  4026d0:	bl	401910 <strcmp@plt>
  4026d4:	cbnz	w0, 4028b8 <__fxstatat@plt+0xe18>
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4026e0:	add	x1, x1, #0x18
  4026e4:	mov	x0, #0x0                   	// #0
  4026e8:	bl	401a10 <dcgettext@plt>
  4026ec:	mov	x20, x0
  4026f0:	mov	x1, x25
  4026f4:	mov	w0, #0x4                   	// #4
  4026f8:	bl	404448 <__fxstatat@plt+0x29a8>
  4026fc:	mov	x3, x0
  402700:	mov	x2, x20
  402704:	mov	w1, #0x0                   	// #0
  402708:	mov	w0, #0x0                   	// #0
  40270c:	bl	401710 <error@plt>
  402710:	mov	w2, #0x5                   	// #5
  402714:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402718:	add	x1, x1, #0x88
  40271c:	mov	x0, #0x0                   	// #0
  402720:	bl	401a10 <dcgettext@plt>
  402724:	mov	x2, x0
  402728:	mov	w1, #0x0                   	// #0
  40272c:	mov	w0, #0x0                   	// #0
  402730:	bl	401710 <error@plt>
  402734:	mov	w20, #0x0                   	// #0
  402738:	b	402790 <__fxstatat@plt+0xcf0>
  40273c:	mov	w20, w27
  402740:	b	40279c <__fxstatat@plt+0xcfc>
  402744:	mov	x2, #0x1                   	// #1
  402748:	str	x2, [x19, #32]
  40274c:	mov	x1, x19
  402750:	mov	x0, x22
  402754:	bl	407040 <__fxstatat@plt+0x55a0>
  402758:	mov	w20, w27
  40275c:	b	40279c <__fxstatat@plt+0xcfc>
  402760:	ldr	w20, [x0, #64]
  402764:	mov	x2, x25
  402768:	mov	w1, #0x3                   	// #3
  40276c:	mov	w0, #0x0                   	// #0
  402770:	bl	404548 <__fxstatat@plt+0x2aa8>
  402774:	mov	x3, x0
  402778:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  40277c:	add	x2, x2, #0xd8
  402780:	mov	w1, w20
  402784:	mov	w0, #0x0                   	// #0
  402788:	bl	401710 <error@plt>
  40278c:	mov	w20, #0x0                   	// #0
  402790:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402794:	ldrb	w0, [x0, #704]
  402798:	cbz	w0, 402ab4 <__fxstatat@plt+0x1014>
  40279c:	and	w20, w21, w20
  4027a0:	and	w21, w20, #0xff
  4027a4:	mov	x0, x22
  4027a8:	bl	406984 <__fxstatat@plt+0x4ee4>
  4027ac:	mov	x19, x0
  4027b0:	cbz	x0, 402494 <__fxstatat@plt+0x9f4>
  4027b4:	ldr	x25, [x0, #56]
  4027b8:	ldr	x26, [x0, #48]
  4027bc:	ldrh	w1, [x0, #108]
  4027c0:	cmp	w1, #0x6
  4027c4:	b.eq	40268c <__fxstatat@plt+0xbec>  // b.none
  4027c8:	b.hi	4025d0 <__fxstatat@plt+0xb30>  // b.pmore
  4027cc:	cmp	w1, #0x2
  4027d0:	b.eq	40281c <__fxstatat@plt+0xd7c>  // b.none
  4027d4:	cmp	w1, #0x4
  4027d8:	b.ne	402500 <__fxstatat@plt+0xa60>  // b.any
  4027dc:	ldr	w26, [x0, #64]
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4027e8:	add	x1, x1, #0xe0
  4027ec:	mov	x0, #0x0                   	// #0
  4027f0:	bl	401a10 <dcgettext@plt>
  4027f4:	mov	x20, x0
  4027f8:	mov	x1, x25
  4027fc:	mov	w0, #0x4                   	// #4
  402800:	bl	404448 <__fxstatat@plt+0x29a8>
  402804:	mov	x3, x0
  402808:	mov	x2, x20
  40280c:	mov	w1, w26
  402810:	mov	w0, #0x0                   	// #0
  402814:	bl	401710 <error@plt>
  402818:	b	40278c <__fxstatat@plt+0xcec>
  40281c:	mov	x1, x0
  402820:	mov	x0, x22
  402824:	bl	404fdc <__fxstatat@plt+0x353c>
  402828:	and	w0, w0, #0xff
  40282c:	cbnz	w0, 402874 <__fxstatat@plt+0xdd4>
  402830:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402834:	ldrb	w0, [x0, #705]
  402838:	cbnz	w0, 402914 <__fxstatat@plt+0xe74>
  40283c:	ldr	w0, [x22, #44]
  402840:	str	xzr, [sp, #120]
  402844:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402848:	ldr	x20, [x1, #712]
  40284c:	cbz	x20, 40294c <__fxstatat@plt+0xeac>
  402850:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402854:	ldrb	w1, [x1, #706]
  402858:	cbz	w1, 402a4c <__fxstatat@plt+0xfac>
  40285c:	mov	x2, x20
  402860:	mov	x1, x26
  402864:	bl	4074ec <__fxstatat@plt+0x5a4c>
  402868:	cbnz	w0, 402a5c <__fxstatat@plt+0xfbc>
  40286c:	mov	w20, w27
  402870:	b	402790 <__fxstatat@plt+0xcf0>
  402874:	mov	w2, #0x5                   	// #5
  402878:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40287c:	add	x1, x1, #0x100
  402880:	mov	x0, #0x0                   	// #0
  402884:	bl	401a10 <dcgettext@plt>
  402888:	mov	x19, x0
  40288c:	mov	x2, x25
  402890:	mov	w1, #0x3                   	// #3
  402894:	mov	w0, #0x0                   	// #0
  402898:	bl	404548 <__fxstatat@plt+0x2aa8>
  40289c:	mov	x3, x0
  4028a0:	mov	x2, x19
  4028a4:	mov	w1, #0x0                   	// #0
  4028a8:	mov	w0, #0x0                   	// #0
  4028ac:	bl	401710 <error@plt>
  4028b0:	mov	w20, #0x0                   	// #0
  4028b4:	b	40279c <__fxstatat@plt+0xcfc>
  4028b8:	mov	w2, #0x5                   	// #5
  4028bc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4028c0:	add	x1, x1, #0x48
  4028c4:	mov	x0, #0x0                   	// #0
  4028c8:	bl	401a10 <dcgettext@plt>
  4028cc:	mov	x20, x0
  4028d0:	mov	x2, x25
  4028d4:	mov	w1, #0x4                   	// #4
  4028d8:	mov	w0, #0x0                   	// #0
  4028dc:	bl	4043bc <__fxstatat@plt+0x291c>
  4028e0:	mov	x25, x0
  4028e4:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4028e8:	add	x2, x2, #0xf88
  4028ec:	mov	w1, #0x4                   	// #4
  4028f0:	mov	w0, #0x1                   	// #1
  4028f4:	bl	4043bc <__fxstatat@plt+0x291c>
  4028f8:	mov	x4, x0
  4028fc:	mov	x3, x25
  402900:	mov	x2, x20
  402904:	mov	w1, #0x0                   	// #0
  402908:	mov	w0, #0x0                   	// #0
  40290c:	bl	401710 <error@plt>
  402910:	b	402710 <__fxstatat@plt+0xc70>
  402914:	mov	w2, #0x5                   	// #5
  402918:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40291c:	add	x1, x1, #0x1c0
  402920:	mov	x0, #0x0                   	// #0
  402924:	bl	401a10 <dcgettext@plt>
  402928:	mov	x20, x0
  40292c:	mov	x1, x25
  402930:	mov	w0, #0x4                   	// #4
  402934:	bl	404448 <__fxstatat@plt+0x29a8>
  402938:	mov	x2, x0
  40293c:	mov	x1, x20
  402940:	mov	w0, #0x1                   	// #1
  402944:	bl	4017f0 <__printf_chk@plt>
  402948:	b	40283c <__fxstatat@plt+0xd9c>
  40294c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402950:	ldrb	w1, [x1, #706]
  402954:	cbz	w1, 4029b4 <__fxstatat@plt+0xf14>
  402958:	add	x2, sp, #0x78
  40295c:	mov	x1, x26
  402960:	bl	407294 <__fxstatat@plt+0x57f4>
  402964:	tbnz	w0, #31, 4029c4 <__fxstatat@plt+0xf24>
  402968:	ldr	x25, [sp, #120]
  40296c:	cbz	x25, 402a10 <__fxstatat@plt+0xf70>
  402970:	bl	401a70 <__errno_location@plt>
  402974:	mov	w26, #0x5f                  	// #95
  402978:	str	w26, [x0]
  40297c:	mov	w2, #0x5                   	// #5
  402980:	mov	x1, x23
  402984:	mov	x0, #0x0                   	// #0
  402988:	bl	401a10 <dcgettext@plt>
  40298c:	mov	x20, x0
  402990:	mov	x0, x25
  402994:	bl	4046e8 <__fxstatat@plt+0x2c48>
  402998:	mov	x3, x0
  40299c:	mov	x2, x20
  4029a0:	mov	w1, w26
  4029a4:	mov	w0, #0x0                   	// #0
  4029a8:	bl	401710 <error@plt>
  4029ac:	mov	w20, #0x0                   	// #0
  4029b0:	b	402790 <__fxstatat@plt+0xcf0>
  4029b4:	add	x2, sp, #0x78
  4029b8:	mov	x1, x26
  4029bc:	bl	4073c0 <__fxstatat@plt+0x5920>
  4029c0:	b	402964 <__fxstatat@plt+0xec4>
  4029c4:	bl	401a70 <__errno_location@plt>
  4029c8:	ldr	w20, [x0]
  4029cc:	cmp	w20, #0x3d
  4029d0:	b.eq	402968 <__fxstatat@plt+0xec8>  // b.none
  4029d4:	mov	w2, #0x5                   	// #5
  4029d8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4029dc:	add	x1, x1, #0xfa8
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	bl	401a10 <dcgettext@plt>
  4029e8:	mov	x25, x0
  4029ec:	mov	x1, x26
  4029f0:	mov	w0, #0x4                   	// #4
  4029f4:	bl	404448 <__fxstatat@plt+0x29a8>
  4029f8:	mov	x3, x0
  4029fc:	mov	x2, x25
  402a00:	mov	w1, w20
  402a04:	mov	w0, #0x0                   	// #0
  402a08:	bl	401710 <error@plt>
  402a0c:	b	4029ac <__fxstatat@plt+0xf0c>
  402a10:	mov	w2, #0x5                   	// #5
  402a14:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402a18:	add	x1, x1, #0x1e8
  402a1c:	mov	x0, #0x0                   	// #0
  402a20:	bl	401a10 <dcgettext@plt>
  402a24:	mov	x20, x0
  402a28:	mov	x1, x26
  402a2c:	mov	w0, #0x4                   	// #4
  402a30:	bl	404448 <__fxstatat@plt+0x29a8>
  402a34:	mov	x3, x0
  402a38:	mov	x2, x20
  402a3c:	mov	w1, #0x0                   	// #0
  402a40:	mov	w0, #0x0                   	// #0
  402a44:	bl	401710 <error@plt>
  402a48:	b	4029ac <__fxstatat@plt+0xf0c>
  402a4c:	mov	x2, x20
  402a50:	mov	x1, x26
  402a54:	bl	407618 <__fxstatat@plt+0x5b78>
  402a58:	b	402868 <__fxstatat@plt+0xdc8>
  402a5c:	bl	401a70 <__errno_location@plt>
  402a60:	ldr	w28, [x0]
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x1, x24
  402a6c:	mov	x0, #0x0                   	// #0
  402a70:	bl	401a10 <dcgettext@plt>
  402a74:	mov	x25, x0
  402a78:	mov	x2, x26
  402a7c:	mov	w1, #0x4                   	// #4
  402a80:	mov	w0, #0x0                   	// #0
  402a84:	bl	4043bc <__fxstatat@plt+0x291c>
  402a88:	mov	x26, x0
  402a8c:	mov	x1, x20
  402a90:	mov	w0, #0x1                   	// #1
  402a94:	bl	4046d0 <__fxstatat@plt+0x2c30>
  402a98:	mov	x4, x0
  402a9c:	mov	x3, x26
  402aa0:	mov	x2, x25
  402aa4:	mov	w1, w28
  402aa8:	mov	w0, #0x0                   	// #0
  402aac:	bl	401710 <error@plt>
  402ab0:	b	4029ac <__fxstatat@plt+0xf0c>
  402ab4:	mov	w2, #0x4                   	// #4
  402ab8:	mov	x1, x19
  402abc:	mov	x0, x22
  402ac0:	bl	407040 <__fxstatat@plt+0x55a0>
  402ac4:	b	40279c <__fxstatat@plt+0xcfc>
  402ac8:	ldr	w19, [x19]
  402acc:	mov	w2, #0x5                   	// #5
  402ad0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402ad4:	add	x1, x1, #0x270
  402ad8:	mov	x0, #0x0                   	// #0
  402adc:	bl	401a10 <dcgettext@plt>
  402ae0:	mov	x2, x0
  402ae4:	mov	w1, w19
  402ae8:	mov	w0, #0x0                   	// #0
  402aec:	bl	401710 <error@plt>
  402af0:	mov	w21, #0x0                   	// #0
  402af4:	b	4024b0 <__fxstatat@plt+0xa10>
  402af8:	cmp	w2, #0x1
  402afc:	b.gt	4023e0 <__fxstatat@plt+0x940>
  402b00:	cmp	w1, w24
  402b04:	b.lt	402360 <__fxstatat@plt+0x8c0>  // b.tstop
  402b08:	mov	w2, #0x5                   	// #5
  402b0c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402b10:	add	x1, x1, #0xf78
  402b14:	mov	x0, #0x0                   	// #0
  402b18:	bl	401a10 <dcgettext@plt>
  402b1c:	mov	x2, x0
  402b20:	mov	w1, #0x0                   	// #0
  402b24:	mov	w0, #0x0                   	// #0
  402b28:	bl	401710 <error@plt>
  402b2c:	mov	w0, #0x1                   	// #1
  402b30:	bl	401c00 <__fxstatat@plt+0x160>
  402b34:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402b38:	str	x0, [x1, #744]
  402b3c:	ret
  402b40:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402b44:	strb	w0, [x1, #752]
  402b48:	ret
  402b4c:	stp	x29, x30, [sp, #-48]!
  402b50:	mov	x29, sp
  402b54:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402b58:	ldr	x0, [x0, #680]
  402b5c:	bl	407744 <__fxstatat@plt+0x5ca4>
  402b60:	cbz	w0, 402b80 <__fxstatat@plt+0x10e0>
  402b64:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402b68:	ldrb	w0, [x0, #752]
  402b6c:	cbz	w0, 402b98 <__fxstatat@plt+0x10f8>
  402b70:	bl	401a70 <__errno_location@plt>
  402b74:	ldr	w0, [x0]
  402b78:	cmp	w0, #0x20
  402b7c:	b.ne	402b98 <__fxstatat@plt+0x10f8>  // b.any
  402b80:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402b84:	ldr	x0, [x0, #656]
  402b88:	bl	407744 <__fxstatat@plt+0x5ca4>
  402b8c:	cbnz	w0, 402c1c <__fxstatat@plt+0x117c>
  402b90:	ldp	x29, x30, [sp], #48
  402b94:	ret
  402b98:	stp	x19, x20, [sp, #16]
  402b9c:	str	x21, [sp, #32]
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402ba8:	add	x1, x1, #0x560
  402bac:	mov	x0, #0x0                   	// #0
  402bb0:	bl	401a10 <dcgettext@plt>
  402bb4:	mov	x19, x0
  402bb8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402bbc:	ldr	x20, [x0, #744]
  402bc0:	cbz	x20, 402bfc <__fxstatat@plt+0x115c>
  402bc4:	bl	401a70 <__errno_location@plt>
  402bc8:	ldr	w21, [x0]
  402bcc:	mov	x0, x20
  402bd0:	bl	404518 <__fxstatat@plt+0x2a78>
  402bd4:	mov	x4, x19
  402bd8:	mov	x3, x0
  402bdc:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  402be0:	add	x2, x2, #0x570
  402be4:	mov	w1, w21
  402be8:	mov	w0, #0x0                   	// #0
  402bec:	bl	401710 <error@plt>
  402bf0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402bf4:	ldr	w0, [x0, #552]
  402bf8:	bl	4016c0 <_exit@plt>
  402bfc:	bl	401a70 <__errno_location@plt>
  402c00:	mov	x3, x19
  402c04:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  402c08:	add	x2, x2, #0xd8
  402c0c:	ldr	w1, [x0]
  402c10:	mov	w0, #0x0                   	// #0
  402c14:	bl	401710 <error@plt>
  402c18:	b	402bf0 <__fxstatat@plt+0x1150>
  402c1c:	stp	x19, x20, [sp, #16]
  402c20:	str	x21, [sp, #32]
  402c24:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402c28:	ldr	w0, [x0, #552]
  402c2c:	bl	4016c0 <_exit@plt>
  402c30:	stp	x29, x30, [sp, #-48]!
  402c34:	mov	x29, sp
  402c38:	cbz	x0, 402cb0 <__fxstatat@plt+0x1210>
  402c3c:	stp	x19, x20, [sp, #16]
  402c40:	mov	x19, x0
  402c44:	mov	w1, #0x2f                  	// #47
  402c48:	bl	401870 <strrchr@plt>
  402c4c:	mov	x20, x0
  402c50:	cbz	x0, 402ce4 <__fxstatat@plt+0x1244>
  402c54:	str	x21, [sp, #32]
  402c58:	add	x21, x0, #0x1
  402c5c:	sub	x0, x21, x19
  402c60:	cmp	x0, #0x6
  402c64:	b.le	402cd8 <__fxstatat@plt+0x1238>
  402c68:	mov	x2, #0x7                   	// #7
  402c6c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402c70:	add	x1, x1, #0x5b0
  402c74:	sub	x0, x20, #0x6
  402c78:	bl	4017c0 <strncmp@plt>
  402c7c:	cbnz	w0, 402ce0 <__fxstatat@plt+0x1240>
  402c80:	mov	x2, #0x3                   	// #3
  402c84:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402c88:	add	x1, x1, #0x5b8
  402c8c:	mov	x0, x21
  402c90:	bl	4017c0 <strncmp@plt>
  402c94:	mov	x19, x21
  402c98:	cbnz	w0, 402d00 <__fxstatat@plt+0x1260>
  402c9c:	add	x19, x20, #0x4
  402ca0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402ca4:	str	x19, [x0, #688]
  402ca8:	ldr	x21, [sp, #32]
  402cac:	b	402ce4 <__fxstatat@plt+0x1244>
  402cb0:	stp	x19, x20, [sp, #16]
  402cb4:	str	x21, [sp, #32]
  402cb8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402cbc:	ldr	x3, [x0, #656]
  402cc0:	mov	x2, #0x37                  	// #55
  402cc4:	mov	x1, #0x1                   	// #1
  402cc8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402ccc:	add	x0, x0, #0x578
  402cd0:	bl	401990 <fwrite@plt>
  402cd4:	bl	4018a0 <abort@plt>
  402cd8:	ldr	x21, [sp, #32]
  402cdc:	b	402ce4 <__fxstatat@plt+0x1244>
  402ce0:	ldr	x21, [sp, #32]
  402ce4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402ce8:	str	x19, [x0, #760]
  402cec:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402cf0:	str	x19, [x0, #648]
  402cf4:	ldp	x19, x20, [sp, #16]
  402cf8:	ldp	x29, x30, [sp], #48
  402cfc:	ret
  402d00:	ldr	x21, [sp, #32]
  402d04:	b	402ce4 <__fxstatat@plt+0x1244>
  402d08:	stp	xzr, xzr, [x8]
  402d0c:	stp	xzr, xzr, [x8, #16]
  402d10:	stp	xzr, xzr, [x8, #32]
  402d14:	str	xzr, [x8, #48]
  402d18:	cmp	w0, #0xa
  402d1c:	b.eq	402d28 <__fxstatat@plt+0x1288>  // b.none
  402d20:	str	w0, [x8]
  402d24:	ret
  402d28:	stp	x29, x30, [sp, #-16]!
  402d2c:	mov	x29, sp
  402d30:	bl	4018a0 <abort@plt>
  402d34:	stp	x29, x30, [sp, #-48]!
  402d38:	mov	x29, sp
  402d3c:	stp	x19, x20, [sp, #16]
  402d40:	str	x21, [sp, #32]
  402d44:	mov	x20, x0
  402d48:	mov	w21, w1
  402d4c:	mov	w2, #0x5                   	// #5
  402d50:	mov	x1, x0
  402d54:	mov	x0, #0x0                   	// #0
  402d58:	bl	401a10 <dcgettext@plt>
  402d5c:	mov	x19, x0
  402d60:	cmp	x20, x0
  402d64:	b.eq	402d7c <__fxstatat@plt+0x12dc>  // b.none
  402d68:	mov	x0, x19
  402d6c:	ldp	x19, x20, [sp, #16]
  402d70:	ldr	x21, [sp, #32]
  402d74:	ldp	x29, x30, [sp], #48
  402d78:	ret
  402d7c:	bl	408918 <__fxstatat@plt+0x6e78>
  402d80:	ldrb	w1, [x0]
  402d84:	and	w1, w1, #0xffffffdf
  402d88:	cmp	w1, #0x55
  402d8c:	b.ne	402e0c <__fxstatat@plt+0x136c>  // b.any
  402d90:	ldrb	w1, [x0, #1]
  402d94:	and	w1, w1, #0xffffffdf
  402d98:	cmp	w1, #0x54
  402d9c:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402da0:	ldrb	w1, [x0, #2]
  402da4:	and	w1, w1, #0xffffffdf
  402da8:	cmp	w1, #0x46
  402dac:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402db0:	ldrb	w1, [x0, #3]
  402db4:	cmp	w1, #0x2d
  402db8:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402dbc:	ldrb	w1, [x0, #4]
  402dc0:	cmp	w1, #0x38
  402dc4:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402dc8:	ldrb	w0, [x0, #5]
  402dcc:	cbz	w0, 402dec <__fxstatat@plt+0x134c>
  402dd0:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402dd4:	add	x0, x19, #0x5e8
  402dd8:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402ddc:	add	x19, x19, #0x5c0
  402de0:	cmp	w21, #0x9
  402de4:	csel	x19, x19, x0, eq  // eq = none
  402de8:	b	402d68 <__fxstatat@plt+0x12c8>
  402dec:	ldrb	w1, [x19]
  402df0:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402df4:	add	x0, x19, #0x5c8
  402df8:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402dfc:	add	x19, x19, #0x5e0
  402e00:	cmp	w1, #0x60
  402e04:	csel	x19, x19, x0, eq  // eq = none
  402e08:	b	402d68 <__fxstatat@plt+0x12c8>
  402e0c:	cmp	w1, #0x47
  402e10:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402e14:	ldrb	w1, [x0, #1]
  402e18:	and	w1, w1, #0xffffffdf
  402e1c:	cmp	w1, #0x42
  402e20:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402e24:	ldrb	w1, [x0, #2]
  402e28:	cmp	w1, #0x31
  402e2c:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402e30:	ldrb	w1, [x0, #3]
  402e34:	cmp	w1, #0x38
  402e38:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402e3c:	ldrb	w1, [x0, #4]
  402e40:	cmp	w1, #0x30
  402e44:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402e48:	ldrb	w1, [x0, #5]
  402e4c:	cmp	w1, #0x33
  402e50:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402e54:	ldrb	w1, [x0, #6]
  402e58:	cmp	w1, #0x30
  402e5c:	b.ne	402dd0 <__fxstatat@plt+0x1330>  // b.any
  402e60:	ldrb	w0, [x0, #7]
  402e64:	cbnz	w0, 402dd0 <__fxstatat@plt+0x1330>
  402e68:	ldrb	w1, [x19]
  402e6c:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402e70:	add	x0, x19, #0x5d0
  402e74:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402e78:	add	x19, x19, #0x5d8
  402e7c:	cmp	w1, #0x60
  402e80:	csel	x19, x19, x0, eq  // eq = none
  402e84:	b	402d68 <__fxstatat@plt+0x12c8>
  402e88:	sub	sp, sp, #0xf0
  402e8c:	stp	x29, x30, [sp, #16]
  402e90:	add	x29, sp, #0x10
  402e94:	stp	x19, x20, [sp, #32]
  402e98:	stp	x21, x22, [sp, #48]
  402e9c:	stp	x23, x24, [sp, #64]
  402ea0:	stp	x25, x26, [sp, #80]
  402ea4:	stp	x27, x28, [sp, #96]
  402ea8:	mov	x28, x0
  402eac:	mov	x26, x1
  402eb0:	str	x2, [sp, #136]
  402eb4:	mov	x24, x3
  402eb8:	mov	w25, w4
  402ebc:	mov	w19, w5
  402ec0:	str	w5, [sp, #184]
  402ec4:	str	x6, [sp, #152]
  402ec8:	str	x7, [sp, #200]
  402ecc:	bl	401960 <__ctype_get_mb_cur_max@plt>
  402ed0:	str	x0, [sp, #168]
  402ed4:	mov	x0, x19
  402ed8:	ubfx	x0, x0, #1, #1
  402edc:	str	x0, [sp, #112]
  402ee0:	mov	w0, #0x1                   	// #1
  402ee4:	str	w0, [sp, #128]
  402ee8:	str	wzr, [sp, #180]
  402eec:	str	wzr, [sp, #124]
  402ef0:	str	wzr, [sp, #132]
  402ef4:	str	xzr, [sp, #144]
  402ef8:	str	xzr, [sp, #160]
  402efc:	str	xzr, [sp, #192]
  402f00:	mov	w23, w25
  402f04:	mov	x25, x24
  402f08:	cmp	w23, #0x4
  402f0c:	b.eq	40307c <__fxstatat@plt+0x15dc>  // b.none
  402f10:	b.ls	402f60 <__fxstatat@plt+0x14c0>  // b.plast
  402f14:	cmp	w23, #0x7
  402f18:	b.eq	4030ec <__fxstatat@plt+0x164c>  // b.none
  402f1c:	b.ls	402fac <__fxstatat@plt+0x150c>  // b.plast
  402f20:	sub	w0, w23, #0x8
  402f24:	cmp	w0, #0x2
  402f28:	b.hi	4030dc <__fxstatat@plt+0x163c>  // b.pmore
  402f2c:	cmp	w23, #0xa
  402f30:	b.ne	403020 <__fxstatat@plt+0x1580>  // b.any
  402f34:	mov	x27, #0x0                   	// #0
  402f38:	ldr	w0, [sp, #112]
  402f3c:	cbz	w0, 40304c <__fxstatat@plt+0x15ac>
  402f40:	ldr	x0, [sp, #240]
  402f44:	bl	4016e0 <strlen@plt>
  402f48:	str	x0, [sp, #144]
  402f4c:	ldr	x0, [sp, #240]
  402f50:	str	x0, [sp, #160]
  402f54:	mov	w0, #0x1                   	// #1
  402f58:	str	w0, [sp, #132]
  402f5c:	b	402fe4 <__fxstatat@plt+0x1544>
  402f60:	cmp	w23, #0x2
  402f64:	b.eq	4030b8 <__fxstatat@plt+0x1618>  // b.none
  402f68:	b.ls	402f78 <__fxstatat@plt+0x14d8>  // b.plast
  402f6c:	mov	w0, #0x1                   	// #1
  402f70:	str	w0, [sp, #132]
  402f74:	b	402f84 <__fxstatat@plt+0x14e4>
  402f78:	cbz	w23, 4030e0 <__fxstatat@plt+0x1640>
  402f7c:	cmp	w23, #0x1
  402f80:	b.ne	4030dc <__fxstatat@plt+0x163c>  // b.any
  402f84:	mov	w0, #0x1                   	// #1
  402f88:	str	w0, [sp, #112]
  402f8c:	mov	x0, #0x1                   	// #1
  402f90:	str	x0, [sp, #144]
  402f94:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402f98:	add	x0, x0, #0x5e8
  402f9c:	str	x0, [sp, #160]
  402fa0:	mov	x27, #0x0                   	// #0
  402fa4:	mov	w23, #0x2                   	// #2
  402fa8:	b	402fe4 <__fxstatat@plt+0x1544>
  402fac:	cmp	w23, #0x5
  402fb0:	b.eq	402fec <__fxstatat@plt+0x154c>  // b.none
  402fb4:	cmp	w23, #0x6
  402fb8:	b.ne	4030dc <__fxstatat@plt+0x163c>  // b.any
  402fbc:	mov	w0, #0x1                   	// #1
  402fc0:	str	w0, [sp, #112]
  402fc4:	str	w0, [sp, #132]
  402fc8:	mov	x0, #0x1                   	// #1
  402fcc:	str	x0, [sp, #144]
  402fd0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402fd4:	add	x0, x0, #0x5c0
  402fd8:	str	x0, [sp, #160]
  402fdc:	mov	x27, #0x0                   	// #0
  402fe0:	mov	w23, #0x5                   	// #5
  402fe4:	mov	x24, #0x0                   	// #0
  402fe8:	b	403ad8 <__fxstatat@plt+0x2038>
  402fec:	ldr	w0, [sp, #112]
  402ff0:	cbnz	w0, 403100 <__fxstatat@plt+0x1660>
  402ff4:	cbz	x26, 403124 <__fxstatat@plt+0x1684>
  402ff8:	mov	w0, #0x22                  	// #34
  402ffc:	strb	w0, [x28]
  403000:	mov	w0, #0x1                   	// #1
  403004:	str	w0, [sp, #132]
  403008:	mov	x27, #0x1                   	// #1
  40300c:	str	x27, [sp, #144]
  403010:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403014:	add	x0, x0, #0x5c0
  403018:	str	x0, [sp, #160]
  40301c:	b	402fe4 <__fxstatat@plt+0x1544>
  403020:	mov	w1, w23
  403024:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403028:	add	x0, x0, #0x5f0
  40302c:	bl	402d34 <__fxstatat@plt+0x1294>
  403030:	str	x0, [sp, #200]
  403034:	mov	w1, w23
  403038:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  40303c:	add	x0, x0, #0x5e8
  403040:	bl	402d34 <__fxstatat@plt+0x1294>
  403044:	str	x0, [sp, #240]
  403048:	b	402f34 <__fxstatat@plt+0x1494>
  40304c:	ldr	x1, [sp, #200]
  403050:	ldrb	w0, [x1]
  403054:	cbnz	w0, 40306c <__fxstatat@plt+0x15cc>
  403058:	mov	x27, #0x0                   	// #0
  40305c:	b	402f40 <__fxstatat@plt+0x14a0>
  403060:	add	x27, x27, #0x1
  403064:	ldrb	w0, [x1, x27]
  403068:	cbz	w0, 402f40 <__fxstatat@plt+0x14a0>
  40306c:	cmp	x26, x27
  403070:	b.ls	403060 <__fxstatat@plt+0x15c0>  // b.plast
  403074:	strb	w0, [x28, x27]
  403078:	b	403060 <__fxstatat@plt+0x15c0>
  40307c:	ldr	w0, [sp, #112]
  403080:	cbnz	w0, 402f84 <__fxstatat@plt+0x14e4>
  403084:	mov	w0, #0x1                   	// #1
  403088:	str	w0, [sp, #132]
  40308c:	cbz	x26, 403144 <__fxstatat@plt+0x16a4>
  403090:	mov	w0, #0x27                  	// #39
  403094:	strb	w0, [x28]
  403098:	str	wzr, [sp, #112]
  40309c:	mov	x27, #0x1                   	// #1
  4030a0:	str	x27, [sp, #144]
  4030a4:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4030a8:	add	x0, x0, #0x5e8
  4030ac:	str	x0, [sp, #160]
  4030b0:	mov	w23, #0x2                   	// #2
  4030b4:	b	402fe4 <__fxstatat@plt+0x1544>
  4030b8:	ldr	w0, [sp, #112]
  4030bc:	cbz	w0, 40308c <__fxstatat@plt+0x15ec>
  4030c0:	mov	x0, #0x1                   	// #1
  4030c4:	str	x0, [sp, #144]
  4030c8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4030cc:	add	x0, x0, #0x5e8
  4030d0:	str	x0, [sp, #160]
  4030d4:	mov	x27, #0x0                   	// #0
  4030d8:	b	402fe4 <__fxstatat@plt+0x1544>
  4030dc:	bl	4018a0 <abort@plt>
  4030e0:	str	wzr, [sp, #112]
  4030e4:	mov	x27, #0x0                   	// #0
  4030e8:	b	402fe4 <__fxstatat@plt+0x1544>
  4030ec:	str	wzr, [sp, #112]
  4030f0:	mov	w0, #0x1                   	// #1
  4030f4:	str	w0, [sp, #132]
  4030f8:	mov	x27, #0x0                   	// #0
  4030fc:	b	402fe4 <__fxstatat@plt+0x1544>
  403100:	ldr	w0, [sp, #112]
  403104:	str	w0, [sp, #132]
  403108:	mov	x0, #0x1                   	// #1
  40310c:	str	x0, [sp, #144]
  403110:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403114:	add	x0, x0, #0x5c0
  403118:	str	x0, [sp, #160]
  40311c:	mov	x27, #0x0                   	// #0
  403120:	b	402fe4 <__fxstatat@plt+0x1544>
  403124:	mov	w0, #0x1                   	// #1
  403128:	str	w0, [sp, #132]
  40312c:	mov	x27, #0x1                   	// #1
  403130:	str	x27, [sp, #144]
  403134:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403138:	add	x0, x0, #0x5c0
  40313c:	str	x0, [sp, #160]
  403140:	b	402fe4 <__fxstatat@plt+0x1544>
  403144:	str	wzr, [sp, #112]
  403148:	mov	x27, #0x1                   	// #1
  40314c:	str	x27, [sp, #144]
  403150:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403154:	add	x0, x0, #0x5e8
  403158:	str	x0, [sp, #160]
  40315c:	mov	w23, #0x2                   	// #2
  403160:	b	402fe4 <__fxstatat@plt+0x1544>
  403164:	ldr	x0, [sp, #144]
  403168:	add	x20, x24, x0
  40316c:	cmp	x0, #0x1
  403170:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403174:	b.ne	403184 <__fxstatat@plt+0x16e4>  // b.any
  403178:	ldr	x0, [sp, #136]
  40317c:	bl	4016e0 <strlen@plt>
  403180:	mov	x25, x0
  403184:	cmp	x20, x25
  403188:	b.hi	403db4 <__fxstatat@plt+0x2314>  // b.pmore
  40318c:	ldr	x0, [sp, #136]
  403190:	add	x20, x0, x24
  403194:	ldr	x2, [sp, #144]
  403198:	ldr	x1, [sp, #160]
  40319c:	mov	x0, x20
  4031a0:	bl	4018d0 <memcmp@plt>
  4031a4:	cbnz	w0, 403db4 <__fxstatat@plt+0x2314>
  4031a8:	ldr	w0, [sp, #112]
  4031ac:	cbnz	w0, 4031d4 <__fxstatat@plt+0x1734>
  4031b0:	ldrb	w20, [x20]
  4031b4:	cmp	w20, #0x7e
  4031b8:	b.hi	4036a0 <__fxstatat@plt+0x1c00>  // b.pmore
  4031bc:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4031c0:	add	x0, x0, #0x660
  4031c4:	ldrh	w0, [x0, w20, uxtw #1]
  4031c8:	adr	x1, 4031d4 <__fxstatat@plt+0x1734>
  4031cc:	add	x0, x1, w0, sxth #2
  4031d0:	br	x0
  4031d4:	mov	x24, x25
  4031d8:	mov	w25, w23
  4031dc:	b	403d3c <__fxstatat@plt+0x229c>
  4031e0:	ldr	w0, [sp, #132]
  4031e4:	cbnz	w0, 403200 <__fxstatat@plt+0x1760>
  4031e8:	ldr	x0, [sp, #184]
  4031ec:	tbnz	w0, #0, 403ad4 <__fxstatat@plt+0x2034>
  4031f0:	ldr	w0, [sp, #132]
  4031f4:	mov	w22, w0
  4031f8:	mov	w19, w0
  4031fc:	b	403a14 <__fxstatat@plt+0x1f74>
  403200:	ldr	w0, [sp, #112]
  403204:	cbnz	w0, 403cf0 <__fxstatat@plt+0x2250>
  403208:	mov	w22, w0
  40320c:	cmp	w23, #0x2
  403210:	cset	w1, eq  // eq = none
  403214:	ldr	w0, [sp, #124]
  403218:	eor	w0, w0, #0x1
  40321c:	ands	w0, w1, w0
  403220:	b.eq	403284 <__fxstatat@plt+0x17e4>  // b.none
  403224:	cmp	x26, x27
  403228:	b.ls	403234 <__fxstatat@plt+0x1794>  // b.plast
  40322c:	mov	w1, #0x27                  	// #39
  403230:	strb	w1, [x28, x27]
  403234:	add	x1, x27, #0x1
  403238:	cmp	x26, x1
  40323c:	b.ls	403248 <__fxstatat@plt+0x17a8>  // b.plast
  403240:	mov	w2, #0x24                  	// #36
  403244:	strb	w2, [x28, x1]
  403248:	add	x1, x27, #0x2
  40324c:	cmp	x26, x1
  403250:	b.ls	40325c <__fxstatat@plt+0x17bc>  // b.plast
  403254:	mov	w2, #0x27                  	// #39
  403258:	strb	w2, [x28, x1]
  40325c:	add	x1, x27, #0x3
  403260:	cmp	x26, x1
  403264:	b.ls	403da0 <__fxstatat@plt+0x2300>  // b.plast
  403268:	mov	w2, #0x5c                  	// #92
  40326c:	strb	w2, [x28, x1]
  403270:	add	x27, x27, #0x4
  403274:	str	w0, [sp, #124]
  403278:	mov	w19, #0x0                   	// #0
  40327c:	mov	w20, #0x30                  	// #48
  403280:	b	403a3c <__fxstatat@plt+0x1f9c>
  403284:	cmp	x26, x27
  403288:	b.hi	4032a8 <__fxstatat@plt+0x1808>  // b.pmore
  40328c:	add	x2, x27, #0x1
  403290:	cbnz	w21, 4032b8 <__fxstatat@plt+0x1818>
  403294:	mov	w0, w19
  403298:	mov	w19, w21
  40329c:	mov	x27, x2
  4032a0:	mov	w20, #0x30                  	// #48
  4032a4:	b	403a14 <__fxstatat@plt+0x1f74>
  4032a8:	mov	w1, #0x5c                  	// #92
  4032ac:	strb	w1, [x28, x27]
  4032b0:	add	x2, x27, #0x1
  4032b4:	cbz	w21, 4032f4 <__fxstatat@plt+0x1854>
  4032b8:	add	x1, x24, #0x1
  4032bc:	cmp	x1, x25
  4032c0:	b.cs	4032dc <__fxstatat@plt+0x183c>  // b.hs, b.nlast
  4032c4:	ldr	x3, [sp, #136]
  4032c8:	ldrb	w1, [x3, x1]
  4032cc:	sub	w1, w1, #0x30
  4032d0:	and	w1, w1, #0xff
  4032d4:	cmp	w1, #0x9
  4032d8:	b.ls	403308 <__fxstatat@plt+0x1868>  // b.plast
  4032dc:	mov	w1, w0
  4032e0:	mov	w0, w19
  4032e4:	mov	w19, w1
  4032e8:	mov	x27, x2
  4032ec:	mov	w20, #0x30                  	// #48
  4032f0:	b	403a24 <__fxstatat@plt+0x1f84>
  4032f4:	mov	w0, w19
  4032f8:	mov	w19, w21
  4032fc:	mov	x27, x2
  403300:	mov	w20, #0x30                  	// #48
  403304:	b	403a3c <__fxstatat@plt+0x1f9c>
  403308:	cmp	x26, x2
  40330c:	b.ls	403318 <__fxstatat@plt+0x1878>  // b.plast
  403310:	mov	w1, #0x30                  	// #48
  403314:	strb	w1, [x28, x2]
  403318:	add	x1, x27, #0x2
  40331c:	cmp	x26, x1
  403320:	b.ls	40332c <__fxstatat@plt+0x188c>  // b.plast
  403324:	mov	w2, #0x30                  	// #48
  403328:	strb	w2, [x28, x1]
  40332c:	add	x2, x27, #0x3
  403330:	b	4032dc <__fxstatat@plt+0x183c>
  403334:	mov	w22, #0x0                   	// #0
  403338:	cmp	w23, #0x2
  40333c:	b.eq	403358 <__fxstatat@plt+0x18b8>  // b.none
  403340:	cmp	w23, #0x5
  403344:	b.eq	40336c <__fxstatat@plt+0x18cc>  // b.none
  403348:	mov	w19, #0x0                   	// #0
  40334c:	mov	w0, #0x0                   	// #0
  403350:	mov	w20, #0x3f                  	// #63
  403354:	b	403a14 <__fxstatat@plt+0x1f74>
  403358:	ldr	w0, [sp, #112]
  40335c:	cbnz	w0, 403cfc <__fxstatat@plt+0x225c>
  403360:	mov	w19, w0
  403364:	mov	w20, #0x3f                  	// #63
  403368:	b	403688 <__fxstatat@plt+0x1be8>
  40336c:	ldr	x0, [sp, #184]
  403370:	tbz	w0, #2, 403b3c <__fxstatat@plt+0x209c>
  403374:	add	x4, x24, #0x2
  403378:	cmp	x4, x25
  40337c:	b.cs	403b4c <__fxstatat@plt+0x20ac>  // b.hs, b.nlast
  403380:	ldr	x0, [sp, #136]
  403384:	add	x0, x0, x24
  403388:	ldrb	w20, [x0, #1]
  40338c:	cmp	w20, #0x3f
  403390:	b.eq	4033a4 <__fxstatat@plt+0x1904>  // b.none
  403394:	mov	w19, #0x0                   	// #0
  403398:	mov	w0, #0x0                   	// #0
  40339c:	mov	w20, #0x3f                  	// #63
  4033a0:	b	403a14 <__fxstatat@plt+0x1f74>
  4033a4:	ldr	x0, [sp, #136]
  4033a8:	ldrb	w3, [x0, x4]
  4033ac:	cmp	w3, #0x3e
  4033b0:	b.hi	403b5c <__fxstatat@plt+0x20bc>  // b.pmore
  4033b4:	mov	x1, #0x1                   	// #1
  4033b8:	lsl	x1, x1, x3
  4033bc:	mov	w19, #0x0                   	// #0
  4033c0:	mov	w0, #0x0                   	// #0
  4033c4:	mov	x2, #0xa38200000000        	// #179778741075968
  4033c8:	movk	x2, #0x7000, lsl #48
  4033cc:	tst	x1, x2
  4033d0:	b.eq	403a14 <__fxstatat@plt+0x1f74>  // b.none
  4033d4:	ldr	w0, [sp, #112]
  4033d8:	cbnz	w0, 403d94 <__fxstatat@plt+0x22f4>
  4033dc:	cmp	x26, x27
  4033e0:	b.ls	4033ec <__fxstatat@plt+0x194c>  // b.plast
  4033e4:	mov	w0, #0x3f                  	// #63
  4033e8:	strb	w0, [x28, x27]
  4033ec:	add	x0, x27, #0x1
  4033f0:	cmp	x26, x0
  4033f4:	b.ls	403400 <__fxstatat@plt+0x1960>  // b.plast
  4033f8:	mov	w1, #0x22                  	// #34
  4033fc:	strb	w1, [x28, x0]
  403400:	add	x0, x27, #0x2
  403404:	cmp	x26, x0
  403408:	b.ls	403414 <__fxstatat@plt+0x1974>  // b.plast
  40340c:	mov	w1, #0x22                  	// #34
  403410:	strb	w1, [x28, x0]
  403414:	add	x0, x27, #0x3
  403418:	cmp	x26, x0
  40341c:	b.ls	403428 <__fxstatat@plt+0x1988>  // b.plast
  403420:	mov	w1, #0x3f                  	// #63
  403424:	strb	w1, [x28, x0]
  403428:	add	x27, x27, #0x4
  40342c:	ldr	w0, [sp, #112]
  403430:	mov	w19, w0
  403434:	mov	w20, w3
  403438:	mov	x24, x4
  40343c:	b	403a14 <__fxstatat@plt+0x1f74>
  403440:	mov	w22, #0x0                   	// #0
  403444:	mov	w20, #0x8                   	// #8
  403448:	mov	w0, #0x62                  	// #98
  40344c:	b	40347c <__fxstatat@plt+0x19dc>
  403450:	mov	w22, #0x0                   	// #0
  403454:	mov	w20, #0xc                   	// #12
  403458:	mov	w0, #0x66                  	// #102
  40345c:	b	40347c <__fxstatat@plt+0x19dc>
  403460:	mov	w22, #0x0                   	// #0
  403464:	mov	w20, #0xd                   	// #13
  403468:	mov	w0, #0x72                  	// #114
  40346c:	ldr	w1, [sp, #112]
  403470:	cmp	w1, #0x0
  403474:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403478:	b.eq	403554 <__fxstatat@plt+0x1ab4>  // b.none
  40347c:	ldr	w1, [sp, #132]
  403480:	cbnz	w1, 403b90 <__fxstatat@plt+0x20f0>
  403484:	mov	w19, w1
  403488:	mov	w0, w1
  40348c:	b	403a14 <__fxstatat@plt+0x1f74>
  403490:	mov	w22, #0x0                   	// #0
  403494:	mov	w20, #0x9                   	// #9
  403498:	mov	w0, #0x74                  	// #116
  40349c:	b	40346c <__fxstatat@plt+0x19cc>
  4034a0:	mov	w22, #0x0                   	// #0
  4034a4:	mov	w20, #0xb                   	// #11
  4034a8:	mov	w0, #0x76                  	// #118
  4034ac:	b	40347c <__fxstatat@plt+0x19dc>
  4034b0:	mov	w22, #0x0                   	// #0
  4034b4:	cmp	w23, #0x2
  4034b8:	b.eq	4034e4 <__fxstatat@plt+0x1a44>  // b.none
  4034bc:	ldr	w0, [sp, #132]
  4034c0:	cmp	w0, #0x0
  4034c4:	ldr	w0, [sp, #112]
  4034c8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4034cc:	ldr	w0, [sp, #176]
  4034d0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4034d4:	b.ne	403ba8 <__fxstatat@plt+0x2108>  // b.any
  4034d8:	mov	w20, #0x5c                  	// #92
  4034dc:	mov	w0, w20
  4034e0:	b	40347c <__fxstatat@plt+0x19dc>
  4034e4:	ldr	w0, [sp, #112]
  4034e8:	cbnz	w0, 403d08 <__fxstatat@plt+0x2268>
  4034ec:	mov	w19, w0
  4034f0:	mov	w20, #0x5c                  	// #92
  4034f4:	eor	w0, w0, #0x1
  4034f8:	ldr	w1, [sp, #124]
  4034fc:	and	w0, w1, w0
  403500:	tst	w0, #0xff
  403504:	b.eq	403ab4 <__fxstatat@plt+0x2014>  // b.none
  403508:	cmp	x26, x27
  40350c:	b.ls	403518 <__fxstatat@plt+0x1a78>  // b.plast
  403510:	mov	w0, #0x27                  	// #39
  403514:	strb	w0, [x28, x27]
  403518:	add	x0, x27, #0x1
  40351c:	cmp	x26, x0
  403520:	b.ls	40352c <__fxstatat@plt+0x1a8c>  // b.plast
  403524:	mov	w1, #0x27                  	// #39
  403528:	strb	w1, [x28, x0]
  40352c:	add	x27, x27, #0x2
  403530:	str	wzr, [sp, #124]
  403534:	b	403ab4 <__fxstatat@plt+0x2014>
  403538:	mov	w0, #0x6e                  	// #110
  40353c:	b	40346c <__fxstatat@plt+0x19cc>
  403540:	mov	w0, #0x6e                  	// #110
  403544:	b	40346c <__fxstatat@plt+0x19cc>
  403548:	mov	w22, #0x0                   	// #0
  40354c:	mov	w0, #0x6e                  	// #110
  403550:	b	40346c <__fxstatat@plt+0x19cc>
  403554:	mov	x24, x25
  403558:	mov	w25, #0x2                   	// #2
  40355c:	b	403d28 <__fxstatat@plt+0x2288>
  403560:	mov	w0, #0x61                  	// #97
  403564:	b	40347c <__fxstatat@plt+0x19dc>
  403568:	mov	w0, #0x61                  	// #97
  40356c:	b	40347c <__fxstatat@plt+0x19dc>
  403570:	mov	w22, #0x0                   	// #0
  403574:	cmp	x25, #0x1
  403578:	cset	w0, ne  // ne = any
  40357c:	cmn	x25, #0x1
  403580:	b.eq	403598 <__fxstatat@plt+0x1af8>  // b.none
  403584:	cbnz	w0, 403b68 <__fxstatat@plt+0x20c8>
  403588:	cbz	x24, 4035c0 <__fxstatat@plt+0x1b20>
  40358c:	mov	w19, #0x0                   	// #0
  403590:	mov	w0, #0x0                   	// #0
  403594:	b	403a14 <__fxstatat@plt+0x1f74>
  403598:	ldr	x0, [sp, #136]
  40359c:	ldrb	w0, [x0, #1]
  4035a0:	cmp	w0, #0x0
  4035a4:	cset	w0, ne  // ne = any
  4035a8:	b	403584 <__fxstatat@plt+0x1ae4>
  4035ac:	mov	w22, #0x0                   	// #0
  4035b0:	b	403588 <__fxstatat@plt+0x1ae8>
  4035b4:	mov	w22, #0x0                   	// #0
  4035b8:	b	4035c0 <__fxstatat@plt+0x1b20>
  4035bc:	mov	w19, w22
  4035c0:	cmp	w23, #0x2
  4035c4:	cset	w0, eq  // eq = none
  4035c8:	ldr	w1, [sp, #112]
  4035cc:	ands	w0, w1, w0
  4035d0:	b.eq	403a14 <__fxstatat@plt+0x1f74>  // b.none
  4035d4:	mov	x24, x25
  4035d8:	mov	w25, #0x2                   	// #2
  4035dc:	b	403d28 <__fxstatat@plt+0x2288>
  4035e0:	ldr	w19, [sp, #112]
  4035e4:	b	4035c0 <__fxstatat@plt+0x1b20>
  4035e8:	mov	w22, #0x0                   	// #0
  4035ec:	mov	w19, #0x0                   	// #0
  4035f0:	b	4035c0 <__fxstatat@plt+0x1b20>
  4035f4:	mov	w22, #0x0                   	// #0
  4035f8:	cmp	w23, #0x2
  4035fc:	b.eq	403610 <__fxstatat@plt+0x1b70>  // b.none
  403600:	str	w19, [sp, #180]
  403604:	mov	w0, #0x0                   	// #0
  403608:	mov	w20, #0x27                  	// #39
  40360c:	b	403a14 <__fxstatat@plt+0x1f74>
  403610:	ldr	w0, [sp, #112]
  403614:	cbnz	w0, 403d14 <__fxstatat@plt+0x2274>
  403618:	cmp	x26, #0x0
  40361c:	mov	x0, #0x0                   	// #0
  403620:	ldr	x1, [sp, #192]
  403624:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403628:	b.eq	403658 <__fxstatat@plt+0x1bb8>  // b.none
  40362c:	cmp	x26, x27
  403630:	b.ls	40363c <__fxstatat@plt+0x1b9c>  // b.plast
  403634:	mov	w0, #0x27                  	// #39
  403638:	strb	w0, [x28, x27]
  40363c:	add	x0, x27, #0x1
  403640:	cmp	x26, x0
  403644:	b.ls	403690 <__fxstatat@plt+0x1bf0>  // b.plast
  403648:	mov	w1, #0x5c                  	// #92
  40364c:	strb	w1, [x28, x0]
  403650:	mov	x0, x26
  403654:	ldr	x26, [sp, #192]
  403658:	add	x1, x27, #0x2
  40365c:	cmp	x1, x0
  403660:	b.cs	40366c <__fxstatat@plt+0x1bcc>  // b.hs, b.nlast
  403664:	mov	w2, #0x27                  	// #39
  403668:	strb	w2, [x28, x1]
  40366c:	add	x27, x27, #0x3
  403670:	str	w19, [sp, #180]
  403674:	ldr	w1, [sp, #112]
  403678:	str	w1, [sp, #124]
  40367c:	str	x26, [sp, #192]
  403680:	mov	x26, x0
  403684:	mov	w20, #0x27                  	// #39
  403688:	mov	w0, #0x0                   	// #0
  40368c:	b	403a3c <__fxstatat@plt+0x1f9c>
  403690:	mov	x0, x26
  403694:	ldr	x26, [sp, #192]
  403698:	b	403658 <__fxstatat@plt+0x1bb8>
  40369c:	mov	w22, #0x0                   	// #0
  4036a0:	ldr	x0, [sp, #168]
  4036a4:	cmp	x0, #0x1
  4036a8:	b.ne	4036e4 <__fxstatat@plt+0x1c44>  // b.any
  4036ac:	bl	401920 <__ctype_b_loc@plt>
  4036b0:	and	x1, x20, #0xff
  4036b4:	ldr	x0, [x0]
  4036b8:	ldrh	w19, [x0, x1, lsl #1]
  4036bc:	ubfx	x19, x19, #14, #1
  4036c0:	ldr	x0, [sp, #168]
  4036c4:	mov	x2, x0
  4036c8:	eor	w0, w19, #0x1
  4036cc:	ldr	w1, [sp, #132]
  4036d0:	and	w0, w1, w0
  4036d4:	ands	w0, w0, #0xff
  4036d8:	b.eq	403a14 <__fxstatat@plt+0x1f74>  // b.none
  4036dc:	mov	w19, #0x0                   	// #0
  4036e0:	b	403890 <__fxstatat@plt+0x1df0>
  4036e4:	str	xzr, [sp, #232]
  4036e8:	cmn	x25, #0x1
  4036ec:	b.eq	403710 <__fxstatat@plt+0x1c70>  // b.none
  4036f0:	mov	x0, #0x0                   	// #0
  4036f4:	str	w21, [sp, #176]
  4036f8:	str	w20, [sp, #208]
  4036fc:	str	w22, [sp, #212]
  403700:	mov	x22, x0
  403704:	str	x27, [sp, #216]
  403708:	ldr	w27, [sp, #112]
  40370c:	b	4037e0 <__fxstatat@plt+0x1d40>
  403710:	ldr	x0, [sp, #136]
  403714:	bl	4016e0 <strlen@plt>
  403718:	mov	x25, x0
  40371c:	b	4036f0 <__fxstatat@plt+0x1c50>
  403720:	ldr	w20, [sp, #208]
  403724:	mov	x2, x22
  403728:	mov	x0, x21
  40372c:	ldr	w21, [sp, #176]
  403730:	ldr	w22, [sp, #212]
  403734:	ldr	x27, [sp, #216]
  403738:	mov	w19, #0x0                   	// #0
  40373c:	cmp	x0, x25
  403740:	b.cs	403888 <__fxstatat@plt+0x1de8>  // b.hs, b.nlast
  403744:	mov	x1, x2
  403748:	ldr	x2, [sp, #136]
  40374c:	ldrb	w0, [x2, x0]
  403750:	cbz	w0, 403770 <__fxstatat@plt+0x1cd0>
  403754:	add	x1, x1, #0x1
  403758:	add	x0, x24, x1
  40375c:	cmp	x25, x0
  403760:	b.hi	40374c <__fxstatat@plt+0x1cac>  // b.pmore
  403764:	mov	x2, x1
  403768:	mov	w19, #0x0                   	// #0
  40376c:	b	403888 <__fxstatat@plt+0x1de8>
  403770:	mov	x2, x1
  403774:	mov	w19, #0x0                   	// #0
  403778:	b	403888 <__fxstatat@plt+0x1de8>
  40377c:	add	x1, x1, #0x1
  403780:	cmp	x1, x21
  403784:	b.eq	4037c0 <__fxstatat@plt+0x1d20>  // b.none
  403788:	ldrb	w0, [x1]
  40378c:	sub	w0, w0, #0x5b
  403790:	and	w0, w0, #0xff
  403794:	cmp	w0, #0x21
  403798:	b.hi	40377c <__fxstatat@plt+0x1cdc>  // b.pmore
  40379c:	mov	x2, #0x1                   	// #1
  4037a0:	lsl	x0, x2, x0
  4037a4:	mov	x2, #0x2b                  	// #43
  4037a8:	movk	x2, #0x2, lsl #32
  4037ac:	tst	x0, x2
  4037b0:	b.eq	40377c <__fxstatat@plt+0x1cdc>  // b.none
  4037b4:	mov	x24, x25
  4037b8:	mov	w25, #0x2                   	// #2
  4037bc:	b	403d28 <__fxstatat@plt+0x2288>
  4037c0:	ldr	w0, [sp, #228]
  4037c4:	bl	401a40 <iswprint@plt>
  4037c8:	cmp	w0, #0x0
  4037cc:	csel	w19, w19, wzr, ne  // ne = any
  4037d0:	add	x22, x22, x20
  4037d4:	add	x0, sp, #0xe8
  4037d8:	bl	4018b0 <mbsinit@plt>
  4037dc:	cbnz	w0, 403840 <__fxstatat@plt+0x1da0>
  4037e0:	add	x21, x24, x22
  4037e4:	add	x3, sp, #0xe8
  4037e8:	sub	x2, x25, x21
  4037ec:	ldr	x0, [sp, #136]
  4037f0:	add	x1, x0, x21
  4037f4:	add	x0, sp, #0xe4
  4037f8:	bl	407220 <__fxstatat@plt+0x5780>
  4037fc:	mov	x20, x0
  403800:	cbz	x0, 403874 <__fxstatat@plt+0x1dd4>
  403804:	cmn	x0, #0x1
  403808:	b.eq	403858 <__fxstatat@plt+0x1db8>  // b.none
  40380c:	cmn	x0, #0x2
  403810:	b.eq	403720 <__fxstatat@plt+0x1c80>  // b.none
  403814:	cmp	w27, #0x0
  403818:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  40381c:	b.ne	4037c0 <__fxstatat@plt+0x1d20>  // b.any
  403820:	cmp	x0, #0x1
  403824:	b.ls	4037c0 <__fxstatat@plt+0x1d20>  // b.plast
  403828:	add	x1, x21, #0x1
  40382c:	ldr	x0, [sp, #136]
  403830:	add	x1, x0, x1
  403834:	add	x0, x0, x20
  403838:	add	x21, x0, x21
  40383c:	b	403788 <__fxstatat@plt+0x1ce8>
  403840:	ldr	w21, [sp, #176]
  403844:	ldr	w20, [sp, #208]
  403848:	mov	x2, x22
  40384c:	ldr	w22, [sp, #212]
  403850:	ldr	x27, [sp, #216]
  403854:	b	403888 <__fxstatat@plt+0x1de8>
  403858:	ldr	w21, [sp, #176]
  40385c:	ldr	w20, [sp, #208]
  403860:	mov	x2, x22
  403864:	ldr	w22, [sp, #212]
  403868:	ldr	x27, [sp, #216]
  40386c:	mov	w19, #0x0                   	// #0
  403870:	b	403888 <__fxstatat@plt+0x1de8>
  403874:	ldr	w21, [sp, #176]
  403878:	ldr	w20, [sp, #208]
  40387c:	mov	x2, x22
  403880:	ldr	w22, [sp, #212]
  403884:	ldr	x27, [sp, #216]
  403888:	cmp	x2, #0x1
  40388c:	b.ls	4036c8 <__fxstatat@plt+0x1c28>  // b.plast
  403890:	add	x5, x24, x2
  403894:	mov	w0, #0x0                   	// #0
  403898:	eor	w1, w19, #0x1
  40389c:	ldr	w2, [sp, #132]
  4038a0:	and	w1, w2, w1
  4038a4:	and	w1, w1, #0xff
  4038a8:	mov	w3, w1
  4038ac:	mov	w6, #0x5c                  	// #92
  4038b0:	mov	w7, #0x24                  	// #36
  4038b4:	ldr	w9, [sp, #112]
  4038b8:	ldr	w4, [sp, #124]
  4038bc:	ldr	x8, [sp, #136]
  4038c0:	b	40393c <__fxstatat@plt+0x1e9c>
  4038c4:	cbz	w22, 4038d8 <__fxstatat@plt+0x1e38>
  4038c8:	cmp	x26, x27
  4038cc:	b.ls	4038d4 <__fxstatat@plt+0x1e34>  // b.plast
  4038d0:	strb	w6, [x28, x27]
  4038d4:	add	x27, x27, #0x1
  4038d8:	add	x2, x24, #0x1
  4038dc:	cmp	x2, x5
  4038e0:	b.cs	4039f4 <__fxstatat@plt+0x1f54>  // b.hs, b.nlast
  4038e4:	eor	w22, w0, #0x1
  4038e8:	and	w22, w4, w22
  4038ec:	ands	w22, w22, #0xff
  4038f0:	b.eq	403a08 <__fxstatat@plt+0x1f68>  // b.none
  4038f4:	cmp	x26, x27
  4038f8:	b.ls	403904 <__fxstatat@plt+0x1e64>  // b.plast
  4038fc:	mov	w4, #0x27                  	// #39
  403900:	strb	w4, [x28, x27]
  403904:	add	x4, x27, #0x1
  403908:	cmp	x26, x4
  40390c:	b.ls	403918 <__fxstatat@plt+0x1e78>  // b.plast
  403910:	mov	w10, #0x27                  	// #39
  403914:	strb	w10, [x28, x4]
  403918:	add	x27, x27, #0x2
  40391c:	mov	w22, w3
  403920:	mov	x24, x2
  403924:	mov	w4, w3
  403928:	cmp	x26, x27
  40392c:	b.ls	403934 <__fxstatat@plt+0x1e94>  // b.plast
  403930:	strb	w20, [x28, x27]
  403934:	add	x27, x27, #0x1
  403938:	ldrb	w20, [x8, x24]
  40393c:	cbz	w1, 4038c4 <__fxstatat@plt+0x1e24>
  403940:	cbnz	w9, 403cd0 <__fxstatat@plt+0x2230>
  403944:	cmp	w23, #0x2
  403948:	cset	w0, eq  // eq = none
  40394c:	eor	w2, w4, #0x1
  403950:	ands	w0, w0, w2
  403954:	b.eq	403994 <__fxstatat@plt+0x1ef4>  // b.none
  403958:	cmp	x26, x27
  40395c:	b.ls	403968 <__fxstatat@plt+0x1ec8>  // b.plast
  403960:	mov	w2, #0x27                  	// #39
  403964:	strb	w2, [x28, x27]
  403968:	add	x2, x27, #0x1
  40396c:	cmp	x26, x2
  403970:	b.ls	403978 <__fxstatat@plt+0x1ed8>  // b.plast
  403974:	strb	w7, [x28, x2]
  403978:	add	x2, x27, #0x2
  40397c:	cmp	x26, x2
  403980:	b.ls	40398c <__fxstatat@plt+0x1eec>  // b.plast
  403984:	mov	w4, #0x27                  	// #39
  403988:	strb	w4, [x28, x2]
  40398c:	add	x27, x27, #0x3
  403990:	mov	w4, w0
  403994:	cmp	x26, x27
  403998:	b.ls	4039a0 <__fxstatat@plt+0x1f00>  // b.plast
  40399c:	strb	w6, [x28, x27]
  4039a0:	add	x0, x27, #0x1
  4039a4:	cmp	x26, x0
  4039a8:	b.ls	4039b8 <__fxstatat@plt+0x1f18>  // b.plast
  4039ac:	lsr	w2, w20, #6
  4039b0:	add	w2, w2, #0x30
  4039b4:	strb	w2, [x28, x0]
  4039b8:	add	x0, x27, #0x2
  4039bc:	cmp	x26, x0
  4039c0:	b.ls	4039d0 <__fxstatat@plt+0x1f30>  // b.plast
  4039c4:	ubfx	x2, x20, #3, #3
  4039c8:	add	w2, w2, #0x30
  4039cc:	strb	w2, [x28, x0]
  4039d0:	add	x27, x27, #0x3
  4039d4:	and	w20, w20, #0x7
  4039d8:	add	w20, w20, #0x30
  4039dc:	add	x2, x24, #0x1
  4039e0:	cmp	x5, x2
  4039e4:	b.ls	4039fc <__fxstatat@plt+0x1f5c>  // b.plast
  4039e8:	mov	w0, w3
  4039ec:	mov	x24, x2
  4039f0:	b	403928 <__fxstatat@plt+0x1e88>
  4039f4:	str	w4, [sp, #124]
  4039f8:	b	4034f4 <__fxstatat@plt+0x1a54>
  4039fc:	str	w4, [sp, #124]
  403a00:	mov	w0, w1
  403a04:	b	4034f4 <__fxstatat@plt+0x1a54>
  403a08:	mov	x24, x2
  403a0c:	b	403928 <__fxstatat@plt+0x1e88>
  403a10:	mov	w0, w22
  403a14:	cmp	w21, #0x0
  403a18:	ldr	w1, [sp, #112]
  403a1c:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  403a20:	b.eq	403a3c <__fxstatat@plt+0x1f9c>  // b.none
  403a24:	ldr	x2, [sp, #152]
  403a28:	cbz	x2, 403a3c <__fxstatat@plt+0x1f9c>
  403a2c:	ubfx	x1, x20, #5, #8
  403a30:	ldr	w1, [x2, x1, lsl #2]
  403a34:	lsr	w1, w1, w20
  403a38:	tbnz	w1, #0, 403a40 <__fxstatat@plt+0x1fa0>
  403a3c:	cbz	w22, 4034f4 <__fxstatat@plt+0x1a54>
  403a40:	ldr	w0, [sp, #112]
  403a44:	cbnz	w0, 403d20 <__fxstatat@plt+0x2280>
  403a48:	cmp	w23, #0x2
  403a4c:	cset	w0, eq  // eq = none
  403a50:	ldr	w1, [sp, #124]
  403a54:	eor	w1, w1, #0x1
  403a58:	ands	w0, w0, w1
  403a5c:	b.eq	403aa0 <__fxstatat@plt+0x2000>  // b.none
  403a60:	cmp	x26, x27
  403a64:	b.ls	403a70 <__fxstatat@plt+0x1fd0>  // b.plast
  403a68:	mov	w1, #0x27                  	// #39
  403a6c:	strb	w1, [x28, x27]
  403a70:	add	x1, x27, #0x1
  403a74:	cmp	x26, x1
  403a78:	b.ls	403a84 <__fxstatat@plt+0x1fe4>  // b.plast
  403a7c:	mov	w2, #0x24                  	// #36
  403a80:	strb	w2, [x28, x1]
  403a84:	add	x1, x27, #0x2
  403a88:	cmp	x26, x1
  403a8c:	b.ls	403a98 <__fxstatat@plt+0x1ff8>  // b.plast
  403a90:	mov	w2, #0x27                  	// #39
  403a94:	strb	w2, [x28, x1]
  403a98:	add	x27, x27, #0x3
  403a9c:	str	w0, [sp, #124]
  403aa0:	cmp	x26, x27
  403aa4:	b.ls	403ab0 <__fxstatat@plt+0x2010>  // b.plast
  403aa8:	mov	w0, #0x5c                  	// #92
  403aac:	strb	w0, [x28, x27]
  403ab0:	add	x27, x27, #0x1
  403ab4:	cmp	x27, x26
  403ab8:	b.cs	403ac0 <__fxstatat@plt+0x2020>  // b.hs, b.nlast
  403abc:	strb	w20, [x28, x27]
  403ac0:	add	x27, x27, #0x1
  403ac4:	cmp	w19, #0x0
  403ac8:	ldr	w0, [sp, #128]
  403acc:	csel	w0, w0, w19, ne  // ne = any
  403ad0:	str	w0, [sp, #128]
  403ad4:	add	x24, x24, #0x1
  403ad8:	cmp	x25, x24
  403adc:	cset	w19, ne  // ne = any
  403ae0:	cmn	x25, #0x1
  403ae4:	b.eq	403bb8 <__fxstatat@plt+0x2118>  // b.none
  403ae8:	cbz	w19, 403bcc <__fxstatat@plt+0x212c>
  403aec:	cmp	w23, #0x2
  403af0:	cset	w21, ne  // ne = any
  403af4:	ldr	w0, [sp, #132]
  403af8:	and	w21, w0, w21
  403afc:	ldr	x0, [sp, #144]
  403b00:	cmp	x0, #0x0
  403b04:	cset	w0, ne  // ne = any
  403b08:	str	w0, [sp, #176]
  403b0c:	csel	w22, w21, wzr, ne  // ne = any
  403b10:	cbnz	w22, 403164 <__fxstatat@plt+0x16c4>
  403b14:	ldr	x0, [sp, #136]
  403b18:	ldrb	w20, [x0, x24]
  403b1c:	cmp	w20, #0x7e
  403b20:	b.hi	4036a0 <__fxstatat@plt+0x1c00>  // b.pmore
  403b24:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403b28:	add	x0, x0, #0x760
  403b2c:	ldrh	w0, [x0, w20, uxtw #1]
  403b30:	adr	x1, 403b3c <__fxstatat@plt+0x209c>
  403b34:	add	x0, x1, w0, sxth #2
  403b38:	br	x0
  403b3c:	mov	w19, #0x0                   	// #0
  403b40:	mov	w0, #0x0                   	// #0
  403b44:	mov	w20, #0x3f                  	// #63
  403b48:	b	403a14 <__fxstatat@plt+0x1f74>
  403b4c:	mov	w19, #0x0                   	// #0
  403b50:	mov	w0, #0x0                   	// #0
  403b54:	mov	w20, #0x3f                  	// #63
  403b58:	b	403a14 <__fxstatat@plt+0x1f74>
  403b5c:	mov	w19, #0x0                   	// #0
  403b60:	mov	w0, #0x0                   	// #0
  403b64:	b	403a14 <__fxstatat@plt+0x1f74>
  403b68:	mov	w19, #0x0                   	// #0
  403b6c:	mov	w0, #0x0                   	// #0
  403b70:	b	403a14 <__fxstatat@plt+0x1f74>
  403b74:	mov	w19, w22
  403b78:	ldr	w0, [sp, #112]
  403b7c:	b	403a14 <__fxstatat@plt+0x1f74>
  403b80:	mov	w19, w22
  403b84:	mov	w22, #0x0                   	// #0
  403b88:	mov	w0, #0x0                   	// #0
  403b8c:	b	403a14 <__fxstatat@plt+0x1f74>
  403b90:	mov	w20, w0
  403b94:	mov	w19, #0x0                   	// #0
  403b98:	b	403a40 <__fxstatat@plt+0x1fa0>
  403b9c:	mov	w19, #0x0                   	// #0
  403ba0:	mov	w20, #0x61                  	// #97
  403ba4:	b	403a40 <__fxstatat@plt+0x1fa0>
  403ba8:	mov	w19, #0x0                   	// #0
  403bac:	mov	w0, #0x0                   	// #0
  403bb0:	mov	w20, #0x5c                  	// #92
  403bb4:	b	4034f4 <__fxstatat@plt+0x1a54>
  403bb8:	ldr	x0, [sp, #136]
  403bbc:	ldrb	w0, [x0, x24]
  403bc0:	cmp	w0, #0x0
  403bc4:	cset	w19, ne  // ne = any
  403bc8:	b	403ae8 <__fxstatat@plt+0x2048>
  403bcc:	cmp	w23, #0x2
  403bd0:	cset	w1, eq  // eq = none
  403bd4:	cmp	w1, #0x0
  403bd8:	ldr	w0, [sp, #112]
  403bdc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403be0:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  403be4:	b.eq	403ce4 <__fxstatat@plt+0x2244>  // b.none
  403be8:	eor	w0, w0, #0x1
  403bec:	and	w0, w0, #0xff
  403bf0:	cmp	w1, #0x0
  403bf4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403bf8:	cset	w1, ne  // ne = any
  403bfc:	ldr	w2, [sp, #180]
  403c00:	ands	w1, w2, w1
  403c04:	b.eq	403c78 <__fxstatat@plt+0x21d8>  // b.none
  403c08:	ldr	w0, [sp, #128]
  403c0c:	cbnz	w0, 403c40 <__fxstatat@plt+0x21a0>
  403c10:	cmp	x26, #0x0
  403c14:	cset	w0, eq  // eq = none
  403c18:	ldr	x2, [sp, #192]
  403c1c:	cmp	x2, #0x0
  403c20:	csel	w0, w0, wzr, ne  // ne = any
  403c24:	str	w0, [sp, #180]
  403c28:	mov	w23, #0x2                   	// #2
  403c2c:	cbz	w0, 403c74 <__fxstatat@plt+0x21d4>
  403c30:	ldr	w0, [sp, #128]
  403c34:	str	w0, [sp, #112]
  403c38:	ldr	x26, [sp, #192]
  403c3c:	b	402f08 <__fxstatat@plt+0x1468>
  403c40:	ldr	x0, [sp, #240]
  403c44:	str	x0, [sp]
  403c48:	ldr	x7, [sp, #200]
  403c4c:	ldr	x6, [sp, #152]
  403c50:	ldr	w5, [sp, #184]
  403c54:	mov	w4, #0x5                   	// #5
  403c58:	mov	x3, x25
  403c5c:	ldr	x2, [sp, #136]
  403c60:	ldr	x1, [sp, #192]
  403c64:	mov	x0, x28
  403c68:	bl	402e88 <__fxstatat@plt+0x13e8>
  403c6c:	mov	x27, x0
  403c70:	b	403d70 <__fxstatat@plt+0x22d0>
  403c74:	mov	w0, w1
  403c78:	ldr	x1, [sp, #160]
  403c7c:	cmp	x1, #0x0
  403c80:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403c84:	b.eq	403cc0 <__fxstatat@plt+0x2220>  // b.none
  403c88:	mov	x0, x1
  403c8c:	ldrb	w2, [x1]
  403c90:	cbz	w2, 403cc0 <__fxstatat@plt+0x2220>
  403c94:	mov	x1, x27
  403c98:	sub	x0, x0, x27
  403c9c:	b	403cac <__fxstatat@plt+0x220c>
  403ca0:	add	x1, x1, #0x1
  403ca4:	ldrb	w2, [x0, x1]
  403ca8:	cbz	w2, 403cbc <__fxstatat@plt+0x221c>
  403cac:	cmp	x26, x1
  403cb0:	b.ls	403ca0 <__fxstatat@plt+0x2200>  // b.plast
  403cb4:	strb	w2, [x28, x1]
  403cb8:	b	403ca0 <__fxstatat@plt+0x2200>
  403cbc:	mov	x27, x1
  403cc0:	cmp	x26, x27
  403cc4:	b.ls	403d70 <__fxstatat@plt+0x22d0>  // b.plast
  403cc8:	strb	wzr, [x28, x27]
  403ccc:	b	403d70 <__fxstatat@plt+0x22d0>
  403cd0:	mov	x24, x25
  403cd4:	mov	w25, w23
  403cd8:	ldr	w0, [sp, #112]
  403cdc:	str	w0, [sp, #132]
  403ce0:	b	403d28 <__fxstatat@plt+0x2288>
  403ce4:	mov	x24, x25
  403ce8:	mov	w25, #0x2                   	// #2
  403cec:	b	403d28 <__fxstatat@plt+0x2288>
  403cf0:	mov	x24, x25
  403cf4:	mov	w25, w23
  403cf8:	b	403d28 <__fxstatat@plt+0x2288>
  403cfc:	mov	x24, x25
  403d00:	mov	w25, w23
  403d04:	b	403d28 <__fxstatat@plt+0x2288>
  403d08:	mov	x24, x25
  403d0c:	mov	w25, w23
  403d10:	b	403d28 <__fxstatat@plt+0x2288>
  403d14:	mov	x24, x25
  403d18:	mov	w25, w23
  403d1c:	b	403d28 <__fxstatat@plt+0x2288>
  403d20:	mov	x24, x25
  403d24:	mov	w25, w23
  403d28:	ldr	w0, [sp, #132]
  403d2c:	cmp	w0, #0x0
  403d30:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403d34:	mov	w0, #0x4                   	// #4
  403d38:	csel	w25, w25, w0, ne  // ne = any
  403d3c:	ldr	x0, [sp, #240]
  403d40:	str	x0, [sp]
  403d44:	ldr	x7, [sp, #200]
  403d48:	mov	x6, #0x0                   	// #0
  403d4c:	ldr	w0, [sp, #184]
  403d50:	and	w5, w0, #0xfffffffd
  403d54:	mov	w4, w25
  403d58:	mov	x3, x24
  403d5c:	ldr	x2, [sp, #136]
  403d60:	mov	x1, x26
  403d64:	mov	x0, x28
  403d68:	bl	402e88 <__fxstatat@plt+0x13e8>
  403d6c:	mov	x27, x0
  403d70:	mov	x0, x27
  403d74:	ldp	x19, x20, [sp, #32]
  403d78:	ldp	x21, x22, [sp, #48]
  403d7c:	ldp	x23, x24, [sp, #64]
  403d80:	ldp	x25, x26, [sp, #80]
  403d84:	ldp	x27, x28, [sp, #96]
  403d88:	ldp	x29, x30, [sp, #16]
  403d8c:	add	sp, sp, #0xf0
  403d90:	ret
  403d94:	mov	x24, x25
  403d98:	mov	w25, w23
  403d9c:	b	403d3c <__fxstatat@plt+0x229c>
  403da0:	add	x27, x27, #0x4
  403da4:	str	w0, [sp, #124]
  403da8:	mov	w19, #0x0                   	// #0
  403dac:	mov	w20, #0x30                  	// #48
  403db0:	b	403a14 <__fxstatat@plt+0x1f74>
  403db4:	ldr	x0, [sp, #136]
  403db8:	ldrb	w20, [x0, x24]
  403dbc:	cmp	w20, #0x7e
  403dc0:	b.hi	40369c <__fxstatat@plt+0x1bfc>  // b.pmore
  403dc4:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403dc8:	add	x0, x0, #0x860
  403dcc:	ldrh	w0, [x0, w20, uxtw #1]
  403dd0:	adr	x1, 403ddc <__fxstatat@plt+0x233c>
  403dd4:	add	x0, x1, w0, sxth #2
  403dd8:	br	x0
  403ddc:	sub	sp, sp, #0x80
  403de0:	stp	x29, x30, [sp, #16]
  403de4:	add	x29, sp, #0x10
  403de8:	stp	x19, x20, [sp, #32]
  403dec:	stp	x21, x22, [sp, #48]
  403df0:	stp	x23, x24, [sp, #64]
  403df4:	stp	x25, x26, [sp, #80]
  403df8:	stp	x27, x28, [sp, #96]
  403dfc:	mov	w19, w0
  403e00:	str	x1, [sp, #112]
  403e04:	str	x2, [sp, #120]
  403e08:	mov	x20, x3
  403e0c:	bl	401a70 <__errno_location@plt>
  403e10:	mov	x23, x0
  403e14:	ldr	w28, [x0]
  403e18:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  403e1c:	ldr	x21, [x0, #560]
  403e20:	tbnz	w19, #31, 403f64 <__fxstatat@plt+0x24c4>
  403e24:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  403e28:	ldr	w0, [x0, #568]
  403e2c:	cmp	w0, w19
  403e30:	b.gt	403e94 <__fxstatat@plt+0x23f4>
  403e34:	mov	w0, #0x7fffffff            	// #2147483647
  403e38:	cmp	w19, w0
  403e3c:	b.eq	403f68 <__fxstatat@plt+0x24c8>  // b.none
  403e40:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  403e44:	add	x0, x0, #0x230
  403e48:	add	x0, x0, #0x10
  403e4c:	cmp	x21, x0
  403e50:	b.eq	403f6c <__fxstatat@plt+0x24cc>  // b.none
  403e54:	add	w24, w19, #0x1
  403e58:	sbfiz	x1, x24, #4, #32
  403e5c:	mov	x0, x21
  403e60:	bl	404d38 <__fxstatat@plt+0x3298>
  403e64:	mov	x21, x0
  403e68:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  403e6c:	str	x21, [x0, #560]
  403e70:	adrp	x22, 41d000 <__fxstatat@plt+0x1b560>
  403e74:	add	x22, x22, #0x230
  403e78:	ldr	w0, [x22, #8]
  403e7c:	sub	w2, w24, w0
  403e80:	sbfiz	x2, x2, #4, #32
  403e84:	mov	w1, #0x0                   	// #0
  403e88:	add	x0, x21, w0, sxtw #4
  403e8c:	bl	401810 <memset@plt>
  403e90:	str	w24, [x22, #8]
  403e94:	sbfiz	x19, x19, #4, #32
  403e98:	add	x27, x21, x19
  403e9c:	ldr	x25, [x21, x19]
  403ea0:	ldr	x22, [x27, #8]
  403ea4:	ldr	w24, [x20, #4]
  403ea8:	orr	w24, w24, #0x1
  403eac:	add	x26, x20, #0x8
  403eb0:	ldr	x0, [x20, #48]
  403eb4:	str	x0, [sp]
  403eb8:	ldr	x7, [x20, #40]
  403ebc:	mov	x6, x26
  403ec0:	mov	w5, w24
  403ec4:	ldr	w4, [x20]
  403ec8:	ldr	x3, [sp, #120]
  403ecc:	ldr	x2, [sp, #112]
  403ed0:	mov	x1, x25
  403ed4:	mov	x0, x22
  403ed8:	bl	402e88 <__fxstatat@plt+0x13e8>
  403edc:	cmp	x25, x0
  403ee0:	b.hi	403f3c <__fxstatat@plt+0x249c>  // b.pmore
  403ee4:	add	x25, x0, #0x1
  403ee8:	str	x25, [x21, x19]
  403eec:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  403ef0:	add	x0, x0, #0x300
  403ef4:	cmp	x22, x0
  403ef8:	b.eq	403f04 <__fxstatat@plt+0x2464>  // b.none
  403efc:	mov	x0, x22
  403f00:	bl	401950 <free@plt>
  403f04:	mov	x0, x25
  403f08:	bl	404cbc <__fxstatat@plt+0x321c>
  403f0c:	mov	x22, x0
  403f10:	str	x0, [x27, #8]
  403f14:	ldr	x1, [x20, #48]
  403f18:	str	x1, [sp]
  403f1c:	ldr	x7, [x20, #40]
  403f20:	mov	x6, x26
  403f24:	mov	w5, w24
  403f28:	ldr	w4, [x20]
  403f2c:	ldr	x3, [sp, #120]
  403f30:	ldr	x2, [sp, #112]
  403f34:	mov	x1, x25
  403f38:	bl	402e88 <__fxstatat@plt+0x13e8>
  403f3c:	str	w28, [x23]
  403f40:	mov	x0, x22
  403f44:	ldp	x19, x20, [sp, #32]
  403f48:	ldp	x21, x22, [sp, #48]
  403f4c:	ldp	x23, x24, [sp, #64]
  403f50:	ldp	x25, x26, [sp, #80]
  403f54:	ldp	x27, x28, [sp, #96]
  403f58:	ldp	x29, x30, [sp, #16]
  403f5c:	add	sp, sp, #0x80
  403f60:	ret
  403f64:	bl	4018a0 <abort@plt>
  403f68:	bl	404f48 <__fxstatat@plt+0x34a8>
  403f6c:	add	w24, w19, #0x1
  403f70:	sbfiz	x1, x24, #4, #32
  403f74:	mov	x0, #0x0                   	// #0
  403f78:	bl	404d38 <__fxstatat@plt+0x3298>
  403f7c:	mov	x21, x0
  403f80:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  403f84:	add	x1, x0, #0x230
  403f88:	str	x21, [x0, #560]
  403f8c:	ldp	x0, x1, [x1, #16]
  403f90:	stp	x0, x1, [x21]
  403f94:	b	403e70 <__fxstatat@plt+0x23d0>
  403f98:	stp	x29, x30, [sp, #-48]!
  403f9c:	mov	x29, sp
  403fa0:	stp	x19, x20, [sp, #16]
  403fa4:	str	x21, [sp, #32]
  403fa8:	mov	x20, x0
  403fac:	bl	401a70 <__errno_location@plt>
  403fb0:	mov	x19, x0
  403fb4:	ldr	w21, [x0]
  403fb8:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  403fbc:	add	x2, x2, #0x300
  403fc0:	add	x2, x2, #0x100
  403fc4:	cmp	x20, #0x0
  403fc8:	mov	x1, #0x38                  	// #56
  403fcc:	csel	x0, x2, x20, eq  // eq = none
  403fd0:	bl	404ee8 <__fxstatat@plt+0x3448>
  403fd4:	str	w21, [x19]
  403fd8:	ldp	x19, x20, [sp, #16]
  403fdc:	ldr	x21, [sp, #32]
  403fe0:	ldp	x29, x30, [sp], #48
  403fe4:	ret
  403fe8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  403fec:	add	x1, x1, #0x300
  403ff0:	add	x1, x1, #0x100
  403ff4:	cmp	x0, #0x0
  403ff8:	csel	x0, x1, x0, eq  // eq = none
  403ffc:	ldr	w0, [x0]
  404000:	ret
  404004:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  404008:	add	x2, x2, #0x300
  40400c:	add	x2, x2, #0x100
  404010:	cmp	x0, #0x0
  404014:	csel	x0, x2, x0, eq  // eq = none
  404018:	str	w1, [x0]
  40401c:	ret
  404020:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404024:	add	x3, x3, #0x300
  404028:	add	x3, x3, #0x100
  40402c:	cmp	x0, #0x0
  404030:	csel	x0, x3, x0, eq  // eq = none
  404034:	add	x0, x0, #0x8
  404038:	ubfx	x4, x1, #5, #3
  40403c:	and	w1, w1, #0x1f
  404040:	ldr	w5, [x0, x4, lsl #2]
  404044:	lsr	w3, w5, w1
  404048:	eor	w2, w3, w2
  40404c:	and	w2, w2, #0x1
  404050:	lsl	w2, w2, w1
  404054:	eor	w2, w2, w5
  404058:	str	w2, [x0, x4, lsl #2]
  40405c:	and	w0, w3, #0x1
  404060:	ret
  404064:	mov	x2, x0
  404068:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  40406c:	add	x0, x0, #0x300
  404070:	add	x0, x0, #0x100
  404074:	cmp	x2, #0x0
  404078:	csel	x2, x0, x2, eq  // eq = none
  40407c:	ldr	w0, [x2, #4]
  404080:	str	w1, [x2, #4]
  404084:	ret
  404088:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  40408c:	add	x3, x3, #0x300
  404090:	add	x3, x3, #0x100
  404094:	cmp	x0, #0x0
  404098:	csel	x0, x3, x0, eq  // eq = none
  40409c:	mov	w3, #0xa                   	// #10
  4040a0:	str	w3, [x0]
  4040a4:	cmp	x1, #0x0
  4040a8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4040ac:	b.eq	4040bc <__fxstatat@plt+0x261c>  // b.none
  4040b0:	str	x1, [x0, #40]
  4040b4:	str	x2, [x0, #48]
  4040b8:	ret
  4040bc:	stp	x29, x30, [sp, #-16]!
  4040c0:	mov	x29, sp
  4040c4:	bl	4018a0 <abort@plt>
  4040c8:	sub	sp, sp, #0x60
  4040cc:	stp	x29, x30, [sp, #16]
  4040d0:	add	x29, sp, #0x10
  4040d4:	stp	x19, x20, [sp, #32]
  4040d8:	stp	x21, x22, [sp, #48]
  4040dc:	stp	x23, x24, [sp, #64]
  4040e0:	str	x25, [sp, #80]
  4040e4:	mov	x21, x0
  4040e8:	mov	x22, x1
  4040ec:	mov	x23, x2
  4040f0:	mov	x24, x3
  4040f4:	mov	x19, x4
  4040f8:	adrp	x4, 41d000 <__fxstatat@plt+0x1b560>
  4040fc:	add	x4, x4, #0x300
  404100:	add	x4, x4, #0x100
  404104:	cmp	x19, #0x0
  404108:	csel	x19, x4, x19, eq  // eq = none
  40410c:	bl	401a70 <__errno_location@plt>
  404110:	mov	x20, x0
  404114:	ldr	w25, [x0]
  404118:	ldr	x7, [x19, #40]
  40411c:	ldr	w5, [x19, #4]
  404120:	ldr	w4, [x19]
  404124:	ldr	x0, [x19, #48]
  404128:	str	x0, [sp]
  40412c:	add	x6, x19, #0x8
  404130:	mov	x3, x24
  404134:	mov	x2, x23
  404138:	mov	x1, x22
  40413c:	mov	x0, x21
  404140:	bl	402e88 <__fxstatat@plt+0x13e8>
  404144:	str	w25, [x20]
  404148:	ldp	x19, x20, [sp, #32]
  40414c:	ldp	x21, x22, [sp, #48]
  404150:	ldp	x23, x24, [sp, #64]
  404154:	ldr	x25, [sp, #80]
  404158:	ldp	x29, x30, [sp, #16]
  40415c:	add	sp, sp, #0x60
  404160:	ret
  404164:	sub	sp, sp, #0x80
  404168:	stp	x29, x30, [sp, #16]
  40416c:	add	x29, sp, #0x10
  404170:	stp	x19, x20, [sp, #32]
  404174:	stp	x21, x22, [sp, #48]
  404178:	stp	x23, x24, [sp, #64]
  40417c:	stp	x25, x26, [sp, #80]
  404180:	stp	x27, x28, [sp, #96]
  404184:	mov	x22, x0
  404188:	mov	x23, x1
  40418c:	mov	x20, x2
  404190:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  404194:	add	x0, x0, #0x300
  404198:	add	x0, x0, #0x100
  40419c:	cmp	x3, #0x0
  4041a0:	csel	x19, x0, x3, eq  // eq = none
  4041a4:	bl	401a70 <__errno_location@plt>
  4041a8:	mov	x21, x0
  4041ac:	ldr	w28, [x0]
  4041b0:	cmp	x20, #0x0
  4041b4:	cset	w24, eq  // eq = none
  4041b8:	ldr	w0, [x19, #4]
  4041bc:	orr	w24, w24, w0
  4041c0:	add	x27, x19, #0x8
  4041c4:	ldr	x7, [x19, #40]
  4041c8:	ldr	w4, [x19]
  4041cc:	ldr	x0, [x19, #48]
  4041d0:	str	x0, [sp]
  4041d4:	mov	x6, x27
  4041d8:	mov	w5, w24
  4041dc:	mov	x3, x23
  4041e0:	mov	x2, x22
  4041e4:	mov	x1, #0x0                   	// #0
  4041e8:	mov	x0, #0x0                   	// #0
  4041ec:	bl	402e88 <__fxstatat@plt+0x13e8>
  4041f0:	mov	x25, x0
  4041f4:	add	x26, x0, #0x1
  4041f8:	mov	x0, x26
  4041fc:	bl	404cbc <__fxstatat@plt+0x321c>
  404200:	str	x0, [sp, #120]
  404204:	ldr	x7, [x19, #40]
  404208:	ldr	w4, [x19]
  40420c:	ldr	x1, [x19, #48]
  404210:	str	x1, [sp]
  404214:	mov	x6, x27
  404218:	mov	w5, w24
  40421c:	mov	x3, x23
  404220:	mov	x2, x22
  404224:	mov	x1, x26
  404228:	bl	402e88 <__fxstatat@plt+0x13e8>
  40422c:	str	w28, [x21]
  404230:	cbz	x20, 404238 <__fxstatat@plt+0x2798>
  404234:	str	x25, [x20]
  404238:	ldr	x0, [sp, #120]
  40423c:	ldp	x19, x20, [sp, #32]
  404240:	ldp	x21, x22, [sp, #48]
  404244:	ldp	x23, x24, [sp, #64]
  404248:	ldp	x25, x26, [sp, #80]
  40424c:	ldp	x27, x28, [sp, #96]
  404250:	ldp	x29, x30, [sp, #16]
  404254:	add	sp, sp, #0x80
  404258:	ret
  40425c:	stp	x29, x30, [sp, #-16]!
  404260:	mov	x29, sp
  404264:	mov	x3, x2
  404268:	mov	x2, #0x0                   	// #0
  40426c:	bl	404164 <__fxstatat@plt+0x26c4>
  404270:	ldp	x29, x30, [sp], #16
  404274:	ret
  404278:	stp	x29, x30, [sp, #-48]!
  40427c:	mov	x29, sp
  404280:	stp	x19, x20, [sp, #16]
  404284:	str	x21, [sp, #32]
  404288:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  40428c:	add	x1, x0, #0x230
  404290:	ldr	x21, [x0, #560]
  404294:	ldr	w20, [x1, #8]
  404298:	cmp	w20, #0x1
  40429c:	b.le	4042c0 <__fxstatat@plt+0x2820>
  4042a0:	add	x19, x21, #0x18
  4042a4:	sub	w20, w20, #0x2
  4042a8:	add	x0, x21, #0x28
  4042ac:	add	x20, x0, x20, lsl #4
  4042b0:	ldr	x0, [x19], #16
  4042b4:	bl	401950 <free@plt>
  4042b8:	cmp	x19, x20
  4042bc:	b.ne	4042b0 <__fxstatat@plt+0x2810>  // b.any
  4042c0:	ldr	x0, [x21, #8]
  4042c4:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  4042c8:	add	x1, x1, #0x300
  4042cc:	cmp	x0, x1
  4042d0:	b.eq	4042f4 <__fxstatat@plt+0x2854>  // b.none
  4042d4:	bl	401950 <free@plt>
  4042d8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4042dc:	add	x0, x0, #0x230
  4042e0:	mov	x1, #0x100                 	// #256
  4042e4:	str	x1, [x0, #16]
  4042e8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  4042ec:	add	x1, x1, #0x300
  4042f0:	str	x1, [x0, #24]
  4042f4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4042f8:	add	x0, x0, #0x230
  4042fc:	add	x0, x0, #0x10
  404300:	cmp	x21, x0
  404304:	b.eq	404320 <__fxstatat@plt+0x2880>  // b.none
  404308:	mov	x0, x21
  40430c:	bl	401950 <free@plt>
  404310:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  404314:	add	x0, x1, #0x230
  404318:	add	x0, x0, #0x10
  40431c:	str	x0, [x1, #560]
  404320:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  404324:	mov	w1, #0x1                   	// #1
  404328:	str	w1, [x0, #568]
  40432c:	ldp	x19, x20, [sp, #16]
  404330:	ldr	x21, [sp, #32]
  404334:	ldp	x29, x30, [sp], #48
  404338:	ret
  40433c:	stp	x29, x30, [sp, #-16]!
  404340:	mov	x29, sp
  404344:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404348:	add	x3, x3, #0x300
  40434c:	add	x3, x3, #0x100
  404350:	mov	x2, #0xffffffffffffffff    	// #-1
  404354:	bl	403ddc <__fxstatat@plt+0x233c>
  404358:	ldp	x29, x30, [sp], #16
  40435c:	ret
  404360:	stp	x29, x30, [sp, #-16]!
  404364:	mov	x29, sp
  404368:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  40436c:	add	x3, x3, #0x300
  404370:	add	x3, x3, #0x100
  404374:	bl	403ddc <__fxstatat@plt+0x233c>
  404378:	ldp	x29, x30, [sp], #16
  40437c:	ret
  404380:	stp	x29, x30, [sp, #-16]!
  404384:	mov	x29, sp
  404388:	mov	x1, x0
  40438c:	mov	w0, #0x0                   	// #0
  404390:	bl	40433c <__fxstatat@plt+0x289c>
  404394:	ldp	x29, x30, [sp], #16
  404398:	ret
  40439c:	stp	x29, x30, [sp, #-16]!
  4043a0:	mov	x29, sp
  4043a4:	mov	x2, x1
  4043a8:	mov	x1, x0
  4043ac:	mov	w0, #0x0                   	// #0
  4043b0:	bl	404360 <__fxstatat@plt+0x28c0>
  4043b4:	ldp	x29, x30, [sp], #16
  4043b8:	ret
  4043bc:	stp	x29, x30, [sp, #-96]!
  4043c0:	mov	x29, sp
  4043c4:	stp	x19, x20, [sp, #16]
  4043c8:	mov	w19, w0
  4043cc:	mov	w0, w1
  4043d0:	mov	x20, x2
  4043d4:	add	x8, sp, #0x28
  4043d8:	bl	402d08 <__fxstatat@plt+0x1268>
  4043dc:	add	x3, sp, #0x28
  4043e0:	mov	x2, #0xffffffffffffffff    	// #-1
  4043e4:	mov	x1, x20
  4043e8:	mov	w0, w19
  4043ec:	bl	403ddc <__fxstatat@plt+0x233c>
  4043f0:	ldp	x19, x20, [sp, #16]
  4043f4:	ldp	x29, x30, [sp], #96
  4043f8:	ret
  4043fc:	stp	x29, x30, [sp, #-112]!
  404400:	mov	x29, sp
  404404:	stp	x19, x20, [sp, #16]
  404408:	str	x21, [sp, #32]
  40440c:	mov	w19, w0
  404410:	mov	w0, w1
  404414:	mov	x20, x2
  404418:	mov	x21, x3
  40441c:	add	x8, sp, #0x38
  404420:	bl	402d08 <__fxstatat@plt+0x1268>
  404424:	add	x3, sp, #0x38
  404428:	mov	x2, x21
  40442c:	mov	x1, x20
  404430:	mov	w0, w19
  404434:	bl	403ddc <__fxstatat@plt+0x233c>
  404438:	ldp	x19, x20, [sp, #16]
  40443c:	ldr	x21, [sp, #32]
  404440:	ldp	x29, x30, [sp], #112
  404444:	ret
  404448:	stp	x29, x30, [sp, #-16]!
  40444c:	mov	x29, sp
  404450:	mov	x2, x1
  404454:	mov	w1, w0
  404458:	mov	w0, #0x0                   	// #0
  40445c:	bl	4043bc <__fxstatat@plt+0x291c>
  404460:	ldp	x29, x30, [sp], #16
  404464:	ret
  404468:	stp	x29, x30, [sp, #-16]!
  40446c:	mov	x29, sp
  404470:	mov	x3, x2
  404474:	mov	x2, x1
  404478:	mov	w1, w0
  40447c:	mov	w0, #0x0                   	// #0
  404480:	bl	4043fc <__fxstatat@plt+0x295c>
  404484:	ldp	x29, x30, [sp], #16
  404488:	ret
  40448c:	stp	x29, x30, [sp, #-96]!
  404490:	mov	x29, sp
  404494:	stp	x19, x20, [sp, #16]
  404498:	mov	x19, x0
  40449c:	mov	x20, x1
  4044a0:	and	w1, w2, #0xff
  4044a4:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  4044a8:	add	x2, x2, #0x300
  4044ac:	add	x0, x2, #0x100
  4044b0:	ldp	x2, x3, [x2, #256]
  4044b4:	stp	x2, x3, [sp, #40]
  4044b8:	ldp	x2, x3, [x0, #16]
  4044bc:	stp	x2, x3, [sp, #56]
  4044c0:	ldp	x2, x3, [x0, #32]
  4044c4:	stp	x2, x3, [sp, #72]
  4044c8:	ldr	x0, [x0, #48]
  4044cc:	str	x0, [sp, #88]
  4044d0:	mov	w2, #0x1                   	// #1
  4044d4:	add	x0, sp, #0x28
  4044d8:	bl	404020 <__fxstatat@plt+0x2580>
  4044dc:	add	x3, sp, #0x28
  4044e0:	mov	x2, x20
  4044e4:	mov	x1, x19
  4044e8:	mov	w0, #0x0                   	// #0
  4044ec:	bl	403ddc <__fxstatat@plt+0x233c>
  4044f0:	ldp	x19, x20, [sp, #16]
  4044f4:	ldp	x29, x30, [sp], #96
  4044f8:	ret
  4044fc:	stp	x29, x30, [sp, #-16]!
  404500:	mov	x29, sp
  404504:	mov	w2, w1
  404508:	mov	x1, #0xffffffffffffffff    	// #-1
  40450c:	bl	40448c <__fxstatat@plt+0x29ec>
  404510:	ldp	x29, x30, [sp], #16
  404514:	ret
  404518:	stp	x29, x30, [sp, #-16]!
  40451c:	mov	x29, sp
  404520:	mov	w1, #0x3a                  	// #58
  404524:	bl	4044fc <__fxstatat@plt+0x2a5c>
  404528:	ldp	x29, x30, [sp], #16
  40452c:	ret
  404530:	stp	x29, x30, [sp, #-16]!
  404534:	mov	x29, sp
  404538:	mov	w2, #0x3a                  	// #58
  40453c:	bl	40448c <__fxstatat@plt+0x29ec>
  404540:	ldp	x29, x30, [sp], #16
  404544:	ret
  404548:	stp	x29, x30, [sp, #-160]!
  40454c:	mov	x29, sp
  404550:	stp	x19, x20, [sp, #16]
  404554:	mov	w19, w0
  404558:	mov	w0, w1
  40455c:	mov	x20, x2
  404560:	add	x8, sp, #0x20
  404564:	bl	402d08 <__fxstatat@plt+0x1268>
  404568:	ldp	x0, x1, [sp, #32]
  40456c:	stp	x0, x1, [sp, #104]
  404570:	ldp	x0, x1, [sp, #48]
  404574:	stp	x0, x1, [sp, #120]
  404578:	ldp	x0, x1, [sp, #64]
  40457c:	stp	x0, x1, [sp, #136]
  404580:	ldr	x0, [sp, #80]
  404584:	str	x0, [sp, #152]
  404588:	mov	w2, #0x1                   	// #1
  40458c:	mov	w1, #0x3a                  	// #58
  404590:	add	x0, sp, #0x68
  404594:	bl	404020 <__fxstatat@plt+0x2580>
  404598:	add	x3, sp, #0x68
  40459c:	mov	x2, #0xffffffffffffffff    	// #-1
  4045a0:	mov	x1, x20
  4045a4:	mov	w0, w19
  4045a8:	bl	403ddc <__fxstatat@plt+0x233c>
  4045ac:	ldp	x19, x20, [sp, #16]
  4045b0:	ldp	x29, x30, [sp], #160
  4045b4:	ret
  4045b8:	stp	x29, x30, [sp, #-112]!
  4045bc:	mov	x29, sp
  4045c0:	stp	x19, x20, [sp, #16]
  4045c4:	str	x21, [sp, #32]
  4045c8:	mov	w19, w0
  4045cc:	mov	x20, x3
  4045d0:	mov	x21, x4
  4045d4:	adrp	x5, 41d000 <__fxstatat@plt+0x1b560>
  4045d8:	add	x5, x5, #0x300
  4045dc:	add	x0, x5, #0x100
  4045e0:	ldp	x4, x5, [x5, #256]
  4045e4:	stp	x4, x5, [sp, #56]
  4045e8:	ldp	x4, x5, [x0, #16]
  4045ec:	stp	x4, x5, [sp, #72]
  4045f0:	ldp	x4, x5, [x0, #32]
  4045f4:	stp	x4, x5, [sp, #88]
  4045f8:	ldr	x0, [x0, #48]
  4045fc:	str	x0, [sp, #104]
  404600:	add	x0, sp, #0x38
  404604:	bl	404088 <__fxstatat@plt+0x25e8>
  404608:	add	x3, sp, #0x38
  40460c:	mov	x2, x21
  404610:	mov	x1, x20
  404614:	mov	w0, w19
  404618:	bl	403ddc <__fxstatat@plt+0x233c>
  40461c:	ldp	x19, x20, [sp, #16]
  404620:	ldr	x21, [sp, #32]
  404624:	ldp	x29, x30, [sp], #112
  404628:	ret
  40462c:	stp	x29, x30, [sp, #-16]!
  404630:	mov	x29, sp
  404634:	mov	x4, #0xffffffffffffffff    	// #-1
  404638:	bl	4045b8 <__fxstatat@plt+0x2b18>
  40463c:	ldp	x29, x30, [sp], #16
  404640:	ret
  404644:	stp	x29, x30, [sp, #-16]!
  404648:	mov	x29, sp
  40464c:	mov	x3, x2
  404650:	mov	x2, x1
  404654:	mov	x1, x0
  404658:	mov	w0, #0x0                   	// #0
  40465c:	bl	40462c <__fxstatat@plt+0x2b8c>
  404660:	ldp	x29, x30, [sp], #16
  404664:	ret
  404668:	stp	x29, x30, [sp, #-16]!
  40466c:	mov	x29, sp
  404670:	mov	x4, x3
  404674:	mov	x3, x2
  404678:	mov	x2, x1
  40467c:	mov	x1, x0
  404680:	mov	w0, #0x0                   	// #0
  404684:	bl	4045b8 <__fxstatat@plt+0x2b18>
  404688:	ldp	x29, x30, [sp], #16
  40468c:	ret
  404690:	stp	x29, x30, [sp, #-16]!
  404694:	mov	x29, sp
  404698:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  40469c:	add	x3, x3, #0x230
  4046a0:	add	x3, x3, #0x20
  4046a4:	bl	403ddc <__fxstatat@plt+0x233c>
  4046a8:	ldp	x29, x30, [sp], #16
  4046ac:	ret
  4046b0:	stp	x29, x30, [sp, #-16]!
  4046b4:	mov	x29, sp
  4046b8:	mov	x2, x1
  4046bc:	mov	x1, x0
  4046c0:	mov	w0, #0x0                   	// #0
  4046c4:	bl	404690 <__fxstatat@plt+0x2bf0>
  4046c8:	ldp	x29, x30, [sp], #16
  4046cc:	ret
  4046d0:	stp	x29, x30, [sp, #-16]!
  4046d4:	mov	x29, sp
  4046d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4046dc:	bl	404690 <__fxstatat@plt+0x2bf0>
  4046e0:	ldp	x29, x30, [sp], #16
  4046e4:	ret
  4046e8:	stp	x29, x30, [sp, #-16]!
  4046ec:	mov	x29, sp
  4046f0:	mov	x1, x0
  4046f4:	mov	w0, #0x0                   	// #0
  4046f8:	bl	4046d0 <__fxstatat@plt+0x2c30>
  4046fc:	ldp	x29, x30, [sp], #16
  404700:	ret
  404704:	stp	x29, x30, [sp, #-160]!
  404708:	mov	x29, sp
  40470c:	str	x19, [sp, #16]
  404710:	mov	x19, x0
  404714:	add	x2, sp, #0x20
  404718:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40471c:	add	x1, x1, #0xf88
  404720:	mov	w0, #0x0                   	// #0
  404724:	bl	4019e0 <__lxstat@plt>
  404728:	cbnz	w0, 40474c <__fxstatat@plt+0x2cac>
  40472c:	ldr	x0, [sp, #40]
  404730:	str	x0, [x19]
  404734:	ldr	x0, [sp, #32]
  404738:	str	x0, [x19, #8]
  40473c:	mov	x0, x19
  404740:	ldr	x19, [sp, #16]
  404744:	ldp	x29, x30, [sp], #160
  404748:	ret
  40474c:	mov	x0, #0x0                   	// #0
  404750:	b	404740 <__fxstatat@plt+0x2ca0>
  404754:	sub	sp, sp, #0x50
  404758:	stp	x29, x30, [sp, #32]
  40475c:	add	x29, sp, #0x20
  404760:	stp	x19, x20, [sp, #48]
  404764:	str	x21, [sp, #64]
  404768:	mov	x21, x0
  40476c:	mov	x20, x4
  404770:	mov	x19, x5
  404774:	cbz	x1, 404838 <__fxstatat@plt+0x2d98>
  404778:	mov	x5, x3
  40477c:	mov	x4, x2
  404780:	mov	x3, x1
  404784:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404788:	add	x2, x2, #0x9e0
  40478c:	mov	w1, #0x1                   	// #1
  404790:	bl	401900 <__fprintf_chk@plt>
  404794:	mov	w2, #0x5                   	// #5
  404798:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40479c:	add	x1, x1, #0x9f8
  4047a0:	mov	x0, #0x0                   	// #0
  4047a4:	bl	401a10 <dcgettext@plt>
  4047a8:	mov	w4, #0x7e3                 	// #2019
  4047ac:	mov	x3, x0
  4047b0:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4047b4:	add	x2, x2, #0xcf0
  4047b8:	mov	w1, #0x1                   	// #1
  4047bc:	mov	x0, x21
  4047c0:	bl	401900 <__fprintf_chk@plt>
  4047c4:	mov	w2, #0x5                   	// #5
  4047c8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4047cc:	add	x1, x1, #0xa00
  4047d0:	mov	x0, #0x0                   	// #0
  4047d4:	bl	401a10 <dcgettext@plt>
  4047d8:	mov	x1, x21
  4047dc:	bl	401a20 <fputs_unlocked@plt>
  4047e0:	cmp	x19, #0x5
  4047e4:	b.eq	4049cc <__fxstatat@plt+0x2f2c>  // b.none
  4047e8:	b.hi	40489c <__fxstatat@plt+0x2dfc>  // b.pmore
  4047ec:	cmp	x19, #0x2
  4047f0:	b.eq	404968 <__fxstatat@plt+0x2ec8>  // b.none
  4047f4:	b.ls	404854 <__fxstatat@plt+0x2db4>  // b.plast
  4047f8:	cmp	x19, #0x3
  4047fc:	b.eq	404998 <__fxstatat@plt+0x2ef8>  // b.none
  404800:	mov	w2, #0x5                   	// #5
  404804:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404808:	add	x1, x1, #0xb18
  40480c:	mov	x0, #0x0                   	// #0
  404810:	bl	401a10 <dcgettext@plt>
  404814:	ldr	x6, [x20, #24]
  404818:	ldr	x5, [x20, #16]
  40481c:	ldr	x4, [x20, #8]
  404820:	ldr	x3, [x20]
  404824:	mov	x2, x0
  404828:	mov	w1, #0x1                   	// #1
  40482c:	mov	x0, x21
  404830:	bl	401900 <__fprintf_chk@plt>
  404834:	b	404888 <__fxstatat@plt+0x2de8>
  404838:	mov	x4, x3
  40483c:	mov	x3, x2
  404840:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404844:	add	x2, x2, #0x9f0
  404848:	mov	w1, #0x1                   	// #1
  40484c:	bl	401900 <__fprintf_chk@plt>
  404850:	b	404794 <__fxstatat@plt+0x2cf4>
  404854:	cbz	x19, 404888 <__fxstatat@plt+0x2de8>
  404858:	cmp	x19, #0x1
  40485c:	b.ne	404aa0 <__fxstatat@plt+0x3000>  // b.any
  404860:	mov	w2, #0x5                   	// #5
  404864:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404868:	add	x1, x1, #0xad0
  40486c:	mov	x0, #0x0                   	// #0
  404870:	bl	401a10 <dcgettext@plt>
  404874:	ldr	x3, [x20]
  404878:	mov	x2, x0
  40487c:	mov	w1, #0x1                   	// #1
  404880:	mov	x0, x21
  404884:	bl	401900 <__fprintf_chk@plt>
  404888:	ldp	x19, x20, [sp, #48]
  40488c:	ldr	x21, [sp, #64]
  404890:	ldp	x29, x30, [sp, #32]
  404894:	add	sp, sp, #0x50
  404898:	ret
  40489c:	cmp	x19, #0x8
  4048a0:	b.eq	404a4c <__fxstatat@plt+0x2fac>  // b.none
  4048a4:	b.ls	40490c <__fxstatat@plt+0x2e6c>  // b.plast
  4048a8:	cmp	x19, #0x9
  4048ac:	b.ne	404aa0 <__fxstatat@plt+0x3000>  // b.any
  4048b0:	mov	w2, #0x5                   	// #5
  4048b4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4048b8:	add	x1, x1, #0xbe8
  4048bc:	mov	x0, #0x0                   	// #0
  4048c0:	bl	401a10 <dcgettext@plt>
  4048c4:	ldr	x1, [x20, #64]
  4048c8:	str	x1, [sp, #24]
  4048cc:	ldr	x1, [x20, #56]
  4048d0:	str	x1, [sp, #16]
  4048d4:	ldr	x1, [x20, #48]
  4048d8:	str	x1, [sp, #8]
  4048dc:	ldr	x1, [x20, #40]
  4048e0:	str	x1, [sp]
  4048e4:	ldr	x7, [x20, #32]
  4048e8:	ldr	x6, [x20, #24]
  4048ec:	ldr	x5, [x20, #16]
  4048f0:	ldr	x4, [x20, #8]
  4048f4:	ldr	x3, [x20]
  4048f8:	mov	x2, x0
  4048fc:	mov	w1, #0x1                   	// #1
  404900:	mov	x0, x21
  404904:	bl	401900 <__fprintf_chk@plt>
  404908:	b	404888 <__fxstatat@plt+0x2de8>
  40490c:	cmp	x19, #0x6
  404910:	b.eq	404a08 <__fxstatat@plt+0x2f68>  // b.none
  404914:	cmp	x19, #0x7
  404918:	b.ne	404aa0 <__fxstatat@plt+0x3000>  // b.any
  40491c:	mov	w2, #0x5                   	// #5
  404920:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404924:	add	x1, x1, #0xb88
  404928:	mov	x0, #0x0                   	// #0
  40492c:	bl	401a10 <dcgettext@plt>
  404930:	ldr	x1, [x20, #48]
  404934:	str	x1, [sp, #8]
  404938:	ldr	x1, [x20, #40]
  40493c:	str	x1, [sp]
  404940:	ldr	x7, [x20, #32]
  404944:	ldr	x6, [x20, #24]
  404948:	ldr	x5, [x20, #16]
  40494c:	ldr	x4, [x20, #8]
  404950:	ldr	x3, [x20]
  404954:	mov	x2, x0
  404958:	mov	w1, #0x1                   	// #1
  40495c:	mov	x0, x21
  404960:	bl	401900 <__fprintf_chk@plt>
  404964:	b	404888 <__fxstatat@plt+0x2de8>
  404968:	mov	w2, #0x5                   	// #5
  40496c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404970:	add	x1, x1, #0xae0
  404974:	mov	x0, #0x0                   	// #0
  404978:	bl	401a10 <dcgettext@plt>
  40497c:	ldr	x4, [x20, #8]
  404980:	ldr	x3, [x20]
  404984:	mov	x2, x0
  404988:	mov	w1, #0x1                   	// #1
  40498c:	mov	x0, x21
  404990:	bl	401900 <__fprintf_chk@plt>
  404994:	b	404888 <__fxstatat@plt+0x2de8>
  404998:	mov	w2, #0x5                   	// #5
  40499c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4049a0:	add	x1, x1, #0xaf8
  4049a4:	mov	x0, #0x0                   	// #0
  4049a8:	bl	401a10 <dcgettext@plt>
  4049ac:	ldr	x5, [x20, #16]
  4049b0:	ldr	x4, [x20, #8]
  4049b4:	ldr	x3, [x20]
  4049b8:	mov	x2, x0
  4049bc:	mov	w1, #0x1                   	// #1
  4049c0:	mov	x0, x21
  4049c4:	bl	401900 <__fprintf_chk@plt>
  4049c8:	b	404888 <__fxstatat@plt+0x2de8>
  4049cc:	mov	w2, #0x5                   	// #5
  4049d0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4049d4:	add	x1, x1, #0xb38
  4049d8:	mov	x0, #0x0                   	// #0
  4049dc:	bl	401a10 <dcgettext@plt>
  4049e0:	ldr	x7, [x20, #32]
  4049e4:	ldr	x6, [x20, #24]
  4049e8:	ldr	x5, [x20, #16]
  4049ec:	ldr	x4, [x20, #8]
  4049f0:	ldr	x3, [x20]
  4049f4:	mov	x2, x0
  4049f8:	mov	w1, #0x1                   	// #1
  4049fc:	mov	x0, x21
  404a00:	bl	401900 <__fprintf_chk@plt>
  404a04:	b	404888 <__fxstatat@plt+0x2de8>
  404a08:	mov	w2, #0x5                   	// #5
  404a0c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404a10:	add	x1, x1, #0xb60
  404a14:	mov	x0, #0x0                   	// #0
  404a18:	bl	401a10 <dcgettext@plt>
  404a1c:	ldr	x1, [x20, #40]
  404a20:	str	x1, [sp]
  404a24:	ldr	x7, [x20, #32]
  404a28:	ldr	x6, [x20, #24]
  404a2c:	ldr	x5, [x20, #16]
  404a30:	ldr	x4, [x20, #8]
  404a34:	ldr	x3, [x20]
  404a38:	mov	x2, x0
  404a3c:	mov	w1, #0x1                   	// #1
  404a40:	mov	x0, x21
  404a44:	bl	401900 <__fprintf_chk@plt>
  404a48:	b	404888 <__fxstatat@plt+0x2de8>
  404a4c:	mov	w2, #0x5                   	// #5
  404a50:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404a54:	add	x1, x1, #0xbb8
  404a58:	mov	x0, #0x0                   	// #0
  404a5c:	bl	401a10 <dcgettext@plt>
  404a60:	ldr	x1, [x20, #56]
  404a64:	str	x1, [sp, #16]
  404a68:	ldr	x1, [x20, #48]
  404a6c:	str	x1, [sp, #8]
  404a70:	ldr	x1, [x20, #40]
  404a74:	str	x1, [sp]
  404a78:	ldr	x7, [x20, #32]
  404a7c:	ldr	x6, [x20, #24]
  404a80:	ldr	x5, [x20, #16]
  404a84:	ldr	x4, [x20, #8]
  404a88:	ldr	x3, [x20]
  404a8c:	mov	x2, x0
  404a90:	mov	w1, #0x1                   	// #1
  404a94:	mov	x0, x21
  404a98:	bl	401900 <__fprintf_chk@plt>
  404a9c:	b	404888 <__fxstatat@plt+0x2de8>
  404aa0:	mov	w2, #0x5                   	// #5
  404aa4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404aa8:	add	x1, x1, #0xc20
  404aac:	mov	x0, #0x0                   	// #0
  404ab0:	bl	401a10 <dcgettext@plt>
  404ab4:	ldr	x1, [x20, #64]
  404ab8:	str	x1, [sp, #24]
  404abc:	ldr	x1, [x20, #56]
  404ac0:	str	x1, [sp, #16]
  404ac4:	ldr	x1, [x20, #48]
  404ac8:	str	x1, [sp, #8]
  404acc:	ldr	x1, [x20, #40]
  404ad0:	str	x1, [sp]
  404ad4:	ldr	x7, [x20, #32]
  404ad8:	ldr	x6, [x20, #24]
  404adc:	ldr	x5, [x20, #16]
  404ae0:	ldr	x4, [x20, #8]
  404ae4:	ldr	x3, [x20]
  404ae8:	mov	x2, x0
  404aec:	mov	w1, #0x1                   	// #1
  404af0:	mov	x0, x21
  404af4:	bl	401900 <__fprintf_chk@plt>
  404af8:	b	404888 <__fxstatat@plt+0x2de8>
  404afc:	stp	x29, x30, [sp, #-16]!
  404b00:	mov	x29, sp
  404b04:	ldr	x5, [x4]
  404b08:	cbz	x5, 404b28 <__fxstatat@plt+0x3088>
  404b0c:	mov	x5, #0x0                   	// #0
  404b10:	add	x5, x5, #0x1
  404b14:	ldr	x6, [x4, x5, lsl #3]
  404b18:	cbnz	x6, 404b10 <__fxstatat@plt+0x3070>
  404b1c:	bl	404754 <__fxstatat@plt+0x2cb4>
  404b20:	ldp	x29, x30, [sp], #16
  404b24:	ret
  404b28:	mov	x5, #0x0                   	// #0
  404b2c:	b	404b1c <__fxstatat@plt+0x307c>
  404b30:	stp	x29, x30, [sp, #-96]!
  404b34:	mov	x29, sp
  404b38:	ldr	x7, [x4]
  404b3c:	ldr	w8, [x4, #24]
  404b40:	ldr	x11, [x4, #8]
  404b44:	add	x4, sp, #0x10
  404b48:	mov	x5, #0x0                   	// #0
  404b4c:	b	404b88 <__fxstatat@plt+0x30e8>
  404b50:	add	w9, w8, #0x8
  404b54:	cmp	w9, #0x0
  404b58:	b.le	404b9c <__fxstatat@plt+0x30fc>
  404b5c:	add	x10, x7, #0xf
  404b60:	mov	w8, w9
  404b64:	mov	x6, x7
  404b68:	and	x7, x10, #0xfffffffffffffff8
  404b6c:	ldr	x6, [x6]
  404b70:	str	x6, [x4]
  404b74:	cbz	x6, 404ba8 <__fxstatat@plt+0x3108>
  404b78:	add	x5, x5, #0x1
  404b7c:	add	x4, x4, #0x8
  404b80:	cmp	x5, #0xa
  404b84:	b.eq	404ba8 <__fxstatat@plt+0x3108>  // b.none
  404b88:	tbnz	w8, #31, 404b50 <__fxstatat@plt+0x30b0>
  404b8c:	add	x9, x7, #0xf
  404b90:	mov	x6, x7
  404b94:	and	x7, x9, #0xfffffffffffffff8
  404b98:	b	404b6c <__fxstatat@plt+0x30cc>
  404b9c:	add	x6, x11, w8, sxtw
  404ba0:	mov	w8, w9
  404ba4:	b	404b6c <__fxstatat@plt+0x30cc>
  404ba8:	add	x4, sp, #0x10
  404bac:	bl	404754 <__fxstatat@plt+0x2cb4>
  404bb0:	ldp	x29, x30, [sp], #96
  404bb4:	ret
  404bb8:	stp	x29, x30, [sp, #-240]!
  404bbc:	mov	x29, sp
  404bc0:	str	x4, [sp, #208]
  404bc4:	str	x5, [sp, #216]
  404bc8:	str	x6, [sp, #224]
  404bcc:	str	x7, [sp, #232]
  404bd0:	str	q0, [sp, #80]
  404bd4:	str	q1, [sp, #96]
  404bd8:	str	q2, [sp, #112]
  404bdc:	str	q3, [sp, #128]
  404be0:	str	q4, [sp, #144]
  404be4:	str	q5, [sp, #160]
  404be8:	str	q6, [sp, #176]
  404bec:	str	q7, [sp, #192]
  404bf0:	add	x4, sp, #0xf0
  404bf4:	str	x4, [sp, #48]
  404bf8:	str	x4, [sp, #56]
  404bfc:	add	x4, sp, #0xd0
  404c00:	str	x4, [sp, #64]
  404c04:	mov	w4, #0xffffffe0            	// #-32
  404c08:	str	w4, [sp, #72]
  404c0c:	mov	w4, #0xffffff80            	// #-128
  404c10:	str	w4, [sp, #76]
  404c14:	ldp	x4, x5, [sp, #48]
  404c18:	stp	x4, x5, [sp, #16]
  404c1c:	ldp	x4, x5, [sp, #64]
  404c20:	stp	x4, x5, [sp, #32]
  404c24:	add	x4, sp, #0x10
  404c28:	bl	404b30 <__fxstatat@plt+0x3090>
  404c2c:	ldp	x29, x30, [sp], #240
  404c30:	ret
  404c34:	stp	x29, x30, [sp, #-16]!
  404c38:	mov	x29, sp
  404c3c:	mov	w2, #0x5                   	// #5
  404c40:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404c44:	add	x1, x1, #0xc60
  404c48:	mov	x0, #0x0                   	// #0
  404c4c:	bl	401a10 <dcgettext@plt>
  404c50:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404c54:	add	x2, x2, #0xc78
  404c58:	mov	x1, x0
  404c5c:	mov	w0, #0x1                   	// #1
  404c60:	bl	4017f0 <__printf_chk@plt>
  404c64:	mov	w2, #0x5                   	// #5
  404c68:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404c6c:	add	x1, x1, #0xc90
  404c70:	mov	x0, #0x0                   	// #0
  404c74:	bl	401a10 <dcgettext@plt>
  404c78:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  404c7c:	add	x3, x3, #0xe08
  404c80:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  404c84:	add	x2, x2, #0xe30
  404c88:	mov	x1, x0
  404c8c:	mov	w0, #0x1                   	// #1
  404c90:	bl	4017f0 <__printf_chk@plt>
  404c94:	mov	w2, #0x5                   	// #5
  404c98:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404c9c:	add	x1, x1, #0xca8
  404ca0:	mov	x0, #0x0                   	// #0
  404ca4:	bl	401a10 <dcgettext@plt>
  404ca8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  404cac:	ldr	x1, [x1, #680]
  404cb0:	bl	401a20 <fputs_unlocked@plt>
  404cb4:	ldp	x29, x30, [sp], #16
  404cb8:	ret
  404cbc:	stp	x29, x30, [sp, #-32]!
  404cc0:	mov	x29, sp
  404cc4:	str	x19, [sp, #16]
  404cc8:	mov	x19, x0
  404ccc:	bl	4017a0 <malloc@plt>
  404cd0:	cmp	x0, #0x0
  404cd4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404cd8:	b.ne	404ce8 <__fxstatat@plt+0x3248>  // b.any
  404cdc:	ldr	x19, [sp, #16]
  404ce0:	ldp	x29, x30, [sp], #32
  404ce4:	ret
  404ce8:	bl	404f48 <__fxstatat@plt+0x34a8>
  404cec:	stp	x29, x30, [sp, #-16]!
  404cf0:	mov	x29, sp
  404cf4:	mul	x3, x0, x1
  404cf8:	umulh	x2, x0, x1
  404cfc:	cmp	x2, #0x0
  404d00:	cset	x2, ne  // ne = any
  404d04:	cmp	x3, #0x0
  404d08:	csinc	x2, x2, xzr, ge  // ge = tcont
  404d0c:	cbnz	w2, 404d20 <__fxstatat@plt+0x3280>
  404d10:	mul	x0, x0, x1
  404d14:	bl	404cbc <__fxstatat@plt+0x321c>
  404d18:	ldp	x29, x30, [sp], #16
  404d1c:	ret
  404d20:	bl	404f48 <__fxstatat@plt+0x34a8>
  404d24:	stp	x29, x30, [sp, #-16]!
  404d28:	mov	x29, sp
  404d2c:	bl	404cbc <__fxstatat@plt+0x321c>
  404d30:	ldp	x29, x30, [sp], #16
  404d34:	ret
  404d38:	stp	x29, x30, [sp, #-32]!
  404d3c:	mov	x29, sp
  404d40:	cmp	x1, #0x0
  404d44:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  404d48:	b.ne	404d70 <__fxstatat@plt+0x32d0>  // b.any
  404d4c:	str	x19, [sp, #16]
  404d50:	mov	x19, x1
  404d54:	bl	401840 <realloc@plt>
  404d58:	cmp	x0, #0x0
  404d5c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404d60:	b.ne	404d7c <__fxstatat@plt+0x32dc>  // b.any
  404d64:	ldr	x19, [sp, #16]
  404d68:	ldp	x29, x30, [sp], #32
  404d6c:	ret
  404d70:	bl	401950 <free@plt>
  404d74:	mov	x0, #0x0                   	// #0
  404d78:	b	404d68 <__fxstatat@plt+0x32c8>
  404d7c:	bl	404f48 <__fxstatat@plt+0x34a8>
  404d80:	stp	x29, x30, [sp, #-16]!
  404d84:	mov	x29, sp
  404d88:	mul	x4, x1, x2
  404d8c:	umulh	x3, x1, x2
  404d90:	cmp	x3, #0x0
  404d94:	cset	x3, ne  // ne = any
  404d98:	cmp	x4, #0x0
  404d9c:	csinc	x3, x3, xzr, ge  // ge = tcont
  404da0:	cbnz	w3, 404db4 <__fxstatat@plt+0x3314>
  404da4:	mul	x1, x1, x2
  404da8:	bl	404d38 <__fxstatat@plt+0x3298>
  404dac:	ldp	x29, x30, [sp], #16
  404db0:	ret
  404db4:	bl	404f48 <__fxstatat@plt+0x34a8>
  404db8:	stp	x29, x30, [sp, #-16]!
  404dbc:	mov	x29, sp
  404dc0:	ldr	x3, [x1]
  404dc4:	cbz	x0, 404df8 <__fxstatat@plt+0x3358>
  404dc8:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  404dcc:	movk	x4, #0x5554
  404dd0:	udiv	x4, x4, x2
  404dd4:	cmp	x4, x3
  404dd8:	b.ls	404e2c <__fxstatat@plt+0x338c>  // b.plast
  404ddc:	add	x4, x3, #0x1
  404de0:	add	x3, x4, x3, lsr #1
  404de4:	str	x3, [x1]
  404de8:	mul	x1, x3, x2
  404dec:	bl	404d38 <__fxstatat@plt+0x3298>
  404df0:	ldp	x29, x30, [sp], #16
  404df4:	ret
  404df8:	cbnz	x3, 404e0c <__fxstatat@plt+0x336c>
  404dfc:	mov	x3, #0x80                  	// #128
  404e00:	udiv	x3, x3, x2
  404e04:	cmp	x2, #0x80
  404e08:	cinc	x3, x3, hi  // hi = pmore
  404e0c:	mul	x5, x3, x2
  404e10:	umulh	x4, x3, x2
  404e14:	cmp	x4, #0x0
  404e18:	cset	x4, ne  // ne = any
  404e1c:	cmp	x5, #0x0
  404e20:	csinc	x4, x4, xzr, ge  // ge = tcont
  404e24:	cbz	w4, 404de4 <__fxstatat@plt+0x3344>
  404e28:	bl	404f48 <__fxstatat@plt+0x34a8>
  404e2c:	bl	404f48 <__fxstatat@plt+0x34a8>
  404e30:	stp	x29, x30, [sp, #-16]!
  404e34:	mov	x29, sp
  404e38:	mov	x2, x1
  404e3c:	ldr	x1, [x1]
  404e40:	cbz	x0, 404e6c <__fxstatat@plt+0x33cc>
  404e44:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  404e48:	movk	x3, #0x5553
  404e4c:	cmp	x1, x3
  404e50:	b.hi	404e78 <__fxstatat@plt+0x33d8>  // b.pmore
  404e54:	add	x3, x1, #0x1
  404e58:	add	x1, x3, x1, lsr #1
  404e5c:	str	x1, [x2]
  404e60:	bl	404d38 <__fxstatat@plt+0x3298>
  404e64:	ldp	x29, x30, [sp], #16
  404e68:	ret
  404e6c:	cbz	x1, 404e7c <__fxstatat@plt+0x33dc>
  404e70:	tbz	x1, #63, 404e5c <__fxstatat@plt+0x33bc>
  404e74:	bl	404f48 <__fxstatat@plt+0x34a8>
  404e78:	bl	404f48 <__fxstatat@plt+0x34a8>
  404e7c:	mov	x1, #0x80                  	// #128
  404e80:	b	404e5c <__fxstatat@plt+0x33bc>
  404e84:	stp	x29, x30, [sp, #-32]!
  404e88:	mov	x29, sp
  404e8c:	str	x19, [sp, #16]
  404e90:	mov	x19, x0
  404e94:	bl	404cbc <__fxstatat@plt+0x321c>
  404e98:	mov	x2, x19
  404e9c:	mov	w1, #0x0                   	// #0
  404ea0:	bl	401810 <memset@plt>
  404ea4:	ldr	x19, [sp, #16]
  404ea8:	ldp	x29, x30, [sp], #32
  404eac:	ret
  404eb0:	stp	x29, x30, [sp, #-16]!
  404eb4:	mov	x29, sp
  404eb8:	mul	x3, x0, x1
  404ebc:	umulh	x2, x0, x1
  404ec0:	cmp	x2, #0x0
  404ec4:	cset	x2, ne  // ne = any
  404ec8:	cmp	x3, #0x0
  404ecc:	csinc	x2, x2, xzr, ge  // ge = tcont
  404ed0:	cbnz	w2, 404ee4 <__fxstatat@plt+0x3444>
  404ed4:	bl	401820 <calloc@plt>
  404ed8:	cbz	x0, 404ee4 <__fxstatat@plt+0x3444>
  404edc:	ldp	x29, x30, [sp], #16
  404ee0:	ret
  404ee4:	bl	404f48 <__fxstatat@plt+0x34a8>
  404ee8:	stp	x29, x30, [sp, #-32]!
  404eec:	mov	x29, sp
  404ef0:	stp	x19, x20, [sp, #16]
  404ef4:	mov	x20, x0
  404ef8:	mov	x19, x1
  404efc:	mov	x0, x1
  404f00:	bl	404cbc <__fxstatat@plt+0x321c>
  404f04:	mov	x2, x19
  404f08:	mov	x1, x20
  404f0c:	bl	4016a0 <memcpy@plt>
  404f10:	ldp	x19, x20, [sp, #16]
  404f14:	ldp	x29, x30, [sp], #32
  404f18:	ret
  404f1c:	stp	x29, x30, [sp, #-32]!
  404f20:	mov	x29, sp
  404f24:	str	x19, [sp, #16]
  404f28:	mov	x19, x0
  404f2c:	bl	4016e0 <strlen@plt>
  404f30:	add	x1, x0, #0x1
  404f34:	mov	x0, x19
  404f38:	bl	404ee8 <__fxstatat@plt+0x3448>
  404f3c:	ldr	x19, [sp, #16]
  404f40:	ldp	x29, x30, [sp], #32
  404f44:	ret
  404f48:	stp	x29, x30, [sp, #-32]!
  404f4c:	mov	x29, sp
  404f50:	str	x19, [sp, #16]
  404f54:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  404f58:	ldr	w19, [x0, #552]
  404f5c:	mov	w2, #0x5                   	// #5
  404f60:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404f64:	add	x1, x1, #0xd20
  404f68:	mov	x0, #0x0                   	// #0
  404f6c:	bl	401a10 <dcgettext@plt>
  404f70:	mov	x3, x0
  404f74:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404f78:	add	x2, x2, #0xd8
  404f7c:	mov	w1, #0x0                   	// #0
  404f80:	mov	w0, w19
  404f84:	bl	401710 <error@plt>
  404f88:	bl	4018a0 <abort@plt>
  404f8c:	stp	x29, x30, [sp, #-16]!
  404f90:	mov	x29, sp
  404f94:	orr	w1, w1, #0x200
  404f98:	bl	40649c <__fxstatat@plt+0x49fc>
  404f9c:	cbz	x0, 404fa8 <__fxstatat@plt+0x3508>
  404fa0:	ldp	x29, x30, [sp], #16
  404fa4:	ret
  404fa8:	bl	401a70 <__errno_location@plt>
  404fac:	ldr	w0, [x0]
  404fb0:	cmp	w0, #0x16
  404fb4:	b.eq	404fbc <__fxstatat@plt+0x351c>  // b.none
  404fb8:	bl	404f48 <__fxstatat@plt+0x34a8>
  404fbc:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  404fc0:	add	x3, x3, #0xd58
  404fc4:	mov	w2, #0x29                  	// #41
  404fc8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404fcc:	add	x1, x1, #0xd38
  404fd0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  404fd4:	add	x0, x0, #0xd48
  404fd8:	bl	401a60 <__assert_fail@plt>
  404fdc:	ldr	w2, [x0, #72]
  404fe0:	mov	w0, #0x11                  	// #17
  404fe4:	and	w2, w2, w0
  404fe8:	mov	w0, #0x1                   	// #1
  404fec:	cmp	w2, #0x10
  404ff0:	b.eq	405000 <__fxstatat@plt+0x3560>  // b.none
  404ff4:	mov	w0, #0x0                   	// #0
  404ff8:	cmp	w2, #0x11
  404ffc:	b.eq	405004 <__fxstatat@plt+0x3564>  // b.none
  405000:	ret
  405004:	ldr	x0, [x1, #88]
  405008:	cmp	x0, #0x0
  40500c:	cset	w0, ne  // ne = any
  405010:	b	405000 <__fxstatat@plt+0x3560>
  405014:	ldr	x3, [x0, #8]
  405018:	ldr	x2, [x1, #8]
  40501c:	cmp	x3, x2
  405020:	b.eq	40502c <__fxstatat@plt+0x358c>  // b.none
  405024:	mov	w0, #0x0                   	// #0
  405028:	ret
  40502c:	ldr	x2, [x0]
  405030:	ldr	x0, [x1]
  405034:	cmp	x2, x0
  405038:	cset	w0, eq  // eq = none
  40503c:	b	405028 <__fxstatat@plt+0x3588>
  405040:	ldr	x0, [x0, #8]
  405044:	udiv	x2, x0, x1
  405048:	msub	x0, x2, x1, x0
  40504c:	ret
  405050:	ldr	x0, [x0]
  405054:	udiv	x2, x0, x1
  405058:	msub	x0, x2, x1, x0
  40505c:	ret
  405060:	ldr	x2, [x0]
  405064:	ldr	x0, [x1]
  405068:	cmp	x2, x0
  40506c:	cset	w0, eq  // eq = none
  405070:	ret
  405074:	ldr	x0, [x0]
  405078:	ldr	x2, [x0, #128]
  40507c:	ldr	x0, [x1]
  405080:	ldr	x0, [x0, #128]
  405084:	cmp	x2, x0
  405088:	b.cc	405098 <__fxstatat@plt+0x35f8>  // b.lo, b.ul, b.last
  40508c:	cmp	x2, x0
  405090:	cset	w0, hi  // hi = pmore
  405094:	ret
  405098:	mov	w0, #0xffffffff            	// #-1
  40509c:	b	405094 <__fxstatat@plt+0x35f4>
  4050a0:	stp	x29, x30, [sp, #-32]!
  4050a4:	mov	x29, sp
  4050a8:	str	x19, [sp, #16]
  4050ac:	mov	x19, x0
  4050b0:	ldr	x0, [x0, #48]
  4050b4:	add	x1, x1, #0x100
  4050b8:	adds	x1, x1, x0
  4050bc:	b.cs	4050e4 <__fxstatat@plt+0x3644>  // b.hs, b.nlast
  4050c0:	str	x1, [x19, #48]
  4050c4:	ldr	x0, [x19, #32]
  4050c8:	bl	401840 <realloc@plt>
  4050cc:	cbz	x0, 405104 <__fxstatat@plt+0x3664>
  4050d0:	str	x0, [x19, #32]
  4050d4:	mov	w0, #0x1                   	// #1
  4050d8:	ldr	x19, [sp, #16]
  4050dc:	ldp	x29, x30, [sp], #32
  4050e0:	ret
  4050e4:	ldr	x0, [x19, #32]
  4050e8:	bl	401950 <free@plt>
  4050ec:	str	xzr, [x19, #32]
  4050f0:	bl	401a70 <__errno_location@plt>
  4050f4:	mov	w1, #0x24                  	// #36
  4050f8:	str	w1, [x0]
  4050fc:	mov	w0, #0x0                   	// #0
  405100:	b	4050d8 <__fxstatat@plt+0x3638>
  405104:	ldr	x0, [x19, #32]
  405108:	bl	401950 <free@plt>
  40510c:	str	xzr, [x19, #32]
  405110:	mov	w0, #0x0                   	// #0
  405114:	b	4050d8 <__fxstatat@plt+0x3638>
  405118:	stp	x29, x30, [sp, #-48]!
  40511c:	mov	x29, sp
  405120:	stp	x19, x20, [sp, #16]
  405124:	str	x21, [sp, #32]
  405128:	mov	x20, x0
  40512c:	mov	x19, x1
  405130:	and	w2, w2, #0xff
  405134:	add	x21, x1, #0x78
  405138:	ldr	x0, [x1, #88]
  40513c:	cbnz	x0, 405148 <__fxstatat@plt+0x36a8>
  405140:	ldr	w0, [x20, #72]
  405144:	tbnz	w0, #0, 405158 <__fxstatat@plt+0x36b8>
  405148:	ldr	w0, [x20, #72]
  40514c:	tst	x0, #0x2
  405150:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  405154:	b.eq	4051d0 <__fxstatat@plt+0x3730>  // b.none
  405158:	mov	x2, x21
  40515c:	ldr	x1, [x19, #48]
  405160:	mov	w0, #0x0                   	// #0
  405164:	bl	401a80 <__xstat@plt>
  405168:	cbz	w0, 4051ec <__fxstatat@plt+0x374c>
  40516c:	bl	401a70 <__errno_location@plt>
  405170:	mov	x20, x0
  405174:	ldr	w0, [x0]
  405178:	cmp	w0, #0x2
  40517c:	b.ne	4051a0 <__fxstatat@plt+0x3700>  // b.any
  405180:	mov	x2, x21
  405184:	ldr	x1, [x19, #48]
  405188:	mov	w0, #0x0                   	// #0
  40518c:	bl	4019e0 <__lxstat@plt>
  405190:	cbnz	w0, 4051a0 <__fxstatat@plt+0x3700>
  405194:	str	wzr, [x20]
  405198:	mov	w0, #0xd                   	// #13
  40519c:	b	405214 <__fxstatat@plt+0x3774>
  4051a0:	ldr	w0, [x20]
  4051a4:	str	w0, [x19, #64]
  4051a8:	stp	xzr, xzr, [x19, #120]
  4051ac:	stp	xzr, xzr, [x21, #16]
  4051b0:	stp	xzr, xzr, [x21, #32]
  4051b4:	stp	xzr, xzr, [x21, #48]
  4051b8:	stp	xzr, xzr, [x21, #64]
  4051bc:	stp	xzr, xzr, [x21, #80]
  4051c0:	stp	xzr, xzr, [x21, #96]
  4051c4:	stp	xzr, xzr, [x21, #112]
  4051c8:	mov	w0, #0xa                   	// #10
  4051cc:	b	405214 <__fxstatat@plt+0x3774>
  4051d0:	mov	w4, #0x100                 	// #256
  4051d4:	mov	x3, x21
  4051d8:	ldr	x2, [x19, #48]
  4051dc:	ldr	w1, [x20, #44]
  4051e0:	mov	w0, #0x0                   	// #0
  4051e4:	bl	401aa0 <__fxstatat@plt>
  4051e8:	cbnz	w0, 405224 <__fxstatat@plt+0x3784>
  4051ec:	ldr	w0, [x19, #136]
  4051f0:	and	w0, w0, #0xf000
  4051f4:	cmp	w0, #0x4, lsl #12
  4051f8:	b.eq	405234 <__fxstatat@plt+0x3794>  // b.none
  4051fc:	cmp	w0, #0xa, lsl #12
  405200:	b.eq	4052a8 <__fxstatat@plt+0x3808>  // b.none
  405204:	cmp	w0, #0x8, lsl #12
  405208:	mov	w0, #0x3                   	// #3
  40520c:	mov	w1, #0x8                   	// #8
  405210:	csel	w0, w0, w1, ne  // ne = any
  405214:	ldp	x19, x20, [sp, #16]
  405218:	ldr	x21, [sp, #32]
  40521c:	ldp	x29, x30, [sp], #48
  405220:	ret
  405224:	bl	401a70 <__errno_location@plt>
  405228:	ldr	w0, [x0]
  40522c:	str	w0, [x19, #64]
  405230:	b	4051a8 <__fxstatat@plt+0x3708>
  405234:	ldr	w1, [x19, #140]
  405238:	mov	w0, #0xffffffff            	// #-1
  40523c:	cmp	w1, #0x1
  405240:	b.ls	405260 <__fxstatat@plt+0x37c0>  // b.plast
  405244:	ldr	x2, [x19, #88]
  405248:	cmp	x2, #0x0
  40524c:	b.le	405260 <__fxstatat@plt+0x37c0>
  405250:	ldr	w0, [x20, #72]
  405254:	tst	x0, #0x20
  405258:	cset	w0, eq  // eq = none
  40525c:	sub	w0, w1, w0, lsl #1
  405260:	str	w0, [x19, #104]
  405264:	ldrb	w1, [x19, #248]
  405268:	mov	w0, #0x1                   	// #1
  40526c:	cmp	w1, #0x2e
  405270:	b.ne	405214 <__fxstatat@plt+0x3774>  // b.any
  405274:	ldrb	w0, [x19, #249]
  405278:	cbz	w0, 405294 <__fxstatat@plt+0x37f4>
  40527c:	ldr	w1, [x19, #248]
  405280:	and	w1, w1, #0xffff00
  405284:	mov	w0, #0x1                   	// #1
  405288:	mov	w2, #0x2e00                	// #11776
  40528c:	cmp	w1, w2
  405290:	b.ne	405214 <__fxstatat@plt+0x3774>  // b.any
  405294:	ldr	x0, [x19, #88]
  405298:	cmp	x0, #0x0
  40529c:	mov	w0, #0x5                   	// #5
  4052a0:	csinc	w0, w0, wzr, ne  // ne = any
  4052a4:	b	405214 <__fxstatat@plt+0x3774>
  4052a8:	mov	w0, #0xc                   	// #12
  4052ac:	b	405214 <__fxstatat@plt+0x3774>
  4052b0:	stp	x29, x30, [sp, #-48]!
  4052b4:	mov	x29, sp
  4052b8:	stp	x19, x20, [sp, #16]
  4052bc:	stp	x21, x22, [sp, #32]
  4052c0:	mov	x21, x0
  4052c4:	mov	x19, x1
  4052c8:	mov	x20, x2
  4052cc:	ldr	x22, [x0, #64]
  4052d0:	ldr	x1, [x0, #56]
  4052d4:	cmp	x1, x2
  4052d8:	b.cs	405304 <__fxstatat@plt+0x3864>  // b.hs, b.nlast
  4052dc:	add	x1, x2, #0x28
  4052e0:	str	x1, [x0, #56]
  4052e4:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  4052e8:	cmp	x1, x0
  4052ec:	b.hi	405374 <__fxstatat@plt+0x38d4>  // b.pmore
  4052f0:	lsl	x1, x1, #3
  4052f4:	ldr	x0, [x21, #16]
  4052f8:	bl	401840 <realloc@plt>
  4052fc:	cbz	x0, 405374 <__fxstatat@plt+0x38d4>
  405300:	str	x0, [x21, #16]
  405304:	ldr	x1, [x21, #16]
  405308:	cbz	x19, 405318 <__fxstatat@plt+0x3878>
  40530c:	str	x19, [x1], #8
  405310:	ldr	x19, [x19, #16]
  405314:	cbnz	x19, 40530c <__fxstatat@plt+0x386c>
  405318:	mov	x3, x22
  40531c:	mov	x2, #0x8                   	// #8
  405320:	mov	x1, x20
  405324:	ldr	x0, [x21, #16]
  405328:	bl	401740 <qsort@plt>
  40532c:	ldr	x6, [x21, #16]
  405330:	ldr	x0, [x6]
  405334:	subs	x5, x20, #0x1
  405338:	b.eq	40535c <__fxstatat@plt+0x38bc>  // b.none
  40533c:	mov	x2, x5
  405340:	mov	x1, x6
  405344:	ldr	x3, [x1]
  405348:	ldr	x4, [x1, #8]!
  40534c:	str	x4, [x3, #16]
  405350:	subs	x2, x2, #0x1
  405354:	b.ne	405344 <__fxstatat@plt+0x38a4>  // b.any
  405358:	add	x6, x6, x5, lsl #3
  40535c:	ldr	x1, [x6]
  405360:	str	xzr, [x1, #16]
  405364:	ldp	x19, x20, [sp, #16]
  405368:	ldp	x21, x22, [sp, #32]
  40536c:	ldp	x29, x30, [sp], #48
  405370:	ret
  405374:	ldr	x0, [x21, #16]
  405378:	bl	401950 <free@plt>
  40537c:	str	xzr, [x21, #16]
  405380:	str	xzr, [x21, #56]
  405384:	mov	x0, x19
  405388:	b	405364 <__fxstatat@plt+0x38c4>
  40538c:	stp	x29, x30, [sp, #-48]!
  405390:	mov	x29, sp
  405394:	stp	x19, x20, [sp, #16]
  405398:	stp	x21, x22, [sp, #32]
  40539c:	mov	x21, x0
  4053a0:	mov	x22, x1
  4053a4:	mov	x20, x2
  4053a8:	add	x0, x2, #0x100
  4053ac:	and	x0, x0, #0xfffffffffffffff8
  4053b0:	bl	4017a0 <malloc@plt>
  4053b4:	mov	x19, x0
  4053b8:	cbz	x0, 405400 <__fxstatat@plt+0x3960>
  4053bc:	mov	x2, x20
  4053c0:	mov	x1, x22
  4053c4:	add	x0, x0, #0xf8
  4053c8:	bl	4016a0 <memcpy@plt>
  4053cc:	add	x0, x19, x20
  4053d0:	strb	wzr, [x0, #248]
  4053d4:	str	x20, [x19, #96]
  4053d8:	str	x21, [x19, #80]
  4053dc:	ldr	x0, [x21, #32]
  4053e0:	str	x0, [x19, #56]
  4053e4:	str	wzr, [x19, #64]
  4053e8:	str	xzr, [x19, #24]
  4053ec:	strh	wzr, [x19, #110]
  4053f0:	mov	w0, #0x3                   	// #3
  4053f4:	strh	w0, [x19, #112]
  4053f8:	str	xzr, [x19, #32]
  4053fc:	str	xzr, [x19, #40]
  405400:	mov	x0, x19
  405404:	ldp	x19, x20, [sp, #16]
  405408:	ldp	x21, x22, [sp, #32]
  40540c:	ldp	x29, x30, [sp], #48
  405410:	ret
  405414:	stp	x29, x30, [sp, #-32]!
  405418:	mov	x29, sp
  40541c:	str	x19, [sp, #16]
  405420:	mov	x19, x0
  405424:	ldr	w1, [x0, #72]
  405428:	mov	w0, #0x102                 	// #258
  40542c:	tst	w1, w0
  405430:	b.eq	405470 <__fxstatat@plt+0x39d0>  // b.none
  405434:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  405438:	add	x4, x4, #0x950
  40543c:	adrp	x3, 405000 <__fxstatat@plt+0x3560>
  405440:	add	x3, x3, #0x14
  405444:	adrp	x2, 405000 <__fxstatat@plt+0x3560>
  405448:	add	x2, x2, #0x40
  40544c:	mov	x1, #0x0                   	// #0
  405450:	mov	x0, #0x1f                  	// #31
  405454:	bl	4081c8 <__fxstatat@plt+0x6728>
  405458:	str	x0, [x19, #88]
  40545c:	cmp	x0, #0x0
  405460:	cset	w0, ne  // ne = any
  405464:	ldr	x19, [sp, #16]
  405468:	ldp	x29, x30, [sp], #32
  40546c:	ret
  405470:	mov	x0, #0x20                  	// #32
  405474:	bl	4017a0 <malloc@plt>
  405478:	str	x0, [x19, #88]
  40547c:	cbz	x0, 40548c <__fxstatat@plt+0x39ec>
  405480:	bl	4077c0 <__fxstatat@plt+0x5d20>
  405484:	mov	w0, #0x1                   	// #1
  405488:	b	405464 <__fxstatat@plt+0x39c4>
  40548c:	mov	w0, #0x0                   	// #0
  405490:	b	405464 <__fxstatat@plt+0x39c4>
  405494:	stp	x29, x30, [sp, #-16]!
  405498:	mov	x29, sp
  40549c:	mov	x3, x0
  4054a0:	mov	x0, x1
  4054a4:	ldr	w4, [x3, #72]
  4054a8:	lsl	w2, w4, #11
  4054ac:	and	w2, w2, #0x8000
  4054b0:	mov	w1, #0x4900                	// #18688
  4054b4:	movk	w1, #0x8, lsl #16
  4054b8:	orr	w2, w2, w1
  4054bc:	tbz	w4, #9, 4054d4 <__fxstatat@plt+0x3a34>
  4054c0:	mov	x1, x0
  4054c4:	ldr	w0, [x3, #44]
  4054c8:	bl	4089d4 <__fxstatat@plt+0x6f34>
  4054cc:	ldp	x29, x30, [sp], #16
  4054d0:	ret
  4054d4:	mov	w1, w2
  4054d8:	bl	407888 <__fxstatat@plt+0x5de8>
  4054dc:	b	4054cc <__fxstatat@plt+0x3a2c>
  4054e0:	stp	x29, x30, [sp, #-32]!
  4054e4:	mov	x29, sp
  4054e8:	stp	x19, x20, [sp, #16]
  4054ec:	mov	x19, x0
  4054f0:	cbnz	x0, 405510 <__fxstatat@plt+0x3a70>
  4054f4:	ldp	x19, x20, [sp, #16]
  4054f8:	ldp	x29, x30, [sp], #32
  4054fc:	ret
  405500:	bl	401850 <closedir@plt>
  405504:	mov	x0, x20
  405508:	bl	401950 <free@plt>
  40550c:	cbz	x19, 4054f4 <__fxstatat@plt+0x3a54>
  405510:	mov	x20, x19
  405514:	ldr	x19, [x19, #16]
  405518:	ldr	x0, [x20, #24]
  40551c:	cbnz	x0, 405500 <__fxstatat@plt+0x3a60>
  405520:	b	405504 <__fxstatat@plt+0x3a64>
  405524:	stp	x29, x30, [sp, #-16]!
  405528:	mov	x29, sp
  40552c:	ldr	w2, [x0, #72]
  405530:	mov	w1, #0x102                 	// #258
  405534:	tst	w2, w1
  405538:	b.eq	405550 <__fxstatat@plt+0x3ab0>  // b.none
  40553c:	ldr	x0, [x0, #88]
  405540:	cbz	x0, 405548 <__fxstatat@plt+0x3aa8>
  405544:	bl	408354 <__fxstatat@plt+0x68b4>
  405548:	ldp	x29, x30, [sp], #16
  40554c:	ret
  405550:	ldr	x0, [x0, #88]
  405554:	bl	401950 <free@plt>
  405558:	b	405548 <__fxstatat@plt+0x3aa8>
  40555c:	stp	x29, x30, [sp, #-32]!
  405560:	mov	x29, sp
  405564:	str	x19, [sp, #16]
  405568:	mov	x19, x0
  40556c:	mov	x0, x19
  405570:	bl	408870 <__fxstatat@plt+0x6dd0>
  405574:	and	w0, w0, #0xff
  405578:	cbnz	w0, 405590 <__fxstatat@plt+0x3af0>
  40557c:	mov	x0, x19
  405580:	bl	4088c4 <__fxstatat@plt+0x6e24>
  405584:	tbnz	w0, #31, 40556c <__fxstatat@plt+0x3acc>
  405588:	bl	401860 <close@plt>
  40558c:	b	40556c <__fxstatat@plt+0x3acc>
  405590:	ldr	x19, [sp, #16]
  405594:	ldp	x29, x30, [sp], #32
  405598:	ret
  40559c:	stp	x29, x30, [sp, #-192]!
  4055a0:	mov	x29, sp
  4055a4:	stp	x19, x20, [sp, #16]
  4055a8:	stp	x21, x22, [sp, #32]
  4055ac:	mov	x19, x0
  4055b0:	ldr	x21, [x0, #80]
  4055b4:	ldr	w0, [x21, #72]
  4055b8:	tbz	w0, #9, 405680 <__fxstatat@plt+0x3be0>
  4055bc:	mov	w22, w1
  4055c0:	ldr	x20, [x21, #80]
  4055c4:	cbz	x20, 4055e8 <__fxstatat@plt+0x3b48>
  4055c8:	ldr	x0, [x19, #120]
  4055cc:	str	x0, [sp, #56]
  4055d0:	add	x1, sp, #0x38
  4055d4:	mov	x0, x20
  4055d8:	bl	407f40 <__fxstatat@plt+0x64a0>
  4055dc:	cbz	x0, 405618 <__fxstatat@plt+0x3b78>
  4055e0:	ldr	x0, [x0, #8]
  4055e4:	b	405684 <__fxstatat@plt+0x3be4>
  4055e8:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  4055ec:	add	x4, x4, #0x950
  4055f0:	adrp	x3, 405000 <__fxstatat@plt+0x3560>
  4055f4:	add	x3, x3, #0x60
  4055f8:	adrp	x2, 405000 <__fxstatat@plt+0x3560>
  4055fc:	add	x2, x2, #0x50
  405600:	mov	x1, #0x0                   	// #0
  405604:	mov	x0, #0xd                   	// #13
  405608:	bl	4081c8 <__fxstatat@plt+0x6728>
  40560c:	mov	x20, x0
  405610:	str	x0, [x21, #80]
  405614:	cbnz	x0, 4055c8 <__fxstatat@plt+0x3b28>
  405618:	tbnz	w22, #31, 405694 <__fxstatat@plt+0x3bf4>
  40561c:	add	x1, sp, #0x48
  405620:	mov	w0, w22
  405624:	bl	401800 <fstatfs@plt>
  405628:	cbnz	w0, 40569c <__fxstatat@plt+0x3bfc>
  40562c:	cbz	x20, 405668 <__fxstatat@plt+0x3bc8>
  405630:	mov	x0, #0x10                  	// #16
  405634:	bl	4017a0 <malloc@plt>
  405638:	mov	x21, x0
  40563c:	cbz	x0, 405668 <__fxstatat@plt+0x3bc8>
  405640:	ldr	x0, [x19, #120]
  405644:	str	x0, [x21]
  405648:	ldr	x0, [sp, #72]
  40564c:	str	x0, [x21, #8]
  405650:	mov	x1, x21
  405654:	mov	x0, x20
  405658:	bl	408700 <__fxstatat@plt+0x6c60>
  40565c:	cbz	x0, 405674 <__fxstatat@plt+0x3bd4>
  405660:	cmp	x21, x0
  405664:	b.ne	405670 <__fxstatat@plt+0x3bd0>  // b.any
  405668:	ldr	x0, [sp, #72]
  40566c:	b	405684 <__fxstatat@plt+0x3be4>
  405670:	bl	4018a0 <abort@plt>
  405674:	mov	x0, x21
  405678:	bl	401950 <free@plt>
  40567c:	b	405668 <__fxstatat@plt+0x3bc8>
  405680:	mov	x0, #0x0                   	// #0
  405684:	ldp	x19, x20, [sp, #16]
  405688:	ldp	x21, x22, [sp, #32]
  40568c:	ldp	x29, x30, [sp], #192
  405690:	ret
  405694:	mov	x0, #0x0                   	// #0
  405698:	b	405684 <__fxstatat@plt+0x3be4>
  40569c:	mov	x0, #0x0                   	// #0
  4056a0:	b	405684 <__fxstatat@plt+0x3be4>
  4056a4:	stp	x29, x30, [sp, #-16]!
  4056a8:	mov	x29, sp
  4056ac:	bl	40559c <__fxstatat@plt+0x3afc>
  4056b0:	mov	x1, x0
  4056b4:	mov	x0, #0x4973                	// #18803
  4056b8:	movk	x0, #0x5265, lsl #16
  4056bc:	cmp	x1, x0
  4056c0:	b.eq	405734 <__fxstatat@plt+0x3c94>  // b.none
  4056c4:	cmp	x1, x0
  4056c8:	b.le	405708 <__fxstatat@plt+0x3c68>
  4056cc:	mov	w0, #0x2                   	// #2
  4056d0:	mov	x2, #0x5342                	// #21314
  4056d4:	movk	x2, #0x5846, lsl #16
  4056d8:	cmp	x1, x2
  4056dc:	b.eq	40572c <__fxstatat@plt+0x3c8c>  // b.none
  4056e0:	mov	w0, #0x0                   	// #0
  4056e4:	mov	x2, #0x4d42                	// #19778
  4056e8:	movk	x2, #0xff53, lsl #16
  4056ec:	cmp	x1, x2
  4056f0:	b.eq	40572c <__fxstatat@plt+0x3c8c>  // b.none
  4056f4:	mov	x0, #0x414f                	// #16719
  4056f8:	movk	x0, #0x5346, lsl #16
  4056fc:	cmp	x1, x0
  405700:	cset	w0, ne  // ne = any
  405704:	b	40572c <__fxstatat@plt+0x3c8c>
  405708:	mov	x0, #0x6969                	// #26985
  40570c:	cmp	x1, x0
  405710:	b.eq	40573c <__fxstatat@plt+0x3c9c>  // b.none
  405714:	mov	w0, #0x0                   	// #0
  405718:	mov	x2, #0x9fa0                	// #40864
  40571c:	cmp	x1, x2
  405720:	b.eq	40572c <__fxstatat@plt+0x3c8c>  // b.none
  405724:	cmp	x1, #0x0
  405728:	cset	w0, ne  // ne = any
  40572c:	ldp	x29, x30, [sp], #16
  405730:	ret
  405734:	mov	w0, #0x2                   	// #2
  405738:	b	40572c <__fxstatat@plt+0x3c8c>
  40573c:	mov	w0, #0x0                   	// #0
  405740:	b	40572c <__fxstatat@plt+0x3c8c>
  405744:	stp	x29, x30, [sp, #-48]!
  405748:	mov	x29, sp
  40574c:	stp	x19, x20, [sp, #16]
  405750:	mov	x20, x0
  405754:	mov	x19, x1
  405758:	ldr	w1, [x0, #72]
  40575c:	mov	w0, #0x102                 	// #258
  405760:	tst	w1, w0
  405764:	b.eq	4057d4 <__fxstatat@plt+0x3d34>  // b.none
  405768:	str	x21, [sp, #32]
  40576c:	mov	x0, #0x18                  	// #24
  405770:	bl	4017a0 <malloc@plt>
  405774:	mov	x21, x0
  405778:	cbz	x0, 4057f8 <__fxstatat@plt+0x3d58>
  40577c:	ldr	x0, [x19, #120]
  405780:	str	x0, [x21]
  405784:	ldr	x0, [x19, #128]
  405788:	str	x0, [x21, #8]
  40578c:	str	x19, [x21, #16]
  405790:	mov	x1, x21
  405794:	ldr	x0, [x20, #88]
  405798:	bl	408700 <__fxstatat@plt+0x6c60>
  40579c:	mov	x20, x0
  4057a0:	mov	w0, #0x1                   	// #1
  4057a4:	cmp	x21, x20
  4057a8:	b.eq	405820 <__fxstatat@plt+0x3d80>  // b.none
  4057ac:	mov	x0, x21
  4057b0:	bl	401950 <free@plt>
  4057b4:	cbz	x20, 405804 <__fxstatat@plt+0x3d64>
  4057b8:	ldr	x0, [x20, #16]
  4057bc:	str	x0, [x19]
  4057c0:	mov	w0, #0x2                   	// #2
  4057c4:	strh	w0, [x19, #108]
  4057c8:	mov	w0, #0x1                   	// #1
  4057cc:	ldr	x21, [sp, #32]
  4057d0:	b	405814 <__fxstatat@plt+0x3d74>
  4057d4:	add	x1, x19, #0x78
  4057d8:	ldr	x0, [x20, #88]
  4057dc:	bl	4077d4 <__fxstatat@plt+0x5d34>
  4057e0:	ands	w0, w0, #0xff
  4057e4:	b.eq	405810 <__fxstatat@plt+0x3d70>  // b.none
  4057e8:	str	x19, [x19]
  4057ec:	mov	w1, #0x2                   	// #2
  4057f0:	strh	w1, [x19, #108]
  4057f4:	b	405814 <__fxstatat@plt+0x3d74>
  4057f8:	mov	w0, #0x0                   	// #0
  4057fc:	ldr	x21, [sp, #32]
  405800:	b	405814 <__fxstatat@plt+0x3d74>
  405804:	mov	w0, #0x0                   	// #0
  405808:	ldr	x21, [sp, #32]
  40580c:	b	405814 <__fxstatat@plt+0x3d74>
  405810:	mov	w0, #0x1                   	// #1
  405814:	ldp	x19, x20, [sp, #16]
  405818:	ldp	x29, x30, [sp], #48
  40581c:	ret
  405820:	ldr	x21, [sp, #32]
  405824:	b	405814 <__fxstatat@plt+0x3d74>
  405828:	stp	x29, x30, [sp, #-32]!
  40582c:	mov	x29, sp
  405830:	stp	x19, x20, [sp, #16]
  405834:	mov	x19, x0
  405838:	mov	w20, w1
  40583c:	ldr	w1, [x0, #44]
  405840:	cmp	w1, w20
  405844:	mov	w0, #0xffffff9c            	// #-100
  405848:	ccmp	w1, w0, #0x4, eq  // eq = none
  40584c:	b.ne	405878 <__fxstatat@plt+0x3dd8>  // b.any
  405850:	and	w2, w2, #0xff
  405854:	cbnz	w2, 40587c <__fxstatat@plt+0x3ddc>
  405858:	ldr	w0, [x19, #72]
  40585c:	tst	x0, #0x4
  405860:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  405864:	b.ge	405890 <__fxstatat@plt+0x3df0>  // b.tcont
  405868:	str	w20, [x19, #44]
  40586c:	ldp	x19, x20, [sp, #16]
  405870:	ldp	x29, x30, [sp], #32
  405874:	ret
  405878:	bl	4018a0 <abort@plt>
  40587c:	add	x0, x19, #0x60
  405880:	bl	408878 <__fxstatat@plt+0x6dd8>
  405884:	tbnz	w0, #31, 405868 <__fxstatat@plt+0x3dc8>
  405888:	bl	401860 <close@plt>
  40588c:	b	405868 <__fxstatat@plt+0x3dc8>
  405890:	mov	w0, w1
  405894:	bl	401860 <close@plt>
  405898:	b	405868 <__fxstatat@plt+0x3dc8>
  40589c:	stp	x29, x30, [sp, #-32]!
  4058a0:	mov	x29, sp
  4058a4:	stp	x19, x20, [sp, #16]
  4058a8:	mov	x19, x0
  4058ac:	ldr	w0, [x0, #72]
  4058b0:	mov	w20, #0x0                   	// #0
  4058b4:	tbnz	w0, #2, 4058d0 <__fxstatat@plt+0x3e30>
  4058b8:	and	w20, w0, #0x4
  4058bc:	tbz	w0, #9, 4058e8 <__fxstatat@plt+0x3e48>
  4058c0:	mov	w2, #0x1                   	// #1
  4058c4:	mov	w1, #0xffffff9c            	// #-100
  4058c8:	mov	x0, x19
  4058cc:	bl	405828 <__fxstatat@plt+0x3d88>
  4058d0:	add	x0, x19, #0x60
  4058d4:	bl	40555c <__fxstatat@plt+0x3abc>
  4058d8:	mov	w0, w20
  4058dc:	ldp	x19, x20, [sp, #16]
  4058e0:	ldp	x29, x30, [sp], #32
  4058e4:	ret
  4058e8:	ldr	w0, [x19, #40]
  4058ec:	bl	401720 <fchdir@plt>
  4058f0:	cmp	w0, #0x0
  4058f4:	cset	w20, ne  // ne = any
  4058f8:	b	4058d0 <__fxstatat@plt+0x3e30>
  4058fc:	stp	x29, x30, [sp, #-192]!
  405900:	mov	x29, sp
  405904:	stp	x19, x20, [sp, #16]
  405908:	stp	x21, x22, [sp, #32]
  40590c:	stp	x23, x24, [sp, #48]
  405910:	mov	x20, x0
  405914:	mov	x23, x1
  405918:	mov	w21, w2
  40591c:	mov	x19, x3
  405920:	cbz	x3, 405a24 <__fxstatat@plt+0x3f84>
  405924:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  405928:	add	x1, x1, #0xd68
  40592c:	mov	x0, x3
  405930:	bl	401910 <strcmp@plt>
  405934:	cbnz	w0, 405a24 <__fxstatat@plt+0x3f84>
  405938:	ldr	w3, [x20, #72]
  40593c:	tbnz	w3, #2, 40597c <__fxstatat@plt+0x3edc>
  405940:	tbz	w21, #31, 4059d8 <__fxstatat@plt+0x3f38>
  405944:	tbz	w3, #9, 40595c <__fxstatat@plt+0x3ebc>
  405948:	add	x22, x20, #0x60
  40594c:	mov	x0, x22
  405950:	bl	408870 <__fxstatat@plt+0x6dd0>
  405954:	and	w0, w0, #0xff
  405958:	cbz	w0, 405998 <__fxstatat@plt+0x3ef8>
  40595c:	mov	w24, #0x1                   	// #1
  405960:	mov	x1, x19
  405964:	mov	x0, x20
  405968:	bl	405494 <__fxstatat@plt+0x39f4>
  40596c:	mov	w22, w0
  405970:	tbz	w0, #31, 405a38 <__fxstatat@plt+0x3f98>
  405974:	mov	w19, #0xffffffff            	// #-1
  405978:	b	405aa0 <__fxstatat@plt+0x4000>
  40597c:	tst	x3, #0x200
  405980:	mov	w19, #0x0                   	// #0
  405984:	ccmp	w21, #0x0, #0x1, ne  // ne = any
  405988:	b.lt	405aa0 <__fxstatat@plt+0x4000>  // b.tstop
  40598c:	mov	w0, w21
  405990:	bl	401860 <close@plt>
  405994:	b	405aa0 <__fxstatat@plt+0x4000>
  405998:	mov	x0, x22
  40599c:	bl	4088c4 <__fxstatat@plt+0x6e24>
  4059a0:	mov	w22, w0
  4059a4:	tbnz	w0, #31, 40595c <__fxstatat@plt+0x3ebc>
  4059a8:	ldr	w0, [x20, #72]
  4059ac:	tbnz	w0, #1, 4059e4 <__fxstatat@plt+0x3f44>
  4059b0:	mov	w21, w22
  4059b4:	mov	w24, #0x1                   	// #1
  4059b8:	ldr	w0, [x20, #72]
  4059bc:	tbnz	w0, #9, 4059f0 <__fxstatat@plt+0x3f50>
  4059c0:	mov	w0, w22
  4059c4:	bl	401720 <fchdir@plt>
  4059c8:	mov	w19, w0
  4059cc:	b	405a9c <__fxstatat@plt+0x3ffc>
  4059d0:	mov	w24, #0x0                   	// #0
  4059d4:	b	405960 <__fxstatat@plt+0x3ec0>
  4059d8:	mov	w22, w21
  4059dc:	mov	w24, #0x1                   	// #1
  4059e0:	b	405a38 <__fxstatat@plt+0x3f98>
  4059e4:	mov	w21, w22
  4059e8:	mov	w24, #0x1                   	// #1
  4059ec:	b	405a58 <__fxstatat@plt+0x3fb8>
  4059f0:	eor	w2, w24, #0x1
  4059f4:	mov	w1, w22
  4059f8:	mov	x0, x20
  4059fc:	bl	405828 <__fxstatat@plt+0x3d88>
  405a00:	mov	w19, #0x0                   	// #0
  405a04:	b	405aa0 <__fxstatat@plt+0x4000>
  405a08:	bl	401a70 <__errno_location@plt>
  405a0c:	mov	x20, x0
  405a10:	ldr	w21, [x0]
  405a14:	mov	w0, w22
  405a18:	bl	401860 <close@plt>
  405a1c:	str	w21, [x20]
  405a20:	b	405aa0 <__fxstatat@plt+0x4000>
  405a24:	ldr	w3, [x20, #72]
  405a28:	tbnz	w3, #2, 40597c <__fxstatat@plt+0x3edc>
  405a2c:	tbnz	w21, #31, 4059d0 <__fxstatat@plt+0x3f30>
  405a30:	mov	w22, w21
  405a34:	mov	w24, #0x0                   	// #0
  405a38:	ldr	w0, [x20, #72]
  405a3c:	tbnz	w0, #1, 405a58 <__fxstatat@plt+0x3fb8>
  405a40:	cbz	x19, 4059b8 <__fxstatat@plt+0x3f18>
  405a44:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  405a48:	add	x1, x1, #0xd68
  405a4c:	mov	x0, x19
  405a50:	bl	401910 <strcmp@plt>
  405a54:	cbnz	w0, 4059b8 <__fxstatat@plt+0x3f18>
  405a58:	add	x2, sp, #0x40
  405a5c:	mov	w1, w22
  405a60:	mov	w0, #0x0                   	// #0
  405a64:	bl	401a00 <__fxstat@plt>
  405a68:	cbnz	w0, 405a98 <__fxstatat@plt+0x3ff8>
  405a6c:	ldr	x1, [x23, #120]
  405a70:	ldr	x0, [sp, #64]
  405a74:	cmp	x1, x0
  405a78:	b.ne	405a8c <__fxstatat@plt+0x3fec>  // b.any
  405a7c:	ldr	x1, [x23, #128]
  405a80:	ldr	x0, [sp, #72]
  405a84:	cmp	x1, x0
  405a88:	b.eq	4059b8 <__fxstatat@plt+0x3f18>  // b.none
  405a8c:	bl	401a70 <__errno_location@plt>
  405a90:	mov	w1, #0x2                   	// #2
  405a94:	str	w1, [x0]
  405a98:	mov	w19, #0xffffffff            	// #-1
  405a9c:	tbnz	w21, #31, 405a08 <__fxstatat@plt+0x3f68>
  405aa0:	mov	w0, w19
  405aa4:	ldp	x19, x20, [sp, #16]
  405aa8:	ldp	x21, x22, [sp, #32]
  405aac:	ldp	x23, x24, [sp, #48]
  405ab0:	ldp	x29, x30, [sp], #192
  405ab4:	ret
  405ab8:	stp	x29, x30, [sp, #-48]!
  405abc:	mov	x29, sp
  405ac0:	ldr	w3, [x0, #72]
  405ac4:	mov	w2, #0x102                 	// #258
  405ac8:	tst	w3, w2
  405acc:	b.ne	405b24 <__fxstatat@plt+0x4084>  // b.any
  405ad0:	ldr	x2, [x1, #8]
  405ad4:	cbz	x2, 405b48 <__fxstatat@plt+0x40a8>
  405ad8:	ldr	x3, [x2, #88]
  405adc:	tbnz	x3, #63, 405b48 <__fxstatat@plt+0x40a8>
  405ae0:	ldr	x3, [x0, #88]
  405ae4:	ldr	x4, [x3, #16]
  405ae8:	cbz	x4, 405b54 <__fxstatat@plt+0x40b4>
  405aec:	ldr	x5, [x3]
  405af0:	ldr	x4, [x1, #128]
  405af4:	cmp	x5, x4
  405af8:	b.ne	405b48 <__fxstatat@plt+0x40a8>  // b.any
  405afc:	ldr	x4, [x3, #8]
  405b00:	ldr	x1, [x1, #120]
  405b04:	cmp	x4, x1
  405b08:	b.ne	405b48 <__fxstatat@plt+0x40a8>  // b.any
  405b0c:	ldr	x1, [x2, #120]
  405b10:	str	x1, [x3, #8]
  405b14:	ldr	x0, [x0, #88]
  405b18:	ldr	x1, [x2, #128]
  405b1c:	str	x1, [x0]
  405b20:	b	405b48 <__fxstatat@plt+0x40a8>
  405b24:	ldr	x2, [x1, #120]
  405b28:	str	x2, [sp, #24]
  405b2c:	ldr	x1, [x1, #128]
  405b30:	str	x1, [sp, #32]
  405b34:	add	x1, sp, #0x18
  405b38:	ldr	x0, [x0, #88]
  405b3c:	bl	408740 <__fxstatat@plt+0x6ca0>
  405b40:	cbz	x0, 405b50 <__fxstatat@plt+0x40b0>
  405b44:	bl	401950 <free@plt>
  405b48:	ldp	x29, x30, [sp], #48
  405b4c:	ret
  405b50:	bl	4018a0 <abort@plt>
  405b54:	bl	4018a0 <abort@plt>
  405b58:	stp	x29, x30, [sp, #-176]!
  405b5c:	mov	x29, sp
  405b60:	stp	x19, x20, [sp, #16]
  405b64:	stp	x21, x22, [sp, #32]
  405b68:	stp	x23, x24, [sp, #48]
  405b6c:	stp	x27, x28, [sp, #80]
  405b70:	mov	x20, x0
  405b74:	str	w1, [sp, #140]
  405b78:	ldr	x24, [x0]
  405b7c:	ldr	x0, [x24, #24]
  405b80:	str	x0, [sp, #144]
  405b84:	cbz	x0, 405c78 <__fxstatat@plt+0x41d8>
  405b88:	bl	4019d0 <dirfd@plt>
  405b8c:	str	w0, [sp, #172]
  405b90:	tbnz	w0, #31, 405c44 <__fxstatat@plt+0x41a4>
  405b94:	stp	x25, x26, [sp, #64]
  405b98:	ldr	x0, [x20, #64]
  405b9c:	cmp	x0, #0x0
  405ba0:	mov	x0, #0x86a0                	// #34464
  405ba4:	movk	x0, #0x1, lsl #16
  405ba8:	csinv	x0, x0, xzr, eq  // eq = none
  405bac:	str	x0, [sp, #120]
  405bb0:	mov	w0, #0x1                   	// #1
  405bb4:	str	w0, [sp, #156]
  405bb8:	ldr	x0, [x24, #72]
  405bbc:	sub	x1, x0, #0x1
  405bc0:	mov	x2, x1
  405bc4:	ldr	x1, [x24, #56]
  405bc8:	ldrb	w2, [x1, x2]
  405bcc:	sub	x1, x0, #0x1
  405bd0:	cmp	w2, #0x2f
  405bd4:	csel	x2, x1, x0, eq  // eq = none
  405bd8:	str	x2, [sp, #128]
  405bdc:	ldr	w0, [x20, #72]
  405be0:	str	xzr, [sp, #112]
  405be4:	tbz	w0, #2, 405c00 <__fxstatat@plt+0x4160>
  405be8:	ldr	x0, [x20, #32]
  405bec:	add	x1, x0, x2
  405bf0:	add	x1, x1, #0x1
  405bf4:	str	x1, [sp, #112]
  405bf8:	mov	w1, #0x2f                  	// #47
  405bfc:	strb	w1, [x0, x2]
  405c00:	ldr	x0, [sp, #128]
  405c04:	add	x23, x0, #0x1
  405c08:	ldr	x26, [x20, #48]
  405c0c:	sub	x26, x26, x23
  405c10:	ldr	x0, [x24, #88]
  405c14:	add	x0, x0, #0x1
  405c18:	str	x0, [sp, #104]
  405c1c:	ldr	x27, [x24, #24]
  405c20:	cbz	x27, 406334 <__fxstatat@plt+0x4894>
  405c24:	bl	401a70 <__errno_location@plt>
  405c28:	mov	x28, x0
  405c2c:	str	wzr, [sp, #152]
  405c30:	str	wzr, [sp, #136]
  405c34:	str	xzr, [sp, #96]
  405c38:	mov	x25, #0x0                   	// #0
  405c3c:	mov	x27, #0x0                   	// #0
  405c40:	b	406138 <__fxstatat@plt+0x4698>
  405c44:	ldr	x0, [x24, #24]
  405c48:	bl	401850 <closedir@plt>
  405c4c:	str	xzr, [x24, #24]
  405c50:	mov	x27, #0x0                   	// #0
  405c54:	ldr	w0, [sp, #140]
  405c58:	cmp	w0, #0x3
  405c5c:	b.ne	406008 <__fxstatat@plt+0x4568>  // b.any
  405c60:	mov	w0, #0x4                   	// #4
  405c64:	strh	w0, [x24, #108]
  405c68:	bl	401a70 <__errno_location@plt>
  405c6c:	ldr	w0, [x0]
  405c70:	str	w0, [x24, #64]
  405c74:	b	406008 <__fxstatat@plt+0x4568>
  405c78:	ldr	w3, [x20, #72]
  405c7c:	mov	w1, #0x204                 	// #516
  405c80:	and	w1, w3, w1
  405c84:	mov	w0, #0xffffff9c            	// #-100
  405c88:	cmp	w1, #0x200
  405c8c:	b.eq	405d84 <__fxstatat@plt+0x42e4>  // b.none
  405c90:	ldr	x1, [x24, #48]
  405c94:	and	w2, w3, #0x10
  405c98:	tbz	w3, #4, 405cb4 <__fxstatat@plt+0x4214>
  405c9c:	mov	w2, #0x8000                	// #32768
  405ca0:	tbz	w3, #0, 405cb4 <__fxstatat@plt+0x4214>
  405ca4:	ldr	x2, [x24, #88]
  405ca8:	cmp	x2, #0x0
  405cac:	cset	w2, ne  // ne = any
  405cb0:	lsl	w2, w2, #15
  405cb4:	add	x3, sp, #0xac
  405cb8:	bl	408a24 <__fxstatat@plt+0x6f84>
  405cbc:	mov	x27, x0
  405cc0:	str	x0, [x24, #24]
  405cc4:	cbz	x0, 405d8c <__fxstatat@plt+0x42ec>
  405cc8:	ldrh	w0, [x24, #108]
  405ccc:	cmp	w0, #0xb
  405cd0:	b.eq	405db0 <__fxstatat@plt+0x4310>  // b.none
  405cd4:	ldr	w0, [x20, #72]
  405cd8:	tbnz	w0, #8, 405dcc <__fxstatat@plt+0x432c>
  405cdc:	stp	x25, x26, [sp, #64]
  405ce0:	ldr	x0, [x20, #64]
  405ce4:	cmp	x0, #0x0
  405ce8:	mov	x0, #0x86a0                	// #34464
  405cec:	movk	x0, #0x1, lsl #16
  405cf0:	csinv	x0, x0, xzr, eq  // eq = none
  405cf4:	str	x0, [sp, #120]
  405cf8:	str	wzr, [sp, #156]
  405cfc:	ldr	w0, [sp, #140]
  405d00:	cmp	w0, #0x2
  405d04:	b.eq	405bb8 <__fxstatat@plt+0x4118>  // b.none
  405d08:	ldr	w0, [x20, #72]
  405d0c:	and	w0, w0, #0x38
  405d10:	cmp	w0, #0x18
  405d14:	b.eq	405e18 <__fxstatat@plt+0x4378>  // b.none
  405d18:	ldr	w0, [sp, #140]
  405d1c:	cmp	w0, #0x3
  405d20:	cset	w21, eq  // eq = none
  405d24:	mov	w19, #0x1                   	// #1
  405d28:	ldr	w0, [x20, #72]
  405d2c:	tbnz	w0, #9, 405e54 <__fxstatat@plt+0x43b4>
  405d30:	ldr	w2, [sp, #172]
  405d34:	tbz	w2, #31, 405e6c <__fxstatat@plt+0x43cc>
  405d38:	cmp	w21, #0x0
  405d3c:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  405d40:	b.eq	405d50 <__fxstatat@plt+0x42b0>  // b.none
  405d44:	bl	401a70 <__errno_location@plt>
  405d48:	ldr	w0, [x0]
  405d4c:	str	w0, [x24, #64]
  405d50:	ldrh	w0, [x24, #110]
  405d54:	orr	w0, w0, #0x1
  405d58:	strh	w0, [x24, #110]
  405d5c:	ldr	x0, [x24, #24]
  405d60:	bl	401850 <closedir@plt>
  405d64:	str	xzr, [x24, #24]
  405d68:	ldr	w0, [x20, #72]
  405d6c:	tbz	w0, #9, 405d78 <__fxstatat@plt+0x42d8>
  405d70:	ldr	w0, [sp, #172]
  405d74:	tbz	w0, #31, 405e8c <__fxstatat@plt+0x43ec>
  405d78:	str	xzr, [x24, #24]
  405d7c:	str	wzr, [sp, #156]
  405d80:	b	405bb8 <__fxstatat@plt+0x4118>
  405d84:	ldr	w0, [x20, #44]
  405d88:	b	405c90 <__fxstatat@plt+0x41f0>
  405d8c:	ldr	w0, [sp, #140]
  405d90:	cmp	w0, #0x3
  405d94:	b.ne	406008 <__fxstatat@plt+0x4568>  // b.any
  405d98:	mov	w0, #0x4                   	// #4
  405d9c:	strh	w0, [x24, #108]
  405da0:	bl	401a70 <__errno_location@plt>
  405da4:	ldr	w0, [x0]
  405da8:	str	w0, [x24, #64]
  405dac:	b	406008 <__fxstatat@plt+0x4568>
  405db0:	stp	x25, x26, [sp, #64]
  405db4:	mov	w2, #0x0                   	// #0
  405db8:	mov	x1, x24
  405dbc:	mov	x0, x20
  405dc0:	bl	405118 <__fxstatat@plt+0x3678>
  405dc4:	strh	w0, [x24, #108]
  405dc8:	b	405ce0 <__fxstatat@plt+0x4240>
  405dcc:	mov	x1, x24
  405dd0:	mov	x0, x20
  405dd4:	bl	405ab8 <__fxstatat@plt+0x4018>
  405dd8:	mov	w2, #0x0                   	// #0
  405ddc:	mov	x1, x24
  405de0:	mov	x0, x20
  405de4:	bl	405118 <__fxstatat@plt+0x3678>
  405de8:	mov	x1, x24
  405dec:	mov	x0, x20
  405df0:	bl	405744 <__fxstatat@plt+0x3ca4>
  405df4:	and	w0, w0, #0xff
  405df8:	cbz	w0, 405e04 <__fxstatat@plt+0x4364>
  405dfc:	stp	x25, x26, [sp, #64]
  405e00:	b	405ce0 <__fxstatat@plt+0x4240>
  405e04:	bl	401a70 <__errno_location@plt>
  405e08:	mov	w1, #0xc                   	// #12
  405e0c:	str	w1, [x0]
  405e10:	ldr	x27, [sp, #144]
  405e14:	b	406008 <__fxstatat@plt+0x4568>
  405e18:	ldr	w0, [x24, #140]
  405e1c:	cmp	w0, #0x2
  405e20:	b.ne	405d18 <__fxstatat@plt+0x4278>  // b.any
  405e24:	ldr	w1, [sp, #172]
  405e28:	mov	x0, x24
  405e2c:	bl	4056a4 <__fxstatat@plt+0x3c04>
  405e30:	cmp	w0, #0x0
  405e34:	cset	w19, eq  // eq = none
  405e38:	ldr	w0, [sp, #140]
  405e3c:	cmp	w0, #0x3
  405e40:	cset	w21, eq  // eq = none
  405e44:	orr	w0, w21, w19
  405e48:	str	w0, [sp, #156]
  405e4c:	cbz	w0, 405bb8 <__fxstatat@plt+0x4118>
  405e50:	b	405d28 <__fxstatat@plt+0x4288>
  405e54:	mov	w2, #0x3                   	// #3
  405e58:	mov	w1, #0x406                 	// #1030
  405e5c:	ldr	w0, [sp, #172]
  405e60:	bl	408fb0 <__fxstatat@plt+0x7510>
  405e64:	str	w0, [sp, #172]
  405e68:	b	405d30 <__fxstatat@plt+0x4290>
  405e6c:	mov	x3, #0x0                   	// #0
  405e70:	mov	x1, x24
  405e74:	mov	x0, x20
  405e78:	bl	4058fc <__fxstatat@plt+0x3e5c>
  405e7c:	mov	w1, #0x1                   	// #1
  405e80:	str	w1, [sp, #156]
  405e84:	cbz	w0, 405bb8 <__fxstatat@plt+0x4118>
  405e88:	b	405d38 <__fxstatat@plt+0x4298>
  405e8c:	bl	401860 <close@plt>
  405e90:	b	405d78 <__fxstatat@plt+0x42d8>
  405e94:	ldr	w0, [x28]
  405e98:	cbz	w0, 405ebc <__fxstatat@plt+0x441c>
  405e9c:	str	w0, [x24, #64]
  405ea0:	ldr	x0, [sp, #144]
  405ea4:	orr	x0, x0, x25
  405ea8:	cmp	x0, #0x0
  405eac:	mov	w0, #0x7                   	// #7
  405eb0:	mov	w1, #0x4                   	// #4
  405eb4:	csel	w0, w0, w1, ne  // ne = any
  405eb8:	strh	w0, [x24, #108]
  405ebc:	ldr	x0, [x24, #24]
  405ec0:	cbz	x0, 405ecc <__fxstatat@plt+0x442c>
  405ec4:	bl	401850 <closedir@plt>
  405ec8:	str	xzr, [x24, #24]
  405ecc:	ldr	w0, [sp, #136]
  405ed0:	cbnz	w0, 4062a4 <__fxstatat@plt+0x4804>
  405ed4:	ldr	w0, [x20, #72]
  405ed8:	tbz	w0, #2, 405ef8 <__fxstatat@plt+0x4458>
  405edc:	ldr	x0, [x20, #48]
  405ee0:	cmp	x25, #0x0
  405ee4:	ccmp	x0, x23, #0x4, ne  // ne = any
  405ee8:	cset	x0, eq  // eq = none
  405eec:	ldr	x1, [sp, #112]
  405ef0:	sub	x0, x1, x0
  405ef4:	strb	wzr, [x0]
  405ef8:	ldr	x0, [sp, #144]
  405efc:	cmp	x0, #0x0
  405f00:	ldr	w0, [sp, #156]
  405f04:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  405f08:	b.eq	405f38 <__fxstatat@plt+0x4498>  // b.none
  405f0c:	cmp	x25, #0x0
  405f10:	ldr	w0, [sp, #140]
  405f14:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  405f18:	b.ne	405f3c <__fxstatat@plt+0x449c>  // b.any
  405f1c:	ldr	x0, [x24, #88]
  405f20:	cbnz	x0, 406340 <__fxstatat@plt+0x48a0>
  405f24:	mov	x0, x20
  405f28:	bl	40589c <__fxstatat@plt+0x3dfc>
  405f2c:	cmp	w0, #0x0
  405f30:	cset	w0, ne  // ne = any
  405f34:	cbnz	w0, 406364 <__fxstatat@plt+0x48c4>
  405f38:	cbz	x25, 40638c <__fxstatat@plt+0x48ec>
  405f3c:	ldr	w0, [sp, #152]
  405f40:	cbnz	w0, 4063c8 <__fxstatat@plt+0x4928>
  405f44:	ldr	x0, [x20, #64]
  405f48:	cmp	x0, #0x0
  405f4c:	ccmp	x25, #0x1, #0x0, ne  // ne = any
  405f50:	b.hi	4063f4 <__fxstatat@plt+0x4954>  // b.pmore
  405f54:	ldp	x25, x26, [sp, #64]
  405f58:	b	406008 <__fxstatat@plt+0x4568>
  405f5c:	ldrb	w0, [x22, #20]
  405f60:	cbz	w0, 406130 <__fxstatat@plt+0x4690>
  405f64:	ldrh	w0, [x22, #20]
  405f68:	cmp	w0, #0x2e
  405f6c:	b.ne	406160 <__fxstatat@plt+0x46c0>  // b.any
  405f70:	b	406130 <__fxstatat@plt+0x4690>
  405f74:	ldr	x26, [x20, #32]
  405f78:	ldr	x0, [sp, #128]
  405f7c:	add	x1, x0, #0x2
  405f80:	add	x1, x1, x21
  405f84:	mov	x0, x20
  405f88:	bl	4050a0 <__fxstatat@plt+0x3600>
  405f8c:	ands	w0, w0, #0xff
  405f90:	b.eq	405fc8 <__fxstatat@plt+0x4528>  // b.none
  405f94:	ldr	x1, [x20, #32]
  405f98:	cmp	x1, x26
  405f9c:	b.eq	406024 <__fxstatat@plt+0x4584>  // b.none
  405fa0:	ldr	w2, [x20, #72]
  405fa4:	add	x1, x1, x23
  405fa8:	tst	x2, #0x4
  405fac:	ldr	x2, [sp, #112]
  405fb0:	csel	x1, x1, x2, ne  // ne = any
  405fb4:	str	x1, [sp, #112]
  405fb8:	ldr	x26, [x20, #48]
  405fbc:	sub	x26, x26, x23
  405fc0:	str	w0, [sp, #136]
  405fc4:	b	406190 <__fxstatat@plt+0x46f0>
  405fc8:	ldr	w21, [x28]
  405fcc:	mov	x0, x19
  405fd0:	bl	401950 <free@plt>
  405fd4:	mov	x0, x27
  405fd8:	bl	4054e0 <__fxstatat@plt+0x3a40>
  405fdc:	ldr	x0, [x24, #24]
  405fe0:	bl	401850 <closedir@plt>
  405fe4:	str	xzr, [x24, #24]
  405fe8:	mov	w0, #0x7                   	// #7
  405fec:	strh	w0, [x24, #108]
  405ff0:	ldr	w0, [x20, #72]
  405ff4:	orr	w0, w0, #0x2000
  405ff8:	str	w0, [x20, #72]
  405ffc:	str	w21, [x28]
  406000:	mov	x27, #0x0                   	// #0
  406004:	ldp	x25, x26, [sp, #64]
  406008:	mov	x0, x27
  40600c:	ldp	x19, x20, [sp, #16]
  406010:	ldp	x21, x22, [sp, #32]
  406014:	ldp	x23, x24, [sp, #48]
  406018:	ldp	x27, x28, [sp, #80]
  40601c:	ldp	x29, x30, [sp], #176
  406020:	ret
  406024:	ldr	w0, [sp, #136]
  406028:	b	405fb8 <__fxstatat@plt+0x4518>
  40602c:	mov	x0, x19
  406030:	bl	401950 <free@plt>
  406034:	mov	x0, x27
  406038:	bl	4054e0 <__fxstatat@plt+0x3a40>
  40603c:	ldr	x0, [x24, #24]
  406040:	bl	401850 <closedir@plt>
  406044:	str	xzr, [x24, #24]
  406048:	mov	w0, #0x7                   	// #7
  40604c:	strh	w0, [x24, #108]
  406050:	ldr	w0, [x20, #72]
  406054:	orr	w0, w0, #0x2000
  406058:	str	w0, [x20, #72]
  40605c:	mov	w0, #0x24                  	// #36
  406060:	str	w0, [x28]
  406064:	mov	x27, #0x0                   	// #0
  406068:	ldp	x25, x26, [sp, #64]
  40606c:	b	406008 <__fxstatat@plt+0x4568>
  406070:	ldr	x0, [x19, #56]
  406074:	str	x0, [x19, #48]
  406078:	ldr	x2, [x19, #96]
  40607c:	add	x2, x2, #0x1
  406080:	add	x1, x19, #0xf8
  406084:	ldr	x0, [sp, #112]
  406088:	bl	4016b0 <memmove@plt>
  40608c:	b	4061c4 <__fxstatat@plt+0x4724>
  406090:	ldrb	w0, [x22, #18]
  406094:	and	w0, w0, #0xfffffffb
  406098:	tst	w0, #0xff
  40609c:	b.eq	4061e4 <__fxstatat@plt+0x4744>  // b.none
  4060a0:	mov	w0, #0xb                   	// #11
  4060a4:	strh	w0, [x19, #108]
  4060a8:	ldrb	w1, [x22, #18]
  4060ac:	cmp	w1, #0x6
  4060b0:	b.eq	406410 <__fxstatat@plt+0x4970>  // b.none
  4060b4:	b.hi	406420 <__fxstatat@plt+0x4980>  // b.pmore
  4060b8:	cmp	w1, #0x2
  4060bc:	b.eq	4060dc <__fxstatat@plt+0x463c>  // b.none
  4060c0:	mov	w0, #0x1                   	// #1
  4060c4:	cmp	w1, #0x4
  4060c8:	b.eq	406210 <__fxstatat@plt+0x4770>  // b.none
  4060cc:	cmp	w1, w0
  4060d0:	b.eq	406458 <__fxstatat@plt+0x49b8>  // b.none
  4060d4:	mov	w1, #0x0                   	// #0
  4060d8:	b	4060ec <__fxstatat@plt+0x464c>
  4060dc:	mov	w0, #0x1                   	// #1
  4060e0:	b	4060e8 <__fxstatat@plt+0x4648>
  4060e4:	mov	w0, #0x0                   	// #0
  4060e8:	mov	w1, #0x2000                	// #8192
  4060ec:	str	w1, [x19, #136]
  4060f0:	eor	w0, w0, #0x1
  4060f4:	mov	w0, w0
  4060f8:	add	x0, x0, #0x1
  4060fc:	str	x0, [x19, #168]
  406100:	str	xzr, [x19, #16]
  406104:	cbz	x27, 406244 <__fxstatat@plt+0x47a4>
  406108:	ldr	x0, [sp, #96]
  40610c:	str	x19, [x0, #16]
  406110:	mov	x0, #0x2710                	// #10000
  406114:	cmp	x25, x0
  406118:	b.eq	40624c <__fxstatat@plt+0x47ac>  // b.none
  40611c:	add	x25, x25, #0x1
  406120:	ldr	x0, [sp, #120]
  406124:	cmp	x25, x0
  406128:	b.cs	405ecc <__fxstatat@plt+0x442c>  // b.hs, b.nlast
  40612c:	str	x19, [sp, #96]
  406130:	ldr	x0, [x24, #24]
  406134:	cbz	x0, 405ecc <__fxstatat@plt+0x442c>
  406138:	str	wzr, [x28]
  40613c:	ldr	x0, [x24, #24]
  406140:	bl	401830 <readdir@plt>
  406144:	mov	x22, x0
  406148:	cbz	x0, 405e94 <__fxstatat@plt+0x43f4>
  40614c:	ldr	w0, [x20, #72]
  406150:	tbnz	w0, #5, 406160 <__fxstatat@plt+0x46c0>
  406154:	ldrb	w0, [x22, #19]
  406158:	cmp	w0, #0x2e
  40615c:	b.eq	405f5c <__fxstatat@plt+0x44bc>  // b.none
  406160:	add	x19, x22, #0x13
  406164:	mov	x0, x19
  406168:	bl	4016e0 <strlen@plt>
  40616c:	mov	x21, x0
  406170:	mov	x2, x0
  406174:	mov	x1, x19
  406178:	mov	x0, x20
  40617c:	bl	40538c <__fxstatat@plt+0x38ec>
  406180:	mov	x19, x0
  406184:	cbz	x0, 405fc8 <__fxstatat@plt+0x4528>
  406188:	cmp	x21, x26
  40618c:	b.cs	405f74 <__fxstatat@plt+0x44d4>  // b.hs, b.nlast
  406190:	adds	x21, x23, x21
  406194:	b.cs	40602c <__fxstatat@plt+0x458c>  // b.hs, b.nlast
  406198:	ldr	x0, [sp, #104]
  40619c:	str	x0, [x19, #88]
  4061a0:	ldr	x0, [x20]
  4061a4:	str	x0, [x19, #8]
  4061a8:	str	x21, [x19, #72]
  4061ac:	ldr	x0, [x22]
  4061b0:	str	x0, [x19, #128]
  4061b4:	ldr	w0, [x20, #72]
  4061b8:	tbnz	w0, #2, 406070 <__fxstatat@plt+0x45d0>
  4061bc:	add	x0, x19, #0xf8
  4061c0:	str	x0, [x19, #48]
  4061c4:	ldr	x0, [x20, #64]
  4061c8:	cbz	x0, 4061d4 <__fxstatat@plt+0x4734>
  4061cc:	ldr	w0, [x20, #72]
  4061d0:	tbz	w0, #10, 40622c <__fxstatat@plt+0x478c>
  4061d4:	ldr	w0, [x20, #72]
  4061d8:	and	w0, w0, #0x18
  4061dc:	cmp	w0, #0x18
  4061e0:	b.eq	406090 <__fxstatat@plt+0x45f0>  // b.none
  4061e4:	mov	w0, #0xb                   	// #11
  4061e8:	strh	w0, [x19, #108]
  4061ec:	ldrb	w1, [x22, #18]
  4061f0:	cmp	w1, #0x6
  4061f4:	b.eq	406440 <__fxstatat@plt+0x49a0>  // b.none
  4061f8:	b.hi	406460 <__fxstatat@plt+0x49c0>  // b.pmore
  4061fc:	cmp	w1, #0x2
  406200:	b.eq	4060e4 <__fxstatat@plt+0x4644>  // b.none
  406204:	mov	w0, #0x0                   	// #0
  406208:	cmp	w1, #0x4
  40620c:	b.ne	406450 <__fxstatat@plt+0x49b0>  // b.any
  406210:	mov	w1, #0x4000                	// #16384
  406214:	b	4060ec <__fxstatat@plt+0x464c>
  406218:	mov	w0, #0x1                   	// #1
  40621c:	b	406224 <__fxstatat@plt+0x4784>
  406220:	mov	w0, #0x0                   	// #0
  406224:	mov	w1, #0xa000                	// #40960
  406228:	b	4060ec <__fxstatat@plt+0x464c>
  40622c:	mov	w2, #0x0                   	// #0
  406230:	mov	x1, x19
  406234:	mov	x0, x20
  406238:	bl	405118 <__fxstatat@plt+0x3678>
  40623c:	strh	w0, [x19, #108]
  406240:	b	406100 <__fxstatat@plt+0x4660>
  406244:	mov	x27, x19
  406248:	b	406110 <__fxstatat@plt+0x4670>
  40624c:	ldr	x0, [x20, #64]
  406250:	cbz	x0, 406260 <__fxstatat@plt+0x47c0>
  406254:	str	x19, [sp, #96]
  406258:	mov	x25, #0x2711                	// #10001
  40625c:	b	406130 <__fxstatat@plt+0x4690>
  406260:	ldr	w1, [sp, #172]
  406264:	mov	x0, x24
  406268:	bl	40559c <__fxstatat@plt+0x3afc>
  40626c:	mov	x1, #0x1994                	// #6548
  406270:	movk	x1, #0x102, lsl #16
  406274:	cmp	x0, x1
  406278:	b.eq	40648c <__fxstatat@plt+0x49ec>  // b.none
  40627c:	mov	x1, #0x4d42                	// #19778
  406280:	movk	x1, #0xff53, lsl #16
  406284:	cmp	x0, x1
  406288:	b.eq	40648c <__fxstatat@plt+0x49ec>  // b.none
  40628c:	mov	x1, #0x6969                	// #26985
  406290:	cmp	x0, x1
  406294:	b.eq	40648c <__fxstatat@plt+0x49ec>  // b.none
  406298:	mov	w0, #0x1                   	// #1
  40629c:	str	w0, [sp, #152]
  4062a0:	b	406254 <__fxstatat@plt+0x47b4>
  4062a4:	ldr	x2, [x20, #32]
  4062a8:	ldr	x0, [x20, #8]
  4062ac:	cbnz	x0, 4062cc <__fxstatat@plt+0x482c>
  4062b0:	ldr	x0, [x27, #88]
  4062b4:	tbnz	x0, #63, 405ed4 <__fxstatat@plt+0x4434>
  4062b8:	mov	x0, x27
  4062bc:	b	406308 <__fxstatat@plt+0x4868>
  4062c0:	str	x2, [x0, #56]
  4062c4:	ldr	x0, [x0, #16]
  4062c8:	cbz	x0, 4062b0 <__fxstatat@plt+0x4810>
  4062cc:	ldr	x1, [x0, #48]
  4062d0:	add	x3, x0, #0xf8
  4062d4:	cmp	x1, x3
  4062d8:	b.eq	4062c0 <__fxstatat@plt+0x4820>  // b.none
  4062dc:	ldr	x3, [x0, #56]
  4062e0:	sub	x1, x1, x3
  4062e4:	add	x1, x2, x1
  4062e8:	str	x1, [x0, #48]
  4062ec:	b	4062c0 <__fxstatat@plt+0x4820>
  4062f0:	str	x2, [x0, #56]
  4062f4:	ldr	x1, [x0, #16]
  4062f8:	cbz	x1, 40632c <__fxstatat@plt+0x488c>
  4062fc:	mov	x0, x1
  406300:	ldr	x1, [x0, #88]
  406304:	tbnz	x1, #63, 405ed4 <__fxstatat@plt+0x4434>
  406308:	ldr	x1, [x0, #48]
  40630c:	add	x3, x0, #0xf8
  406310:	cmp	x1, x3
  406314:	b.eq	4062f0 <__fxstatat@plt+0x4850>  // b.none
  406318:	ldr	x3, [x0, #56]
  40631c:	sub	x1, x1, x3
  406320:	add	x1, x2, x1
  406324:	str	x1, [x0, #48]
  406328:	b	4062f0 <__fxstatat@plt+0x4850>
  40632c:	ldr	x0, [x0, #8]
  406330:	b	406300 <__fxstatat@plt+0x4860>
  406334:	str	wzr, [sp, #152]
  406338:	mov	x25, #0x0                   	// #0
  40633c:	b	405ed4 <__fxstatat@plt+0x4434>
  406340:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  406344:	add	x3, x3, #0xd68
  406348:	mov	w2, #0xffffffff            	// #-1
  40634c:	ldr	x1, [x24, #8]
  406350:	mov	x0, x20
  406354:	bl	4058fc <__fxstatat@plt+0x3e5c>
  406358:	cmp	w0, #0x0
  40635c:	cset	w0, ne  // ne = any
  406360:	b	405f34 <__fxstatat@plt+0x4494>
  406364:	mov	w0, #0x7                   	// #7
  406368:	strh	w0, [x24, #108]
  40636c:	ldr	w0, [x20, #72]
  406370:	orr	w0, w0, #0x2000
  406374:	str	w0, [x20, #72]
  406378:	mov	x0, x27
  40637c:	bl	4054e0 <__fxstatat@plt+0x3a40>
  406380:	mov	x27, #0x0                   	// #0
  406384:	ldp	x25, x26, [sp, #64]
  406388:	b	406008 <__fxstatat@plt+0x4568>
  40638c:	ldr	w0, [sp, #140]
  406390:	cmp	w0, #0x3
  406394:	b.eq	4063ac <__fxstatat@plt+0x490c>  // b.none
  406398:	mov	x0, x27
  40639c:	bl	4054e0 <__fxstatat@plt+0x3a40>
  4063a0:	mov	x27, #0x0                   	// #0
  4063a4:	ldp	x25, x26, [sp, #64]
  4063a8:	b	406008 <__fxstatat@plt+0x4568>
  4063ac:	ldrh	w0, [x24, #108]
  4063b0:	cmp	w0, #0x7
  4063b4:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4063b8:	b.eq	406398 <__fxstatat@plt+0x48f8>  // b.none
  4063bc:	mov	w0, #0x6                   	// #6
  4063c0:	strh	w0, [x24, #108]
  4063c4:	b	406398 <__fxstatat@plt+0x48f8>
  4063c8:	adrp	x0, 405000 <__fxstatat@plt+0x3560>
  4063cc:	add	x0, x0, #0x74
  4063d0:	str	x0, [x20, #64]
  4063d4:	mov	x2, x25
  4063d8:	mov	x1, x27
  4063dc:	mov	x0, x20
  4063e0:	bl	4052b0 <__fxstatat@plt+0x3810>
  4063e4:	mov	x27, x0
  4063e8:	str	xzr, [x20, #64]
  4063ec:	ldp	x25, x26, [sp, #64]
  4063f0:	b	406008 <__fxstatat@plt+0x4568>
  4063f4:	mov	x2, x25
  4063f8:	mov	x1, x27
  4063fc:	mov	x0, x20
  406400:	bl	4052b0 <__fxstatat@plt+0x3810>
  406404:	mov	x27, x0
  406408:	ldp	x25, x26, [sp, #64]
  40640c:	b	406008 <__fxstatat@plt+0x4568>
  406410:	mov	w0, #0x6000                	// #24576
  406414:	str	w0, [x19, #136]
  406418:	mov	x0, #0x1                   	// #1
  40641c:	b	4060fc <__fxstatat@plt+0x465c>
  406420:	cmp	w1, #0xa
  406424:	b.eq	406218 <__fxstatat@plt+0x4778>  // b.none
  406428:	mov	w0, #0x1                   	// #1
  40642c:	cmp	w1, #0xc
  406430:	b.eq	406474 <__fxstatat@plt+0x49d4>  // b.none
  406434:	cmp	w1, #0x8
  406438:	b.eq	406484 <__fxstatat@plt+0x49e4>  // b.none
  40643c:	b	4060d4 <__fxstatat@plt+0x4634>
  406440:	mov	w0, #0x6000                	// #24576
  406444:	str	w0, [x19, #136]
  406448:	mov	x0, #0x2                   	// #2
  40644c:	b	4060fc <__fxstatat@plt+0x465c>
  406450:	cmp	w1, #0x1
  406454:	b.ne	4060d4 <__fxstatat@plt+0x4634>  // b.any
  406458:	mov	w1, #0x1000                	// #4096
  40645c:	b	4060ec <__fxstatat@plt+0x464c>
  406460:	cmp	w1, #0xa
  406464:	b.eq	406220 <__fxstatat@plt+0x4780>  // b.none
  406468:	mov	w0, #0x0                   	// #0
  40646c:	cmp	w1, #0xc
  406470:	b.ne	40647c <__fxstatat@plt+0x49dc>  // b.any
  406474:	mov	w1, #0xc000                	// #49152
  406478:	b	4060ec <__fxstatat@plt+0x464c>
  40647c:	cmp	w1, #0x8
  406480:	b.ne	4060d4 <__fxstatat@plt+0x4634>  // b.any
  406484:	mov	w1, #0x8000                	// #32768
  406488:	b	4060ec <__fxstatat@plt+0x464c>
  40648c:	add	x25, x25, #0x1
  406490:	str	x19, [sp, #96]
  406494:	str	wzr, [sp, #152]
  406498:	b	406130 <__fxstatat@plt+0x4690>
  40649c:	stp	x29, x30, [sp, #-112]!
  4064a0:	mov	x29, sp
  4064a4:	stp	x19, x20, [sp, #16]
  4064a8:	tst	w1, #0xfffff000
  4064ac:	b.ne	4065b8 <__fxstatat@plt+0x4b18>  // b.any
  4064b0:	stp	x21, x22, [sp, #32]
  4064b4:	stp	x23, x24, [sp, #48]
  4064b8:	stp	x25, x26, [sp, #64]
  4064bc:	mov	x24, x0
  4064c0:	mov	w21, w1
  4064c4:	mov	x25, x2
  4064c8:	mov	w0, #0x204                 	// #516
  4064cc:	and	w0, w1, w0
  4064d0:	cmp	w0, #0x204
  4064d4:	b.eq	4065cc <__fxstatat@plt+0x4b2c>  // b.none
  4064d8:	mov	w0, #0x12                  	// #18
  4064dc:	tst	w1, w0
  4064e0:	b.eq	4065ec <__fxstatat@plt+0x4b4c>  // b.none
  4064e4:	mov	x0, #0x80                  	// #128
  4064e8:	bl	4017a0 <malloc@plt>
  4064ec:	mov	x20, x0
  4064f0:	cbz	x0, 406834 <__fxstatat@plt+0x4d94>
  4064f4:	stp	xzr, xzr, [x0]
  4064f8:	stp	xzr, xzr, [x0, #16]
  4064fc:	stp	xzr, xzr, [x0, #32]
  406500:	stp	xzr, xzr, [x0, #48]
  406504:	stp	xzr, xzr, [x0, #64]
  406508:	stp	xzr, xzr, [x0, #80]
  40650c:	stp	xzr, xzr, [x0, #96]
  406510:	stp	xzr, xzr, [x0, #112]
  406514:	str	x25, [x0, #64]
  406518:	and	w0, w21, #0xfffffdff
  40651c:	orr	w0, w0, #0x4
  406520:	tst	x21, #0x2
  406524:	csel	w0, w21, w0, eq  // eq = none
  406528:	str	w0, [x20, #72]
  40652c:	mov	w0, #0xffffff9c            	// #-100
  406530:	str	w0, [x20, #44]
  406534:	ldr	x0, [x24]
  406538:	cbz	x0, 40660c <__fxstatat@plt+0x4b6c>
  40653c:	mov	x22, x24
  406540:	mov	x19, #0x0                   	// #0
  406544:	bl	4016e0 <strlen@plt>
  406548:	cmp	x19, x0
  40654c:	csel	x19, x19, x0, cs  // cs = hs, nlast
  406550:	ldr	x0, [x22, #8]!
  406554:	cbnz	x0, 406544 <__fxstatat@plt+0x4aa4>
  406558:	add	x19, x19, #0x1
  40655c:	cmp	x19, #0x1, lsl #12
  406560:	mov	x1, #0x1000                	// #4096
  406564:	csel	x1, x19, x1, cs  // cs = hs, nlast
  406568:	mov	x0, x20
  40656c:	bl	4050a0 <__fxstatat@plt+0x3600>
  406570:	and	w0, w0, #0xff
  406574:	cbz	w0, 4067e0 <__fxstatat@plt+0x4d40>
  406578:	stp	x27, x28, [sp, #80]
  40657c:	ldr	x26, [x24]
  406580:	cbz	x26, 406808 <__fxstatat@plt+0x4d68>
  406584:	mov	x2, #0x0                   	// #0
  406588:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40658c:	add	x1, x1, #0xd80
  406590:	mov	x0, x20
  406594:	bl	40538c <__fxstatat@plt+0x38ec>
  406598:	mov	x26, x0
  40659c:	cbz	x0, 4067d4 <__fxstatat@plt+0x4d34>
  4065a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4065a4:	str	x0, [x26, #88]
  4065a8:	str	w0, [x26, #104]
  4065ac:	mov	w27, #0x1                   	// #1
  4065b0:	cbnz	x25, 40680c <__fxstatat@plt+0x4d6c>
  4065b4:	b	406814 <__fxstatat@plt+0x4d74>
  4065b8:	bl	401a70 <__errno_location@plt>
  4065bc:	mov	w1, #0x16                  	// #22
  4065c0:	str	w1, [x0]
  4065c4:	mov	x20, #0x0                   	// #0
  4065c8:	b	4067f8 <__fxstatat@plt+0x4d58>
  4065cc:	bl	401a70 <__errno_location@plt>
  4065d0:	mov	w1, #0x16                  	// #22
  4065d4:	str	w1, [x0]
  4065d8:	mov	x20, #0x0                   	// #0
  4065dc:	ldp	x21, x22, [sp, #32]
  4065e0:	ldp	x23, x24, [sp, #48]
  4065e4:	ldp	x25, x26, [sp, #64]
  4065e8:	b	4067f8 <__fxstatat@plt+0x4d58>
  4065ec:	bl	401a70 <__errno_location@plt>
  4065f0:	mov	w1, #0x16                  	// #22
  4065f4:	str	w1, [x0]
  4065f8:	mov	x20, #0x0                   	// #0
  4065fc:	ldp	x21, x22, [sp, #32]
  406600:	ldp	x23, x24, [sp, #48]
  406604:	ldp	x25, x26, [sp, #64]
  406608:	b	4067f8 <__fxstatat@plt+0x4d58>
  40660c:	mov	x19, #0x0                   	// #0
  406610:	b	406558 <__fxstatat@plt+0x4ab8>
  406614:	add	x0, x19, x0
  406618:	ldurb	w0, [x0, #-1]
  40661c:	sub	x1, x19, #0x2
  406620:	cmp	w0, #0x2f
  406624:	b.ne	406688 <__fxstatat@plt+0x4be8>  // b.any
  406628:	ldrb	w0, [x1, x2]
  40662c:	cmp	w0, #0x2f
  406630:	b.ne	406688 <__fxstatat@plt+0x4be8>  // b.any
  406634:	sub	x2, x2, #0x1
  406638:	cmp	x2, #0x1
  40663c:	b.hi	406628 <__fxstatat@plt+0x4b88>  // b.pmore
  406640:	b	406688 <__fxstatat@plt+0x4be8>
  406644:	mov	w2, #0x0                   	// #0
  406648:	mov	x1, x19
  40664c:	mov	x0, x20
  406650:	bl	405118 <__fxstatat@plt+0x3678>
  406654:	strh	w0, [x19, #108]
  406658:	cbz	x25, 4066dc <__fxstatat@plt+0x4c3c>
  40665c:	str	x23, [x19, #16]
  406660:	mov	x23, x19
  406664:	add	x22, x22, #0x1
  406668:	ldr	x19, [x24, x22, lsl #3]
  40666c:	cbz	x19, 4066f0 <__fxstatat@plt+0x4c50>
  406670:	mov	x0, x19
  406674:	bl	4016e0 <strlen@plt>
  406678:	mov	x2, x0
  40667c:	cmp	w21, #0x0
  406680:	ccmp	x0, #0x2, #0x0, eq  // eq = none
  406684:	b.hi	406614 <__fxstatat@plt+0x4b74>  // b.pmore
  406688:	mov	x1, x19
  40668c:	mov	x0, x20
  406690:	bl	40538c <__fxstatat@plt+0x38ec>
  406694:	mov	x19, x0
  406698:	cbz	x0, 4067c4 <__fxstatat@plt+0x4d24>
  40669c:	str	xzr, [x0, #88]
  4066a0:	str	x26, [x0, #8]
  4066a4:	add	x0, x0, #0xf8
  4066a8:	str	x0, [x19, #48]
  4066ac:	cmp	x23, #0x0
  4066b0:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  4066b4:	b.eq	406644 <__fxstatat@plt+0x4ba4>  // b.none
  4066b8:	strh	w28, [x19, #108]
  4066bc:	mov	x0, #0x2                   	// #2
  4066c0:	str	x0, [x19, #168]
  4066c4:	cbnz	x25, 40665c <__fxstatat@plt+0x4bbc>
  4066c8:	str	xzr, [x19, #16]
  4066cc:	ldr	x0, [sp, #104]
  4066d0:	str	x19, [x0, #16]
  4066d4:	str	x19, [sp, #104]
  4066d8:	b	406664 <__fxstatat@plt+0x4bc4>
  4066dc:	str	xzr, [x19, #16]
  4066e0:	cbnz	x23, 4066cc <__fxstatat@plt+0x4c2c>
  4066e4:	str	x19, [sp, #104]
  4066e8:	mov	x23, x19
  4066ec:	b	406664 <__fxstatat@plt+0x4bc4>
  4066f0:	cmp	x25, #0x0
  4066f4:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  4066f8:	b.hi	406774 <__fxstatat@plt+0x4cd4>  // b.pmore
  4066fc:	mov	x2, #0x0                   	// #0
  406700:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  406704:	add	x1, x1, #0xd80
  406708:	mov	x0, x20
  40670c:	bl	40538c <__fxstatat@plt+0x38ec>
  406710:	str	x0, [x20]
  406714:	cbz	x0, 4067c4 <__fxstatat@plt+0x4d24>
  406718:	str	x23, [x0, #16]
  40671c:	ldr	x0, [x20]
  406720:	mov	w1, #0x9                   	// #9
  406724:	strh	w1, [x0, #108]
  406728:	ldr	x0, [x20]
  40672c:	mov	x1, #0x1                   	// #1
  406730:	str	x1, [x0, #88]
  406734:	mov	x0, x20
  406738:	bl	405414 <__fxstatat@plt+0x3974>
  40673c:	and	w0, w0, #0xff
  406740:	cbz	w0, 4067c4 <__fxstatat@plt+0x4d24>
  406744:	ldr	w1, [x20, #72]
  406748:	mov	w0, #0x204                 	// #516
  40674c:	tst	w1, w0
  406750:	b.eq	40679c <__fxstatat@plt+0x4cfc>  // b.none
  406754:	mov	w1, #0xffffffff            	// #-1
  406758:	add	x0, x20, #0x60
  40675c:	bl	408848 <__fxstatat@plt+0x6da8>
  406760:	ldp	x21, x22, [sp, #32]
  406764:	ldp	x23, x24, [sp, #48]
  406768:	ldp	x25, x26, [sp, #64]
  40676c:	ldp	x27, x28, [sp, #80]
  406770:	b	4067f8 <__fxstatat@plt+0x4d58>
  406774:	mov	x2, x22
  406778:	mov	x1, x23
  40677c:	mov	x0, x20
  406780:	bl	4052b0 <__fxstatat@plt+0x3810>
  406784:	mov	x23, x0
  406788:	b	4066fc <__fxstatat@plt+0x4c5c>
  40678c:	mov	x23, x19
  406790:	b	4066fc <__fxstatat@plt+0x4c5c>
  406794:	mov	x23, x26
  406798:	b	4066fc <__fxstatat@plt+0x4c5c>
  40679c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4067a0:	add	x1, x1, #0xd70
  4067a4:	mov	x0, x20
  4067a8:	bl	405494 <__fxstatat@plt+0x39f4>
  4067ac:	str	w0, [x20, #40]
  4067b0:	tbz	w0, #31, 406754 <__fxstatat@plt+0x4cb4>
  4067b4:	ldr	w0, [x20, #72]
  4067b8:	orr	w0, w0, #0x4
  4067bc:	str	w0, [x20, #72]
  4067c0:	b	406754 <__fxstatat@plt+0x4cb4>
  4067c4:	mov	x0, x23
  4067c8:	bl	4054e0 <__fxstatat@plt+0x3a40>
  4067cc:	mov	x0, x26
  4067d0:	bl	401950 <free@plt>
  4067d4:	ldr	x0, [x20, #32]
  4067d8:	bl	401950 <free@plt>
  4067dc:	ldp	x27, x28, [sp, #80]
  4067e0:	mov	x0, x20
  4067e4:	bl	401950 <free@plt>
  4067e8:	mov	x20, #0x0                   	// #0
  4067ec:	ldp	x21, x22, [sp, #32]
  4067f0:	ldp	x23, x24, [sp, #48]
  4067f4:	ldp	x25, x26, [sp, #64]
  4067f8:	mov	x0, x20
  4067fc:	ldp	x19, x20, [sp, #16]
  406800:	ldp	x29, x30, [sp], #112
  406804:	ret
  406808:	cbz	x25, 406794 <__fxstatat@plt+0x4cf4>
  40680c:	ldr	w27, [x20, #72]
  406810:	ubfx	x27, x27, #10, #1
  406814:	ldr	x19, [x24]
  406818:	cbz	x19, 40678c <__fxstatat@plt+0x4cec>
  40681c:	str	xzr, [sp, #104]
  406820:	mov	x22, #0x0                   	// #0
  406824:	mov	x23, #0x0                   	// #0
  406828:	and	w21, w21, #0x800
  40682c:	mov	w28, #0xb                   	// #11
  406830:	b	406670 <__fxstatat@plt+0x4bd0>
  406834:	ldp	x21, x22, [sp, #32]
  406838:	ldp	x23, x24, [sp, #48]
  40683c:	ldp	x25, x26, [sp, #64]
  406840:	b	4067f8 <__fxstatat@plt+0x4d58>
  406844:	stp	x29, x30, [sp, #-32]!
  406848:	mov	x29, sp
  40684c:	stp	x19, x20, [sp, #16]
  406850:	mov	x20, x0
  406854:	ldr	x0, [x0]
  406858:	cbz	x0, 406870 <__fxstatat@plt+0x4dd0>
  40685c:	ldr	x1, [x0, #88]
  406860:	tbz	x1, #63, 4068c4 <__fxstatat@plt+0x4e24>
  406864:	mov	x19, x0
  406868:	mov	x0, x19
  40686c:	bl	401950 <free@plt>
  406870:	ldr	x0, [x20, #8]
  406874:	cbz	x0, 40687c <__fxstatat@plt+0x4ddc>
  406878:	bl	4054e0 <__fxstatat@plt+0x3a40>
  40687c:	ldr	x0, [x20, #16]
  406880:	bl	401950 <free@plt>
  406884:	ldr	x0, [x20, #32]
  406888:	bl	401950 <free@plt>
  40688c:	ldr	w0, [x20, #72]
  406890:	tbz	w0, #9, 4068d0 <__fxstatat@plt+0x4e30>
  406894:	ldr	w0, [x20, #44]
  406898:	tbnz	w0, #31, 4068d4 <__fxstatat@plt+0x4e34>
  40689c:	bl	401860 <close@plt>
  4068a0:	cbz	w0, 4068d4 <__fxstatat@plt+0x4e34>
  4068a4:	bl	401a70 <__errno_location@plt>
  4068a8:	ldr	w19, [x0]
  4068ac:	b	40693c <__fxstatat@plt+0x4e9c>
  4068b0:	ldr	x19, [x0, #8]
  4068b4:	bl	401950 <free@plt>
  4068b8:	ldr	x0, [x19, #88]
  4068bc:	tbnz	x0, #63, 406868 <__fxstatat@plt+0x4dc8>
  4068c0:	mov	x0, x19
  4068c4:	ldr	x19, [x0, #16]
  4068c8:	cbnz	x19, 4068b4 <__fxstatat@plt+0x4e14>
  4068cc:	b	4068b0 <__fxstatat@plt+0x4e10>
  4068d0:	tbz	w0, #2, 406910 <__fxstatat@plt+0x4e70>
  4068d4:	add	x0, x20, #0x60
  4068d8:	bl	40555c <__fxstatat@plt+0x3abc>
  4068dc:	ldr	x0, [x20, #80]
  4068e0:	mov	w19, #0x0                   	// #0
  4068e4:	cbz	x0, 40696c <__fxstatat@plt+0x4ecc>
  4068e8:	bl	408354 <__fxstatat@plt+0x68b4>
  4068ec:	mov	x0, x20
  4068f0:	bl	405524 <__fxstatat@plt+0x3a84>
  4068f4:	mov	x0, x20
  4068f8:	bl	401950 <free@plt>
  4068fc:	cbnz	w19, 40695c <__fxstatat@plt+0x4ebc>
  406900:	mov	w0, w19
  406904:	ldp	x19, x20, [sp, #16]
  406908:	ldp	x29, x30, [sp], #32
  40690c:	ret
  406910:	ldr	w0, [x20, #40]
  406914:	bl	401720 <fchdir@plt>
  406918:	mov	w19, w0
  40691c:	cbz	w0, 406928 <__fxstatat@plt+0x4e88>
  406920:	bl	401a70 <__errno_location@plt>
  406924:	ldr	w19, [x0]
  406928:	ldr	w0, [x20, #40]
  40692c:	bl	401860 <close@plt>
  406930:	cmp	w19, #0x0
  406934:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  406938:	b.ne	406950 <__fxstatat@plt+0x4eb0>  // b.any
  40693c:	add	x0, x20, #0x60
  406940:	bl	40555c <__fxstatat@plt+0x3abc>
  406944:	ldr	x0, [x20, #80]
  406948:	cbnz	x0, 4068e8 <__fxstatat@plt+0x4e48>
  40694c:	b	4068ec <__fxstatat@plt+0x4e4c>
  406950:	bl	401a70 <__errno_location@plt>
  406954:	ldr	w19, [x0]
  406958:	b	40693c <__fxstatat@plt+0x4e9c>
  40695c:	bl	401a70 <__errno_location@plt>
  406960:	str	w19, [x0]
  406964:	mov	w19, #0xffffffff            	// #-1
  406968:	b	406900 <__fxstatat@plt+0x4e60>
  40696c:	mov	x0, x20
  406970:	bl	405524 <__fxstatat@plt+0x3a84>
  406974:	mov	x0, x20
  406978:	bl	401950 <free@plt>
  40697c:	mov	w19, #0x0                   	// #0
  406980:	b	406900 <__fxstatat@plt+0x4e60>
  406984:	stp	x29, x30, [sp, #-64]!
  406988:	mov	x29, sp
  40698c:	stp	x19, x20, [sp, #16]
  406990:	ldr	x19, [x0]
  406994:	cbz	x19, 406fec <__fxstatat@plt+0x554c>
  406998:	mov	x20, x0
  40699c:	ldr	w0, [x0, #72]
  4069a0:	tbnz	w0, #13, 406fe8 <__fxstatat@plt+0x5548>
  4069a4:	ldrh	w0, [x19, #112]
  4069a8:	mov	w1, #0x3                   	// #3
  4069ac:	strh	w1, [x19, #112]
  4069b0:	cmp	w0, #0x1
  4069b4:	b.eq	4069d4 <__fxstatat@plt+0x4f34>  // b.none
  4069b8:	cmp	w0, #0x2
  4069bc:	b.eq	4069ec <__fxstatat@plt+0x4f4c>  // b.none
  4069c0:	ldrh	w1, [x19, #108]
  4069c4:	cmp	w1, #0x1
  4069c8:	b.eq	406a78 <__fxstatat@plt+0x4fd8>  // b.none
  4069cc:	stp	x21, x22, [sp, #32]
  4069d0:	b	406c90 <__fxstatat@plt+0x51f0>
  4069d4:	mov	w2, #0x0                   	// #0
  4069d8:	mov	x1, x19
  4069dc:	mov	x0, x20
  4069e0:	bl	405118 <__fxstatat@plt+0x3678>
  4069e4:	strh	w0, [x19, #108]
  4069e8:	b	406fec <__fxstatat@plt+0x554c>
  4069ec:	ldrh	w1, [x19, #108]
  4069f0:	sub	w0, w1, #0xc
  4069f4:	and	w0, w0, #0xffff
  4069f8:	cmp	w0, #0x1
  4069fc:	b.ls	406a10 <__fxstatat@plt+0x4f70>  // b.plast
  406a00:	cmp	w1, #0x1
  406a04:	b.eq	406a80 <__fxstatat@plt+0x4fe0>  // b.none
  406a08:	stp	x21, x22, [sp, #32]
  406a0c:	b	406c90 <__fxstatat@plt+0x51f0>
  406a10:	mov	w2, #0x1                   	// #1
  406a14:	mov	x1, x19
  406a18:	mov	x0, x20
  406a1c:	bl	405118 <__fxstatat@plt+0x3678>
  406a20:	and	w1, w0, #0xffff
  406a24:	strh	w0, [x19, #108]
  406a28:	cmp	w1, #0x1
  406a2c:	b.ne	406b40 <__fxstatat@plt+0x50a0>  // b.any
  406a30:	ldr	w0, [x20, #72]
  406a34:	tbnz	w0, #2, 406b40 <__fxstatat@plt+0x50a0>
  406a38:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  406a3c:	add	x1, x1, #0xd70
  406a40:	mov	x0, x20
  406a44:	bl	405494 <__fxstatat@plt+0x39f4>
  406a48:	str	w0, [x19, #68]
  406a4c:	tbnz	w0, #31, 406a60 <__fxstatat@plt+0x4fc0>
  406a50:	ldrh	w0, [x19, #110]
  406a54:	orr	w0, w0, #0x2
  406a58:	strh	w0, [x19, #110]
  406a5c:	b	406b40 <__fxstatat@plt+0x50a0>
  406a60:	bl	401a70 <__errno_location@plt>
  406a64:	ldr	w0, [x0]
  406a68:	str	w0, [x19, #64]
  406a6c:	mov	w0, #0x7                   	// #7
  406a70:	strh	w0, [x19, #108]
  406a74:	b	406b40 <__fxstatat@plt+0x50a0>
  406a78:	cmp	w0, #0x4
  406a7c:	b.eq	406a98 <__fxstatat@plt+0x4ff8>  // b.none
  406a80:	ldr	w1, [x20, #72]
  406a84:	tbz	w1, #6, 406ad4 <__fxstatat@plt+0x5034>
  406a88:	ldr	x2, [x19, #120]
  406a8c:	ldr	x0, [x20, #24]
  406a90:	cmp	x2, x0
  406a94:	b.eq	406ad4 <__fxstatat@plt+0x5034>  // b.none
  406a98:	ldrh	w0, [x19, #110]
  406a9c:	tbnz	w0, #1, 406ac8 <__fxstatat@plt+0x5028>
  406aa0:	ldr	x0, [x20, #8]
  406aa4:	cbz	x0, 406ab0 <__fxstatat@plt+0x5010>
  406aa8:	bl	4054e0 <__fxstatat@plt+0x3a40>
  406aac:	str	xzr, [x20, #8]
  406ab0:	mov	w0, #0x6                   	// #6
  406ab4:	strh	w0, [x19, #108]
  406ab8:	mov	x1, x19
  406abc:	mov	x0, x20
  406ac0:	bl	405ab8 <__fxstatat@plt+0x4018>
  406ac4:	b	406fec <__fxstatat@plt+0x554c>
  406ac8:	ldr	w0, [x19, #68]
  406acc:	bl	401860 <close@plt>
  406ad0:	b	406aa0 <__fxstatat@plt+0x5000>
  406ad4:	ldr	x0, [x20, #8]
  406ad8:	cbz	x0, 406ba4 <__fxstatat@plt+0x5104>
  406adc:	tbnz	w1, #12, 406b94 <__fxstatat@plt+0x50f4>
  406ae0:	ldr	x3, [x19, #48]
  406ae4:	mov	w2, #0xffffffff            	// #-1
  406ae8:	mov	x1, x19
  406aec:	mov	x0, x20
  406af0:	bl	4058fc <__fxstatat@plt+0x3e5c>
  406af4:	cbnz	w0, 406bec <__fxstatat@plt+0x514c>
  406af8:	ldr	x19, [x20, #8]
  406afc:	str	xzr, [x20, #8]
  406b00:	ldr	x2, [x20, #32]
  406b04:	ldr	x3, [x19, #8]
  406b08:	ldr	x0, [x3, #72]
  406b0c:	sub	x1, x0, #0x1
  406b10:	ldr	x3, [x3, #56]
  406b14:	ldrb	w3, [x3, x1]
  406b18:	cmp	w3, #0x2f
  406b1c:	csel	x1, x1, x0, eq  // eq = none
  406b20:	add	x0, x2, x1
  406b24:	mov	w3, #0x2f                  	// #47
  406b28:	strb	w3, [x2, x1]
  406b2c:	ldr	x2, [x19, #96]
  406b30:	add	x2, x2, #0x1
  406b34:	add	x1, x19, #0xf8
  406b38:	add	x0, x0, #0x1
  406b3c:	bl	4016b0 <memmove@plt>
  406b40:	str	x19, [x20]
  406b44:	ldrh	w0, [x19, #108]
  406b48:	cmp	w0, #0xb
  406b4c:	b.eq	406e78 <__fxstatat@plt+0x53d8>  // b.none
  406b50:	ldrh	w0, [x19, #108]
  406b54:	cmp	w0, #0x1
  406b58:	b.ne	406fec <__fxstatat@plt+0x554c>  // b.any
  406b5c:	ldr	x0, [x19, #88]
  406b60:	cbnz	x0, 406b6c <__fxstatat@plt+0x50cc>
  406b64:	ldr	x0, [x19, #120]
  406b68:	str	x0, [x20, #24]
  406b6c:	mov	x1, x19
  406b70:	mov	x0, x20
  406b74:	bl	405744 <__fxstatat@plt+0x3ca4>
  406b78:	and	w0, w0, #0xff
  406b7c:	cbnz	w0, 406fec <__fxstatat@plt+0x554c>
  406b80:	bl	401a70 <__errno_location@plt>
  406b84:	mov	w1, #0xc                   	// #12
  406b88:	str	w1, [x0]
  406b8c:	mov	x19, #0x0                   	// #0
  406b90:	b	406fec <__fxstatat@plt+0x554c>
  406b94:	and	w1, w1, #0xffffefff
  406b98:	str	w1, [x20, #72]
  406b9c:	bl	4054e0 <__fxstatat@plt+0x3a40>
  406ba0:	str	xzr, [x20, #8]
  406ba4:	mov	w1, #0x3                   	// #3
  406ba8:	mov	x0, x20
  406bac:	bl	405b58 <__fxstatat@plt+0x40b8>
  406bb0:	str	x0, [x20, #8]
  406bb4:	cbnz	x0, 406af8 <__fxstatat@plt+0x5058>
  406bb8:	ldr	w1, [x20, #72]
  406bbc:	tbnz	w1, #13, 406ffc <__fxstatat@plt+0x555c>
  406bc0:	ldr	w0, [x19, #64]
  406bc4:	cbz	w0, 406bdc <__fxstatat@plt+0x513c>
  406bc8:	ldrh	w0, [x19, #108]
  406bcc:	cmp	w0, #0x4
  406bd0:	b.eq	406bdc <__fxstatat@plt+0x513c>  // b.none
  406bd4:	mov	w0, #0x7                   	// #7
  406bd8:	strh	w0, [x19, #108]
  406bdc:	mov	x1, x19
  406be0:	mov	x0, x20
  406be4:	bl	405ab8 <__fxstatat@plt+0x4018>
  406be8:	b	406fec <__fxstatat@plt+0x554c>
  406bec:	bl	401a70 <__errno_location@plt>
  406bf0:	ldr	w0, [x0]
  406bf4:	str	w0, [x19, #64]
  406bf8:	ldrh	w0, [x19, #110]
  406bfc:	orr	w0, w0, #0x1
  406c00:	strh	w0, [x19, #110]
  406c04:	ldr	x0, [x20, #8]
  406c08:	cbz	x0, 406af8 <__fxstatat@plt+0x5058>
  406c0c:	ldr	x1, [x0, #8]
  406c10:	ldr	x1, [x1, #48]
  406c14:	str	x1, [x0, #48]
  406c18:	ldr	x0, [x0, #16]
  406c1c:	cbnz	x0, 406c0c <__fxstatat@plt+0x516c>
  406c20:	b	406af8 <__fxstatat@plt+0x5058>
  406c24:	str	x0, [x20]
  406c28:	ldr	x1, [x20, #32]
  406c2c:	ldr	x0, [x0, #72]
  406c30:	strb	wzr, [x1, x0]
  406c34:	mov	w1, #0x3                   	// #3
  406c38:	mov	x0, x20
  406c3c:	bl	405b58 <__fxstatat@plt+0x40b8>
  406c40:	mov	x22, x0
  406c44:	cbnz	x0, 406c5c <__fxstatat@plt+0x51bc>
  406c48:	ldr	w0, [x20, #72]
  406c4c:	tbz	w0, #13, 406ca8 <__fxstatat@plt+0x5208>
  406c50:	mov	x19, x22
  406c54:	ldp	x21, x22, [sp, #32]
  406c58:	b	406fec <__fxstatat@plt+0x554c>
  406c5c:	mov	x0, x21
  406c60:	bl	401950 <free@plt>
  406c64:	mov	x19, x22
  406c68:	ldp	x21, x22, [sp, #32]
  406c6c:	b	406b00 <__fxstatat@plt+0x5060>
  406c70:	str	x19, [x20]
  406c74:	mov	x0, x21
  406c78:	bl	401950 <free@plt>
  406c7c:	ldr	x0, [x19, #88]
  406c80:	cbz	x0, 406d3c <__fxstatat@plt+0x529c>
  406c84:	ldrh	w0, [x19, #112]
  406c88:	cmp	w0, #0x4
  406c8c:	b.ne	406df0 <__fxstatat@plt+0x5350>  // b.any
  406c90:	mov	x21, x19
  406c94:	ldr	x19, [x19, #16]
  406c98:	cbnz	x19, 406c70 <__fxstatat@plt+0x51d0>
  406c9c:	ldr	x0, [x21, #8]
  406ca0:	ldr	x1, [x0, #24]
  406ca4:	cbnz	x1, 406c24 <__fxstatat@plt+0x5184>
  406ca8:	ldr	x22, [x21, #8]
  406cac:	str	x22, [x20]
  406cb0:	mov	x0, x21
  406cb4:	bl	401950 <free@plt>
  406cb8:	ldr	x0, [x22, #88]
  406cbc:	cmn	x0, #0x1
  406cc0:	b.eq	406f38 <__fxstatat@plt+0x5498>  // b.none
  406cc4:	ldrh	w0, [x22, #108]
  406cc8:	cmp	w0, #0xb
  406ccc:	b.eq	406f54 <__fxstatat@plt+0x54b4>  // b.none
  406cd0:	ldr	x1, [x20, #32]
  406cd4:	ldr	x0, [x22, #72]
  406cd8:	strb	wzr, [x1, x0]
  406cdc:	ldr	x0, [x22, #88]
  406ce0:	cbz	x0, 406f5c <__fxstatat@plt+0x54bc>
  406ce4:	ldrh	w0, [x22, #110]
  406ce8:	tbz	w0, #1, 406fac <__fxstatat@plt+0x550c>
  406cec:	ldr	w0, [x20, #72]
  406cf0:	tbnz	w0, #2, 406d08 <__fxstatat@plt+0x5268>
  406cf4:	tbz	w0, #9, 406f84 <__fxstatat@plt+0x54e4>
  406cf8:	mov	w2, #0x1                   	// #1
  406cfc:	ldr	w1, [x22, #68]
  406d00:	mov	x0, x20
  406d04:	bl	405828 <__fxstatat@plt+0x3d88>
  406d08:	ldr	w0, [x22, #68]
  406d0c:	bl	401860 <close@plt>
  406d10:	ldrh	w0, [x22, #108]
  406d14:	cmp	w0, #0x2
  406d18:	b.eq	40702c <__fxstatat@plt+0x558c>  // b.none
  406d1c:	ldr	w0, [x22, #64]
  406d20:	cbnz	w0, 407024 <__fxstatat@plt+0x5584>
  406d24:	mov	w0, #0x6                   	// #6
  406d28:	strh	w0, [x22, #108]
  406d2c:	mov	x1, x22
  406d30:	mov	x0, x20
  406d34:	bl	405ab8 <__fxstatat@plt+0x4018>
  406d38:	b	40702c <__fxstatat@plt+0x558c>
  406d3c:	mov	x0, x20
  406d40:	bl	40589c <__fxstatat@plt+0x3dfc>
  406d44:	cbnz	w0, 406dcc <__fxstatat@plt+0x532c>
  406d48:	mov	x0, x20
  406d4c:	bl	405524 <__fxstatat@plt+0x3a84>
  406d50:	ldr	x2, [x19, #96]
  406d54:	str	x2, [x19, #72]
  406d58:	add	x22, x19, #0xf8
  406d5c:	add	x2, x2, #0x1
  406d60:	mov	x1, x22
  406d64:	ldr	x0, [x20, #32]
  406d68:	bl	4016b0 <memmove@plt>
  406d6c:	mov	w1, #0x2f                  	// #47
  406d70:	mov	x0, x22
  406d74:	bl	401870 <strrchr@plt>
  406d78:	cbz	x0, 406db0 <__fxstatat@plt+0x5310>
  406d7c:	cmp	x22, x0
  406d80:	b.eq	406de4 <__fxstatat@plt+0x5344>  // b.none
  406d84:	str	x23, [sp, #48]
  406d88:	add	x21, x0, #0x1
  406d8c:	mov	x0, x21
  406d90:	bl	4016e0 <strlen@plt>
  406d94:	mov	x23, x0
  406d98:	add	x2, x0, #0x1
  406d9c:	mov	x1, x21
  406da0:	mov	x0, x22
  406da4:	bl	4016b0 <memmove@plt>
  406da8:	str	x23, [x19, #96]
  406dac:	ldr	x23, [sp, #48]
  406db0:	ldr	x0, [x20, #32]
  406db4:	str	x0, [x19, #56]
  406db8:	str	x0, [x19, #48]
  406dbc:	mov	x0, x20
  406dc0:	bl	405414 <__fxstatat@plt+0x3974>
  406dc4:	ldp	x21, x22, [sp, #32]
  406dc8:	b	406b40 <__fxstatat@plt+0x50a0>
  406dcc:	ldr	w0, [x20, #72]
  406dd0:	orr	w0, w0, #0x2000
  406dd4:	str	w0, [x20, #72]
  406dd8:	mov	x19, #0x0                   	// #0
  406ddc:	ldp	x21, x22, [sp, #32]
  406de0:	b	406fec <__fxstatat@plt+0x554c>
  406de4:	ldrb	w1, [x0, #1]
  406de8:	cbz	w1, 406db0 <__fxstatat@plt+0x5310>
  406dec:	b	406d84 <__fxstatat@plt+0x52e4>
  406df0:	cmp	w0, #0x2
  406df4:	b.eq	406e00 <__fxstatat@plt+0x5360>  // b.none
  406df8:	ldp	x21, x22, [sp, #32]
  406dfc:	b	406b00 <__fxstatat@plt+0x5060>
  406e00:	mov	w2, #0x1                   	// #1
  406e04:	mov	x1, x19
  406e08:	mov	x0, x20
  406e0c:	bl	405118 <__fxstatat@plt+0x3678>
  406e10:	and	w1, w0, #0xffff
  406e14:	strh	w0, [x19, #108]
  406e18:	cmp	w1, #0x1
  406e1c:	b.eq	406e30 <__fxstatat@plt+0x5390>  // b.none
  406e20:	mov	w0, #0x3                   	// #3
  406e24:	strh	w0, [x19, #112]
  406e28:	ldp	x21, x22, [sp, #32]
  406e2c:	b	406b00 <__fxstatat@plt+0x5060>
  406e30:	ldr	w0, [x20, #72]
  406e34:	tbnz	w0, #2, 406e20 <__fxstatat@plt+0x5380>
  406e38:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  406e3c:	add	x1, x1, #0xd70
  406e40:	mov	x0, x20
  406e44:	bl	405494 <__fxstatat@plt+0x39f4>
  406e48:	str	w0, [x19, #68]
  406e4c:	tbnz	w0, #31, 406e60 <__fxstatat@plt+0x53c0>
  406e50:	ldrh	w0, [x19, #110]
  406e54:	orr	w0, w0, #0x2
  406e58:	strh	w0, [x19, #110]
  406e5c:	b	406e20 <__fxstatat@plt+0x5380>
  406e60:	bl	401a70 <__errno_location@plt>
  406e64:	ldr	w0, [x0]
  406e68:	str	w0, [x19, #64]
  406e6c:	mov	w0, #0x7                   	// #7
  406e70:	strh	w0, [x19, #108]
  406e74:	b	406e20 <__fxstatat@plt+0x5380>
  406e78:	ldr	x0, [x19, #168]
  406e7c:	cmp	x0, #0x2
  406e80:	b.eq	406e98 <__fxstatat@plt+0x53f8>  // b.none
  406e84:	cmp	x0, #0x1
  406e88:	b.eq	406fec <__fxstatat@plt+0x554c>  // b.none
  406e8c:	stp	x21, x22, [sp, #32]
  406e90:	str	x23, [sp, #48]
  406e94:	bl	4018a0 <abort@plt>
  406e98:	stp	x21, x22, [sp, #32]
  406e9c:	ldr	x21, [x19, #8]
  406ea0:	ldr	w0, [x21, #104]
  406ea4:	cbnz	w0, 406eb8 <__fxstatat@plt+0x5418>
  406ea8:	ldr	w0, [x20, #72]
  406eac:	and	w0, w0, #0x18
  406eb0:	cmp	w0, #0x18
  406eb4:	b.eq	406ee8 <__fxstatat@plt+0x5448>  // b.none
  406eb8:	mov	w2, #0x0                   	// #0
  406ebc:	mov	x1, x19
  406ec0:	mov	x0, x20
  406ec4:	bl	405118 <__fxstatat@plt+0x3678>
  406ec8:	and	w1, w0, #0xffff
  406ecc:	strh	w0, [x19, #108]
  406ed0:	ldr	w0, [x19, #136]
  406ed4:	and	w0, w0, #0xf000
  406ed8:	cmp	w0, #0x4, lsl #12
  406edc:	b.eq	406f04 <__fxstatat@plt+0x5464>  // b.none
  406ee0:	ldp	x21, x22, [sp, #32]
  406ee4:	b	406b50 <__fxstatat@plt+0x50b0>
  406ee8:	ldr	w1, [x20, #44]
  406eec:	mov	x0, x21
  406ef0:	bl	4056a4 <__fxstatat@plt+0x3c04>
  406ef4:	cmp	w0, #0x2
  406ef8:	b.ne	406eb8 <__fxstatat@plt+0x5418>  // b.any
  406efc:	ldp	x21, x22, [sp, #32]
  406f00:	b	406b50 <__fxstatat@plt+0x50b0>
  406f04:	ldr	x0, [x19, #88]
  406f08:	cbz	x0, 407004 <__fxstatat@plt+0x5564>
  406f0c:	ldr	w0, [x21, #104]
  406f10:	sub	w0, w0, #0x1
  406f14:	cmn	w0, #0x3
  406f18:	b.ls	406f2c <__fxstatat@plt+0x548c>  // b.plast
  406f1c:	cmp	w1, #0x1
  406f20:	b.ne	40701c <__fxstatat@plt+0x557c>  // b.any
  406f24:	ldp	x21, x22, [sp, #32]
  406f28:	b	406b6c <__fxstatat@plt+0x50cc>
  406f2c:	str	w0, [x21, #104]
  406f30:	ldp	x21, x22, [sp, #32]
  406f34:	b	406b50 <__fxstatat@plt+0x50b0>
  406f38:	mov	x0, x22
  406f3c:	bl	401950 <free@plt>
  406f40:	bl	401a70 <__errno_location@plt>
  406f44:	str	wzr, [x0]
  406f48:	str	xzr, [x20]
  406f4c:	ldp	x21, x22, [sp, #32]
  406f50:	b	406fec <__fxstatat@plt+0x554c>
  406f54:	str	x23, [sp, #48]
  406f58:	bl	4018a0 <abort@plt>
  406f5c:	mov	x0, x20
  406f60:	bl	40589c <__fxstatat@plt+0x3dfc>
  406f64:	cbz	w0, 406d10 <__fxstatat@plt+0x5270>
  406f68:	bl	401a70 <__errno_location@plt>
  406f6c:	ldr	w0, [x0]
  406f70:	str	w0, [x22, #64]
  406f74:	ldr	w0, [x20, #72]
  406f78:	orr	w0, w0, #0x2000
  406f7c:	str	w0, [x20, #72]
  406f80:	b	406d10 <__fxstatat@plt+0x5270>
  406f84:	ldr	w0, [x22, #68]
  406f88:	bl	401720 <fchdir@plt>
  406f8c:	cbz	w0, 406d08 <__fxstatat@plt+0x5268>
  406f90:	bl	401a70 <__errno_location@plt>
  406f94:	ldr	w0, [x0]
  406f98:	str	w0, [x22, #64]
  406f9c:	ldr	w0, [x20, #72]
  406fa0:	orr	w0, w0, #0x2000
  406fa4:	str	w0, [x20, #72]
  406fa8:	b	406d08 <__fxstatat@plt+0x5268>
  406fac:	tbnz	w0, #0, 406d10 <__fxstatat@plt+0x5270>
  406fb0:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  406fb4:	add	x3, x3, #0xd68
  406fb8:	mov	w2, #0xffffffff            	// #-1
  406fbc:	ldr	x1, [x22, #8]
  406fc0:	mov	x0, x20
  406fc4:	bl	4058fc <__fxstatat@plt+0x3e5c>
  406fc8:	cbz	w0, 406d10 <__fxstatat@plt+0x5270>
  406fcc:	bl	401a70 <__errno_location@plt>
  406fd0:	ldr	w0, [x0]
  406fd4:	str	w0, [x22, #64]
  406fd8:	ldr	w0, [x20, #72]
  406fdc:	orr	w0, w0, #0x2000
  406fe0:	str	w0, [x20, #72]
  406fe4:	b	406d10 <__fxstatat@plt+0x5270>
  406fe8:	mov	x19, #0x0                   	// #0
  406fec:	mov	x0, x19
  406ff0:	ldp	x19, x20, [sp, #16]
  406ff4:	ldp	x29, x30, [sp], #64
  406ff8:	ret
  406ffc:	mov	x19, x0
  407000:	b	406fec <__fxstatat@plt+0x554c>
  407004:	cmp	w1, #0x1
  407008:	b.ne	407014 <__fxstatat@plt+0x5574>  // b.any
  40700c:	ldp	x21, x22, [sp, #32]
  407010:	b	406b64 <__fxstatat@plt+0x50c4>
  407014:	ldp	x21, x22, [sp, #32]
  407018:	b	406fec <__fxstatat@plt+0x554c>
  40701c:	ldp	x21, x22, [sp, #32]
  407020:	b	406fec <__fxstatat@plt+0x554c>
  407024:	mov	w0, #0x7                   	// #7
  407028:	strh	w0, [x22, #108]
  40702c:	ldr	w0, [x20, #72]
  407030:	tst	x0, #0x2000
  407034:	csel	x19, x19, x22, ne  // ne = any
  407038:	ldp	x21, x22, [sp, #32]
  40703c:	b	406fec <__fxstatat@plt+0x554c>
  407040:	cmp	w2, #0x4
  407044:	b.hi	407054 <__fxstatat@plt+0x55b4>  // b.pmore
  407048:	strh	w2, [x1, #112]
  40704c:	mov	w0, #0x0                   	// #0
  407050:	ret
  407054:	stp	x29, x30, [sp, #-16]!
  407058:	mov	x29, sp
  40705c:	bl	401a70 <__errno_location@plt>
  407060:	mov	w1, #0x16                  	// #22
  407064:	str	w1, [x0]
  407068:	mov	w0, #0x1                   	// #1
  40706c:	ldp	x29, x30, [sp], #16
  407070:	ret
  407074:	stp	x29, x30, [sp, #-64]!
  407078:	mov	x29, sp
  40707c:	tst	w1, #0xffffefff
  407080:	b.ne	407124 <__fxstatat@plt+0x5684>  // b.any
  407084:	stp	x19, x20, [sp, #16]
  407088:	stp	x21, x22, [sp, #32]
  40708c:	mov	x19, x0
  407090:	mov	w20, w1
  407094:	ldr	x22, [x0]
  407098:	bl	401a70 <__errno_location@plt>
  40709c:	mov	x21, x0
  4070a0:	str	wzr, [x0]
  4070a4:	ldr	w0, [x19, #72]
  4070a8:	tbnz	w0, #13, 407204 <__fxstatat@plt+0x5764>
  4070ac:	ldrh	w1, [x22, #108]
  4070b0:	cmp	w1, #0x9
  4070b4:	b.eq	407138 <__fxstatat@plt+0x5698>  // b.none
  4070b8:	mov	x0, #0x0                   	// #0
  4070bc:	cmp	w1, #0x1
  4070c0:	b.ne	407214 <__fxstatat@plt+0x5774>  // b.any
  4070c4:	str	x23, [sp, #48]
  4070c8:	ldr	x0, [x19, #8]
  4070cc:	cbz	x0, 4070d4 <__fxstatat@plt+0x5634>
  4070d0:	bl	4054e0 <__fxstatat@plt+0x3a40>
  4070d4:	mov	w23, #0x1                   	// #1
  4070d8:	cmp	w20, #0x1, lsl #12
  4070dc:	b.eq	407148 <__fxstatat@plt+0x56a8>  // b.none
  4070e0:	ldr	x0, [x22, #88]
  4070e4:	cbnz	x0, 407100 <__fxstatat@plt+0x5660>
  4070e8:	ldr	x0, [x22, #48]
  4070ec:	ldrb	w0, [x0]
  4070f0:	cmp	w0, #0x2f
  4070f4:	b.eq	407100 <__fxstatat@plt+0x5660>  // b.none
  4070f8:	ldr	w0, [x19, #72]
  4070fc:	tbz	w0, #2, 40715c <__fxstatat@plt+0x56bc>
  407100:	mov	w1, w23
  407104:	mov	x0, x19
  407108:	bl	405b58 <__fxstatat@plt+0x40b8>
  40710c:	str	x0, [x19, #8]
  407110:	ldp	x19, x20, [sp, #16]
  407114:	ldp	x21, x22, [sp, #32]
  407118:	ldr	x23, [sp, #48]
  40711c:	ldp	x29, x30, [sp], #64
  407120:	ret
  407124:	bl	401a70 <__errno_location@plt>
  407128:	mov	w1, #0x16                  	// #22
  40712c:	str	w1, [x0]
  407130:	mov	x0, #0x0                   	// #0
  407134:	b	40711c <__fxstatat@plt+0x567c>
  407138:	ldr	x0, [x22, #16]
  40713c:	ldp	x19, x20, [sp, #16]
  407140:	ldp	x21, x22, [sp, #32]
  407144:	b	40711c <__fxstatat@plt+0x567c>
  407148:	ldr	w0, [x19, #72]
  40714c:	orr	w0, w0, #0x1000
  407150:	str	w0, [x19, #72]
  407154:	mov	w23, #0x2                   	// #2
  407158:	b	4070e0 <__fxstatat@plt+0x5640>
  40715c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407160:	add	x1, x1, #0xd70
  407164:	mov	x0, x19
  407168:	bl	405494 <__fxstatat@plt+0x39f4>
  40716c:	mov	w20, w0
  407170:	tbnz	w0, #31, 4071b0 <__fxstatat@plt+0x5710>
  407174:	mov	w1, w23
  407178:	mov	x0, x19
  40717c:	bl	405b58 <__fxstatat@plt+0x40b8>
  407180:	str	x0, [x19, #8]
  407184:	ldr	w0, [x19, #72]
  407188:	tbz	w0, #9, 4071c8 <__fxstatat@plt+0x5728>
  40718c:	mov	w2, #0x1                   	// #1
  407190:	mov	w1, w20
  407194:	mov	x0, x19
  407198:	bl	405828 <__fxstatat@plt+0x3d88>
  40719c:	ldr	x0, [x19, #8]
  4071a0:	ldp	x19, x20, [sp, #16]
  4071a4:	ldp	x21, x22, [sp, #32]
  4071a8:	ldr	x23, [sp, #48]
  4071ac:	b	40711c <__fxstatat@plt+0x567c>
  4071b0:	str	xzr, [x19, #8]
  4071b4:	mov	x0, #0x0                   	// #0
  4071b8:	ldp	x19, x20, [sp, #16]
  4071bc:	ldp	x21, x22, [sp, #32]
  4071c0:	ldr	x23, [sp, #48]
  4071c4:	b	40711c <__fxstatat@plt+0x567c>
  4071c8:	mov	w0, w20
  4071cc:	bl	401720 <fchdir@plt>
  4071d0:	cbnz	w0, 4071e0 <__fxstatat@plt+0x5740>
  4071d4:	mov	w0, w20
  4071d8:	bl	401860 <close@plt>
  4071dc:	b	40719c <__fxstatat@plt+0x56fc>
  4071e0:	ldr	w19, [x21]
  4071e4:	mov	w0, w20
  4071e8:	bl	401860 <close@plt>
  4071ec:	str	w19, [x21]
  4071f0:	mov	x0, #0x0                   	// #0
  4071f4:	ldp	x19, x20, [sp, #16]
  4071f8:	ldp	x21, x22, [sp, #32]
  4071fc:	ldr	x23, [sp, #48]
  407200:	b	40711c <__fxstatat@plt+0x567c>
  407204:	mov	x0, #0x0                   	// #0
  407208:	ldp	x19, x20, [sp, #16]
  40720c:	ldp	x21, x22, [sp, #32]
  407210:	b	40711c <__fxstatat@plt+0x567c>
  407214:	ldp	x19, x20, [sp, #16]
  407218:	ldp	x21, x22, [sp, #32]
  40721c:	b	40711c <__fxstatat@plt+0x567c>
  407220:	stp	x29, x30, [sp, #-64]!
  407224:	mov	x29, sp
  407228:	stp	x19, x20, [sp, #16]
  40722c:	stp	x21, x22, [sp, #32]
  407230:	mov	x19, x0
  407234:	mov	x22, x1
  407238:	mov	x21, x2
  40723c:	cmp	x0, #0x0
  407240:	add	x0, sp, #0x3c
  407244:	csel	x19, x0, x19, eq  // eq = none
  407248:	mov	x0, x19
  40724c:	bl	401690 <mbrtowc@plt>
  407250:	mov	x20, x0
  407254:	cmp	x21, #0x0
  407258:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40725c:	b.hi	407274 <__fxstatat@plt+0x57d4>  // b.pmore
  407260:	mov	x0, x20
  407264:	ldp	x19, x20, [sp, #16]
  407268:	ldp	x21, x22, [sp, #32]
  40726c:	ldp	x29, x30, [sp], #64
  407270:	ret
  407274:	mov	w0, #0x0                   	// #0
  407278:	bl	4078d8 <__fxstatat@plt+0x5e38>
  40727c:	and	w0, w0, #0xff
  407280:	cbnz	w0, 407260 <__fxstatat@plt+0x57c0>
  407284:	ldrb	w0, [x22]
  407288:	str	w0, [x19]
  40728c:	mov	x20, #0x1                   	// #1
  407290:	b	407260 <__fxstatat@plt+0x57c0>
  407294:	sub	sp, sp, #0xfe0
  407298:	stp	x29, x30, [sp]
  40729c:	mov	x29, sp
  4072a0:	cmn	w0, #0x64
  4072a4:	b.eq	407354 <__fxstatat@plt+0x58b4>  // b.none
  4072a8:	stp	x19, x20, [sp, #16]
  4072ac:	mov	w19, w0
  4072b0:	mov	x2, x1
  4072b4:	ldrb	w0, [x1]
  4072b8:	cmp	w0, #0x2f
  4072bc:	b.eq	407350 <__fxstatat@plt+0x58b0>  // b.none
  4072c0:	mov	w1, w19
  4072c4:	add	x0, sp, #0x20
  4072c8:	bl	4093c4 <__fxstatat@plt+0x7924>
  4072cc:	mov	x20, x0
  4072d0:	cbz	x0, 4072f4 <__fxstatat@plt+0x5854>
  4072d4:	bl	401a70 <__errno_location@plt>
  4072d8:	mov	w1, #0x5f                  	// #95
  4072dc:	str	w1, [x0]
  4072e0:	add	x0, sp, #0x20
  4072e4:	cmp	x20, x0
  4072e8:	b.eq	4072f4 <__fxstatat@plt+0x5854>  // b.none
  4072ec:	mov	x0, x20
  4072f0:	bl	401950 <free@plt>
  4072f4:	add	x0, sp, #0x20
  4072f8:	bl	408a94 <__fxstatat@plt+0x6ff4>
  4072fc:	cbnz	w0, 407370 <__fxstatat@plt+0x58d0>
  407300:	tbnz	w19, #31, 407310 <__fxstatat@plt+0x5870>
  407304:	ldr	w0, [sp, #32]
  407308:	cmp	w0, w19
  40730c:	b.eq	40737c <__fxstatat@plt+0x58dc>  // b.none
  407310:	mov	w0, w19
  407314:	bl	401720 <fchdir@plt>
  407318:	cbnz	w0, 407398 <__fxstatat@plt+0x58f8>
  40731c:	bl	401a70 <__errno_location@plt>
  407320:	mov	x19, x0
  407324:	mov	w0, #0x5f                  	// #95
  407328:	str	w0, [x19]
  40732c:	add	x0, sp, #0x20
  407330:	bl	408aec <__fxstatat@plt+0x704c>
  407334:	cbnz	w0, 4073b8 <__fxstatat@plt+0x5918>
  407338:	add	x0, sp, #0x20
  40733c:	bl	408b18 <__fxstatat@plt+0x7078>
  407340:	mov	w0, #0x5f                  	// #95
  407344:	str	w0, [x19]
  407348:	ldp	x19, x20, [sp, #16]
  40734c:	b	407360 <__fxstatat@plt+0x58c0>
  407350:	ldp	x19, x20, [sp, #16]
  407354:	bl	401a70 <__errno_location@plt>
  407358:	mov	w1, #0x5f                  	// #95
  40735c:	str	w1, [x0]
  407360:	mov	w0, #0xffffffff            	// #-1
  407364:	ldp	x29, x30, [sp]
  407368:	add	sp, sp, #0xfe0
  40736c:	ret
  407370:	bl	401a70 <__errno_location@plt>
  407374:	ldr	w0, [x0]
  407378:	bl	408954 <__fxstatat@plt+0x6eb4>
  40737c:	add	x0, sp, #0x20
  407380:	bl	408b18 <__fxstatat@plt+0x7078>
  407384:	bl	401a70 <__errno_location@plt>
  407388:	mov	w1, #0x9                   	// #9
  40738c:	str	w1, [x0]
  407390:	ldp	x19, x20, [sp, #16]
  407394:	b	407360 <__fxstatat@plt+0x58c0>
  407398:	bl	401a70 <__errno_location@plt>
  40739c:	mov	x19, x0
  4073a0:	ldr	w20, [x0]
  4073a4:	add	x0, sp, #0x20
  4073a8:	bl	408b18 <__fxstatat@plt+0x7078>
  4073ac:	str	w20, [x19]
  4073b0:	ldp	x19, x20, [sp, #16]
  4073b4:	b	407360 <__fxstatat@plt+0x58c0>
  4073b8:	ldr	w0, [x19]
  4073bc:	bl	408994 <__fxstatat@plt+0x6ef4>
  4073c0:	sub	sp, sp, #0xfe0
  4073c4:	stp	x29, x30, [sp]
  4073c8:	mov	x29, sp
  4073cc:	cmn	w0, #0x64
  4073d0:	b.eq	407480 <__fxstatat@plt+0x59e0>  // b.none
  4073d4:	stp	x19, x20, [sp, #16]
  4073d8:	mov	w19, w0
  4073dc:	mov	x2, x1
  4073e0:	ldrb	w0, [x1]
  4073e4:	cmp	w0, #0x2f
  4073e8:	b.eq	40747c <__fxstatat@plt+0x59dc>  // b.none
  4073ec:	mov	w1, w19
  4073f0:	add	x0, sp, #0x20
  4073f4:	bl	4093c4 <__fxstatat@plt+0x7924>
  4073f8:	mov	x20, x0
  4073fc:	cbz	x0, 407420 <__fxstatat@plt+0x5980>
  407400:	bl	401a70 <__errno_location@plt>
  407404:	mov	w1, #0x5f                  	// #95
  407408:	str	w1, [x0]
  40740c:	add	x0, sp, #0x20
  407410:	cmp	x20, x0
  407414:	b.eq	407420 <__fxstatat@plt+0x5980>  // b.none
  407418:	mov	x0, x20
  40741c:	bl	401950 <free@plt>
  407420:	add	x0, sp, #0x20
  407424:	bl	408a94 <__fxstatat@plt+0x6ff4>
  407428:	cbnz	w0, 40749c <__fxstatat@plt+0x59fc>
  40742c:	tbnz	w19, #31, 40743c <__fxstatat@plt+0x599c>
  407430:	ldr	w0, [sp, #32]
  407434:	cmp	w0, w19
  407438:	b.eq	4074a8 <__fxstatat@plt+0x5a08>  // b.none
  40743c:	mov	w0, w19
  407440:	bl	401720 <fchdir@plt>
  407444:	cbnz	w0, 4074c4 <__fxstatat@plt+0x5a24>
  407448:	bl	401a70 <__errno_location@plt>
  40744c:	mov	x19, x0
  407450:	mov	w0, #0x5f                  	// #95
  407454:	str	w0, [x19]
  407458:	add	x0, sp, #0x20
  40745c:	bl	408aec <__fxstatat@plt+0x704c>
  407460:	cbnz	w0, 4074e4 <__fxstatat@plt+0x5a44>
  407464:	add	x0, sp, #0x20
  407468:	bl	408b18 <__fxstatat@plt+0x7078>
  40746c:	mov	w0, #0x5f                  	// #95
  407470:	str	w0, [x19]
  407474:	ldp	x19, x20, [sp, #16]
  407478:	b	40748c <__fxstatat@plt+0x59ec>
  40747c:	ldp	x19, x20, [sp, #16]
  407480:	bl	401a70 <__errno_location@plt>
  407484:	mov	w1, #0x5f                  	// #95
  407488:	str	w1, [x0]
  40748c:	mov	w0, #0xffffffff            	// #-1
  407490:	ldp	x29, x30, [sp]
  407494:	add	sp, sp, #0xfe0
  407498:	ret
  40749c:	bl	401a70 <__errno_location@plt>
  4074a0:	ldr	w0, [x0]
  4074a4:	bl	408954 <__fxstatat@plt+0x6eb4>
  4074a8:	add	x0, sp, #0x20
  4074ac:	bl	408b18 <__fxstatat@plt+0x7078>
  4074b0:	bl	401a70 <__errno_location@plt>
  4074b4:	mov	w1, #0x9                   	// #9
  4074b8:	str	w1, [x0]
  4074bc:	ldp	x19, x20, [sp, #16]
  4074c0:	b	40748c <__fxstatat@plt+0x59ec>
  4074c4:	bl	401a70 <__errno_location@plt>
  4074c8:	mov	x19, x0
  4074cc:	ldr	w20, [x0]
  4074d0:	add	x0, sp, #0x20
  4074d4:	bl	408b18 <__fxstatat@plt+0x7078>
  4074d8:	str	w20, [x19]
  4074dc:	ldp	x19, x20, [sp, #16]
  4074e0:	b	40748c <__fxstatat@plt+0x59ec>
  4074e4:	ldr	w0, [x19]
  4074e8:	bl	408994 <__fxstatat@plt+0x6ef4>
  4074ec:	sub	sp, sp, #0xfe0
  4074f0:	stp	x29, x30, [sp]
  4074f4:	mov	x29, sp
  4074f8:	cmn	w0, #0x64
  4074fc:	b.eq	4075ac <__fxstatat@plt+0x5b0c>  // b.none
  407500:	stp	x19, x20, [sp, #16]
  407504:	mov	w19, w0
  407508:	mov	x2, x1
  40750c:	ldrb	w0, [x1]
  407510:	cmp	w0, #0x2f
  407514:	b.eq	4075a8 <__fxstatat@plt+0x5b08>  // b.none
  407518:	mov	w1, w19
  40751c:	add	x0, sp, #0x20
  407520:	bl	4093c4 <__fxstatat@plt+0x7924>
  407524:	mov	x20, x0
  407528:	cbz	x0, 40754c <__fxstatat@plt+0x5aac>
  40752c:	bl	401a70 <__errno_location@plt>
  407530:	mov	w1, #0x5f                  	// #95
  407534:	str	w1, [x0]
  407538:	add	x0, sp, #0x20
  40753c:	cmp	x20, x0
  407540:	b.eq	40754c <__fxstatat@plt+0x5aac>  // b.none
  407544:	mov	x0, x20
  407548:	bl	401950 <free@plt>
  40754c:	add	x0, sp, #0x20
  407550:	bl	408a94 <__fxstatat@plt+0x6ff4>
  407554:	cbnz	w0, 4075c8 <__fxstatat@plt+0x5b28>
  407558:	tbnz	w19, #31, 407568 <__fxstatat@plt+0x5ac8>
  40755c:	ldr	w0, [sp, #32]
  407560:	cmp	w0, w19
  407564:	b.eq	4075d4 <__fxstatat@plt+0x5b34>  // b.none
  407568:	mov	w0, w19
  40756c:	bl	401720 <fchdir@plt>
  407570:	cbnz	w0, 4075f0 <__fxstatat@plt+0x5b50>
  407574:	bl	401a70 <__errno_location@plt>
  407578:	mov	x19, x0
  40757c:	mov	w0, #0x5f                  	// #95
  407580:	str	w0, [x19]
  407584:	add	x0, sp, #0x20
  407588:	bl	408aec <__fxstatat@plt+0x704c>
  40758c:	cbnz	w0, 407610 <__fxstatat@plt+0x5b70>
  407590:	add	x0, sp, #0x20
  407594:	bl	408b18 <__fxstatat@plt+0x7078>
  407598:	mov	w0, #0x5f                  	// #95
  40759c:	str	w0, [x19]
  4075a0:	ldp	x19, x20, [sp, #16]
  4075a4:	b	4075b8 <__fxstatat@plt+0x5b18>
  4075a8:	ldp	x19, x20, [sp, #16]
  4075ac:	bl	401a70 <__errno_location@plt>
  4075b0:	mov	w1, #0x5f                  	// #95
  4075b4:	str	w1, [x0]
  4075b8:	mov	w0, #0xffffffff            	// #-1
  4075bc:	ldp	x29, x30, [sp]
  4075c0:	add	sp, sp, #0xfe0
  4075c4:	ret
  4075c8:	bl	401a70 <__errno_location@plt>
  4075cc:	ldr	w0, [x0]
  4075d0:	bl	408954 <__fxstatat@plt+0x6eb4>
  4075d4:	add	x0, sp, #0x20
  4075d8:	bl	408b18 <__fxstatat@plt+0x7078>
  4075dc:	bl	401a70 <__errno_location@plt>
  4075e0:	mov	w1, #0x9                   	// #9
  4075e4:	str	w1, [x0]
  4075e8:	ldp	x19, x20, [sp, #16]
  4075ec:	b	4075b8 <__fxstatat@plt+0x5b18>
  4075f0:	bl	401a70 <__errno_location@plt>
  4075f4:	mov	x19, x0
  4075f8:	ldr	w20, [x0]
  4075fc:	add	x0, sp, #0x20
  407600:	bl	408b18 <__fxstatat@plt+0x7078>
  407604:	str	w20, [x19]
  407608:	ldp	x19, x20, [sp, #16]
  40760c:	b	4075b8 <__fxstatat@plt+0x5b18>
  407610:	ldr	w0, [x19]
  407614:	bl	408994 <__fxstatat@plt+0x6ef4>
  407618:	sub	sp, sp, #0xfe0
  40761c:	stp	x29, x30, [sp]
  407620:	mov	x29, sp
  407624:	cmn	w0, #0x64
  407628:	b.eq	4076d8 <__fxstatat@plt+0x5c38>  // b.none
  40762c:	stp	x19, x20, [sp, #16]
  407630:	mov	w19, w0
  407634:	mov	x2, x1
  407638:	ldrb	w0, [x1]
  40763c:	cmp	w0, #0x2f
  407640:	b.eq	4076d4 <__fxstatat@plt+0x5c34>  // b.none
  407644:	mov	w1, w19
  407648:	add	x0, sp, #0x20
  40764c:	bl	4093c4 <__fxstatat@plt+0x7924>
  407650:	mov	x20, x0
  407654:	cbz	x0, 407678 <__fxstatat@plt+0x5bd8>
  407658:	bl	401a70 <__errno_location@plt>
  40765c:	mov	w1, #0x5f                  	// #95
  407660:	str	w1, [x0]
  407664:	add	x0, sp, #0x20
  407668:	cmp	x20, x0
  40766c:	b.eq	407678 <__fxstatat@plt+0x5bd8>  // b.none
  407670:	mov	x0, x20
  407674:	bl	401950 <free@plt>
  407678:	add	x0, sp, #0x20
  40767c:	bl	408a94 <__fxstatat@plt+0x6ff4>
  407680:	cbnz	w0, 4076f4 <__fxstatat@plt+0x5c54>
  407684:	tbnz	w19, #31, 407694 <__fxstatat@plt+0x5bf4>
  407688:	ldr	w0, [sp, #32]
  40768c:	cmp	w0, w19
  407690:	b.eq	407700 <__fxstatat@plt+0x5c60>  // b.none
  407694:	mov	w0, w19
  407698:	bl	401720 <fchdir@plt>
  40769c:	cbnz	w0, 40771c <__fxstatat@plt+0x5c7c>
  4076a0:	bl	401a70 <__errno_location@plt>
  4076a4:	mov	x19, x0
  4076a8:	mov	w0, #0x5f                  	// #95
  4076ac:	str	w0, [x19]
  4076b0:	add	x0, sp, #0x20
  4076b4:	bl	408aec <__fxstatat@plt+0x704c>
  4076b8:	cbnz	w0, 40773c <__fxstatat@plt+0x5c9c>
  4076bc:	add	x0, sp, #0x20
  4076c0:	bl	408b18 <__fxstatat@plt+0x7078>
  4076c4:	mov	w0, #0x5f                  	// #95
  4076c8:	str	w0, [x19]
  4076cc:	ldp	x19, x20, [sp, #16]
  4076d0:	b	4076e4 <__fxstatat@plt+0x5c44>
  4076d4:	ldp	x19, x20, [sp, #16]
  4076d8:	bl	401a70 <__errno_location@plt>
  4076dc:	mov	w1, #0x5f                  	// #95
  4076e0:	str	w1, [x0]
  4076e4:	mov	w0, #0xffffffff            	// #-1
  4076e8:	ldp	x29, x30, [sp]
  4076ec:	add	sp, sp, #0xfe0
  4076f0:	ret
  4076f4:	bl	401a70 <__errno_location@plt>
  4076f8:	ldr	w0, [x0]
  4076fc:	bl	408954 <__fxstatat@plt+0x6eb4>
  407700:	add	x0, sp, #0x20
  407704:	bl	408b18 <__fxstatat@plt+0x7078>
  407708:	bl	401a70 <__errno_location@plt>
  40770c:	mov	w1, #0x9                   	// #9
  407710:	str	w1, [x0]
  407714:	ldp	x19, x20, [sp, #16]
  407718:	b	4076e4 <__fxstatat@plt+0x5c44>
  40771c:	bl	401a70 <__errno_location@plt>
  407720:	mov	x19, x0
  407724:	ldr	w20, [x0]
  407728:	add	x0, sp, #0x20
  40772c:	bl	408b18 <__fxstatat@plt+0x7078>
  407730:	str	w20, [x19]
  407734:	ldp	x19, x20, [sp, #16]
  407738:	b	4076e4 <__fxstatat@plt+0x5c44>
  40773c:	ldr	w0, [x19]
  407740:	bl	408994 <__fxstatat@plt+0x6ef4>
  407744:	stp	x29, x30, [sp, #-48]!
  407748:	mov	x29, sp
  40774c:	stp	x19, x20, [sp, #16]
  407750:	str	x21, [sp, #32]
  407754:	mov	x19, x0
  407758:	bl	401760 <__fpending@plt>
  40775c:	mov	x21, x0
  407760:	ldr	w20, [x19]
  407764:	and	w20, w20, #0x20
  407768:	mov	x0, x19
  40776c:	bl	408f10 <__fxstatat@plt+0x7470>
  407770:	cbnz	w20, 40779c <__fxstatat@plt+0x5cfc>
  407774:	cbz	w0, 40778c <__fxstatat@plt+0x5cec>
  407778:	cbnz	x21, 4077b0 <__fxstatat@plt+0x5d10>
  40777c:	bl	401a70 <__errno_location@plt>
  407780:	ldr	w0, [x0]
  407784:	cmp	w0, #0x9
  407788:	csetm	w0, ne  // ne = any
  40778c:	ldp	x19, x20, [sp, #16]
  407790:	ldr	x21, [sp, #32]
  407794:	ldp	x29, x30, [sp], #48
  407798:	ret
  40779c:	cbnz	w0, 4077b8 <__fxstatat@plt+0x5d18>
  4077a0:	bl	401a70 <__errno_location@plt>
  4077a4:	str	wzr, [x0]
  4077a8:	mov	w0, #0xffffffff            	// #-1
  4077ac:	b	40778c <__fxstatat@plt+0x5cec>
  4077b0:	mov	w0, #0xffffffff            	// #-1
  4077b4:	b	40778c <__fxstatat@plt+0x5cec>
  4077b8:	mov	w0, #0xffffffff            	// #-1
  4077bc:	b	40778c <__fxstatat@plt+0x5cec>
  4077c0:	str	xzr, [x0, #16]
  4077c4:	mov	w1, #0xf616                	// #62998
  4077c8:	movk	w1, #0x95, lsl #16
  4077cc:	str	w1, [x0, #24]
  4077d0:	ret
  4077d4:	mov	x2, x0
  4077d8:	ldr	w3, [x0, #24]
  4077dc:	mov	w0, #0xf616                	// #62998
  4077e0:	movk	w0, #0x95, lsl #16
  4077e4:	cmp	w3, w0
  4077e8:	b.ne	40781c <__fxstatat@plt+0x5d7c>  // b.any
  4077ec:	ldr	x3, [x2, #16]
  4077f0:	cbz	x3, 407868 <__fxstatat@plt+0x5dc8>
  4077f4:	ldr	x4, [x1, #8]
  4077f8:	ldr	x0, [x2]
  4077fc:	cmp	x4, x0
  407800:	b.eq	407844 <__fxstatat@plt+0x5da4>  // b.none
  407804:	add	x4, x3, #0x1
  407808:	str	x4, [x2, #16]
  40780c:	mov	w0, #0x0                   	// #0
  407810:	tst	x3, x4
  407814:	b.eq	40785c <__fxstatat@plt+0x5dbc>  // b.none
  407818:	ret
  40781c:	stp	x29, x30, [sp, #-16]!
  407820:	mov	x29, sp
  407824:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  407828:	add	x3, x3, #0xda8
  40782c:	mov	w2, #0x3c                  	// #60
  407830:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407834:	add	x1, x1, #0xd78
  407838:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  40783c:	add	x0, x0, #0xd90
  407840:	bl	401a60 <__assert_fail@plt>
  407844:	ldr	x5, [x1]
  407848:	ldr	x4, [x2, #8]
  40784c:	mov	w0, #0x1                   	// #1
  407850:	cmp	x5, x4
  407854:	b.ne	407804 <__fxstatat@plt+0x5d64>  // b.any
  407858:	b	407818 <__fxstatat@plt+0x5d78>
  40785c:	mov	w0, #0x1                   	// #1
  407860:	cbz	x4, 407818 <__fxstatat@plt+0x5d78>
  407864:	b	407870 <__fxstatat@plt+0x5dd0>
  407868:	mov	x0, #0x1                   	// #1
  40786c:	str	x0, [x2, #16]
  407870:	ldr	x0, [x1]
  407874:	str	x0, [x2, #8]
  407878:	ldr	x0, [x1, #8]
  40787c:	str	x0, [x2]
  407880:	mov	w0, #0x0                   	// #0
  407884:	ret
  407888:	stp	x29, x30, [sp, #-64]!
  40788c:	mov	x29, sp
  407890:	str	x2, [sp, #56]
  407894:	mov	w2, #0x0                   	// #0
  407898:	tbnz	w1, #6, 4078ac <__fxstatat@plt+0x5e0c>
  40789c:	bl	4017b0 <open@plt>
  4078a0:	bl	408b4c <__fxstatat@plt+0x70ac>
  4078a4:	ldp	x29, x30, [sp], #64
  4078a8:	ret
  4078ac:	add	x2, sp, #0x40
  4078b0:	str	x2, [sp, #16]
  4078b4:	str	x2, [sp, #24]
  4078b8:	add	x2, sp, #0x30
  4078bc:	str	x2, [sp, #32]
  4078c0:	str	wzr, [sp, #44]
  4078c4:	str	wzr, [sp, #40]
  4078c8:	ldr	x2, [sp, #24]
  4078cc:	sub	x2, x2, #0x8
  4078d0:	ldr	w2, [x2]
  4078d4:	b	40789c <__fxstatat@plt+0x5dfc>
  4078d8:	stp	x29, x30, [sp, #-32]!
  4078dc:	mov	x29, sp
  4078e0:	mov	x1, #0x0                   	// #0
  4078e4:	bl	401a90 <setlocale@plt>
  4078e8:	mov	w1, #0x1                   	// #1
  4078ec:	cbz	x0, 407928 <__fxstatat@plt+0x5e88>
  4078f0:	str	x19, [sp, #16]
  4078f4:	mov	x19, x0
  4078f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4078fc:	add	x1, x1, #0xdb8
  407900:	bl	401910 <strcmp@plt>
  407904:	mov	w1, #0x0                   	// #0
  407908:	cbz	w0, 407934 <__fxstatat@plt+0x5e94>
  40790c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407910:	add	x1, x1, #0xdc0
  407914:	mov	x0, x19
  407918:	bl	401910 <strcmp@plt>
  40791c:	cmp	w0, #0x0
  407920:	cset	w1, ne  // ne = any
  407924:	ldr	x19, [sp, #16]
  407928:	mov	w0, w1
  40792c:	ldp	x29, x30, [sp], #32
  407930:	ret
  407934:	ldr	x19, [sp, #16]
  407938:	b	407928 <__fxstatat@plt+0x5e88>
  40793c:	ror	x2, x0, #3
  407940:	udiv	x0, x2, x1
  407944:	msub	x0, x0, x1, x2
  407948:	ret
  40794c:	cmp	x1, x0
  407950:	cset	w0, eq  // eq = none
  407954:	ret
  407958:	mov	x1, x0
  40795c:	ldr	x2, [x0, #40]
  407960:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  407964:	add	x0, x0, #0xe38
  407968:	cmp	x2, x0
  40796c:	b.eq	407a0c <__fxstatat@plt+0x5f6c>  // b.none
  407970:	ldr	s0, [x2, #8]
  407974:	mov	w0, #0xcccd                	// #52429
  407978:	movk	w0, #0x3dcc, lsl #16
  40797c:	fmov	s1, w0
  407980:	fcmpe	s0, s1
  407984:	b.le	4079e8 <__fxstatat@plt+0x5f48>
  407988:	mov	w0, #0x6666                	// #26214
  40798c:	movk	w0, #0x3f66, lsl #16
  407990:	fmov	s1, w0
  407994:	fcmpe	s0, s1
  407998:	b.pl	4079e8 <__fxstatat@plt+0x5f48>  // b.nfrst
  40799c:	mov	w0, #0xcccd                	// #52429
  4079a0:	movk	w0, #0x3f8c, lsl #16
  4079a4:	fmov	s1, w0
  4079a8:	ldr	s2, [x2, #12]
  4079ac:	fcmpe	s2, s1
  4079b0:	b.le	4079e8 <__fxstatat@plt+0x5f48>
  4079b4:	ldr	s1, [x2]
  4079b8:	fcmpe	s1, #0.0
  4079bc:	b.lt	4079e8 <__fxstatat@plt+0x5f48>  // b.tstop
  4079c0:	mov	w0, #0xcccd                	// #52429
  4079c4:	movk	w0, #0x3dcc, lsl #16
  4079c8:	fmov	s2, w0
  4079cc:	fadd	s1, s1, s2
  4079d0:	ldr	s2, [x2, #4]
  4079d4:	fcmpe	s1, s2
  4079d8:	b.pl	4079e8 <__fxstatat@plt+0x5f48>  // b.nfrst
  4079dc:	fmov	s3, #1.000000000000000000e+00
  4079e0:	fcmpe	s2, s3
  4079e4:	b.ls	4079fc <__fxstatat@plt+0x5f5c>  // b.plast
  4079e8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4079ec:	add	x0, x0, #0xe38
  4079f0:	str	x0, [x1, #40]
  4079f4:	mov	w0, #0x0                   	// #0
  4079f8:	ret
  4079fc:	mov	w0, #0x1                   	// #1
  407a00:	fcmpe	s0, s1
  407a04:	b.le	4079e8 <__fxstatat@plt+0x5f48>
  407a08:	b	4079f8 <__fxstatat@plt+0x5f58>
  407a0c:	mov	w0, #0x1                   	// #1
  407a10:	b	4079f8 <__fxstatat@plt+0x5f58>
  407a14:	ldrb	w2, [x1, #16]
  407a18:	cbnz	w2, 407a40 <__fxstatat@plt+0x5fa0>
  407a1c:	ucvtf	s0, x0
  407a20:	ldr	s1, [x1, #8]
  407a24:	fdiv	s0, s0, s1
  407a28:	mov	w0, #0x5f800000            	// #1602224128
  407a2c:	fmov	s1, w0
  407a30:	mov	x0, #0x0                   	// #0
  407a34:	fcmpe	s0, s1
  407a38:	b.ge	407ae8 <__fxstatat@plt+0x6048>  // b.tcont
  407a3c:	fcvtzu	x0, s0
  407a40:	cmp	x0, #0xa
  407a44:	mov	x1, #0xa                   	// #10
  407a48:	csel	x0, x0, x1, cs  // cs = hs, nlast
  407a4c:	orr	x0, x0, #0x1
  407a50:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407a54:	movk	x5, #0xaaab
  407a58:	cmn	x0, #0x1
  407a5c:	b.ne	407a84 <__fxstatat@plt+0x5fe4>  // b.any
  407a60:	mov	x0, #0x0                   	// #0
  407a64:	b	407ae8 <__fxstatat@plt+0x6048>
  407a68:	mov	x1, #0x3                   	// #3
  407a6c:	udiv	x2, x0, x1
  407a70:	msub	x1, x2, x1, x0
  407a74:	cbnz	x1, 407ad0 <__fxstatat@plt+0x6030>
  407a78:	add	x0, x0, #0x2
  407a7c:	cmn	x0, #0x1
  407a80:	b.eq	407aec <__fxstatat@plt+0x604c>  // b.none
  407a84:	cmp	x0, #0x9
  407a88:	b.ls	407a68 <__fxstatat@plt+0x5fc8>  // b.plast
  407a8c:	umulh	x1, x0, x5
  407a90:	and	x2, x1, #0xfffffffffffffffe
  407a94:	add	x1, x2, x1, lsr #1
  407a98:	cmp	x0, x1
  407a9c:	b.eq	407a78 <__fxstatat@plt+0x5fd8>  // b.none
  407aa0:	mov	x3, #0x10                  	// #16
  407aa4:	mov	x2, #0x9                   	// #9
  407aa8:	mov	x1, #0x3                   	// #3
  407aac:	add	x2, x2, x3
  407ab0:	add	x1, x1, #0x2
  407ab4:	cmp	x2, x0
  407ab8:	b.cs	407a6c <__fxstatat@plt+0x5fcc>  // b.hs, b.nlast
  407abc:	add	x3, x3, #0x8
  407ac0:	udiv	x4, x0, x1
  407ac4:	msub	x4, x4, x1, x0
  407ac8:	cbnz	x4, 407aac <__fxstatat@plt+0x600c>
  407acc:	b	407a78 <__fxstatat@plt+0x5fd8>
  407ad0:	cmp	xzr, x0, lsr #61
  407ad4:	cset	x1, ne  // ne = any
  407ad8:	tst	x0, #0x1000000000000000
  407adc:	csinc	w1, w1, wzr, eq  // eq = none
  407ae0:	cmp	w1, #0x0
  407ae4:	csel	x0, x0, xzr, eq  // eq = none
  407ae8:	ret
  407aec:	mov	x0, #0x0                   	// #0
  407af0:	b	407ae8 <__fxstatat@plt+0x6048>
  407af4:	stp	x29, x30, [sp, #-32]!
  407af8:	mov	x29, sp
  407afc:	str	x19, [sp, #16]
  407b00:	mov	x19, x0
  407b04:	mov	x0, x1
  407b08:	ldr	x2, [x19, #48]
  407b0c:	ldr	x1, [x19, #16]
  407b10:	blr	x2
  407b14:	ldr	x1, [x19, #16]
  407b18:	cmp	x1, x0
  407b1c:	b.ls	407b34 <__fxstatat@plt+0x6094>  // b.plast
  407b20:	ldr	x1, [x19]
  407b24:	add	x0, x1, x0, lsl #4
  407b28:	ldr	x19, [sp, #16]
  407b2c:	ldp	x29, x30, [sp], #32
  407b30:	ret
  407b34:	bl	4018a0 <abort@plt>
  407b38:	stp	x29, x30, [sp, #-80]!
  407b3c:	mov	x29, sp
  407b40:	stp	x21, x22, [sp, #32]
  407b44:	stp	x23, x24, [sp, #48]
  407b48:	mov	x21, x0
  407b4c:	ldr	x22, [x1]
  407b50:	ldr	x0, [x1, #8]
  407b54:	cmp	x22, x0
  407b58:	b.cs	407c8c <__fxstatat@plt+0x61ec>  // b.hs, b.nlast
  407b5c:	stp	x19, x20, [sp, #16]
  407b60:	str	x25, [sp, #64]
  407b64:	mov	x23, x1
  407b68:	and	w24, w2, #0xff
  407b6c:	mov	x25, #0x10                  	// #16
  407b70:	b	407c2c <__fxstatat@plt+0x618c>
  407b74:	str	x20, [x0]
  407b78:	ldr	x0, [x21, #24]
  407b7c:	add	x0, x0, #0x1
  407b80:	str	x0, [x21, #24]
  407b84:	str	xzr, [x2]
  407b88:	ldr	x0, [x21, #72]
  407b8c:	str	x0, [x2, #8]
  407b90:	str	x2, [x21, #72]
  407b94:	cbz	x19, 407bc8 <__fxstatat@plt+0x6128>
  407b98:	ldr	x20, [x19]
  407b9c:	mov	x1, x20
  407ba0:	mov	x0, x21
  407ba4:	bl	407af4 <__fxstatat@plt+0x6054>
  407ba8:	mov	x2, x19
  407bac:	ldr	x19, [x19, #8]
  407bb0:	ldr	x1, [x0]
  407bb4:	cbz	x1, 407b74 <__fxstatat@plt+0x60d4>
  407bb8:	ldr	x1, [x0, #8]
  407bbc:	str	x1, [x2, #8]
  407bc0:	str	x2, [x0, #8]
  407bc4:	b	407b94 <__fxstatat@plt+0x60f4>
  407bc8:	ldr	x20, [x22]
  407bcc:	str	xzr, [x22, #8]
  407bd0:	cbnz	w24, 407c1c <__fxstatat@plt+0x617c>
  407bd4:	mov	x1, x20
  407bd8:	mov	x0, x21
  407bdc:	bl	407af4 <__fxstatat@plt+0x6054>
  407be0:	mov	x19, x0
  407be4:	ldr	x0, [x0]
  407be8:	cbz	x0, 407c58 <__fxstatat@plt+0x61b8>
  407bec:	ldr	x0, [x21, #72]
  407bf0:	cbz	x0, 407c40 <__fxstatat@plt+0x61a0>
  407bf4:	ldr	x1, [x0, #8]
  407bf8:	str	x1, [x21, #72]
  407bfc:	str	x20, [x0]
  407c00:	ldr	x1, [x19, #8]
  407c04:	str	x1, [x0, #8]
  407c08:	str	x0, [x19, #8]
  407c0c:	str	xzr, [x22]
  407c10:	ldr	x0, [x23, #24]
  407c14:	sub	x0, x0, #0x1
  407c18:	str	x0, [x23, #24]
  407c1c:	add	x22, x22, #0x10
  407c20:	ldr	x0, [x23, #8]
  407c24:	cmp	x0, x22
  407c28:	b.ls	407c6c <__fxstatat@plt+0x61cc>  // b.plast
  407c2c:	ldr	x0, [x22]
  407c30:	cbz	x0, 407c1c <__fxstatat@plt+0x617c>
  407c34:	ldr	x19, [x22, #8]
  407c38:	cbnz	x19, 407b98 <__fxstatat@plt+0x60f8>
  407c3c:	b	407bc8 <__fxstatat@plt+0x6128>
  407c40:	mov	x0, x25
  407c44:	bl	4017a0 <malloc@plt>
  407c48:	cbnz	x0, 407bfc <__fxstatat@plt+0x615c>
  407c4c:	ldp	x19, x20, [sp, #16]
  407c50:	ldr	x25, [sp, #64]
  407c54:	b	407c78 <__fxstatat@plt+0x61d8>
  407c58:	str	x20, [x19]
  407c5c:	ldr	x0, [x21, #24]
  407c60:	add	x0, x0, #0x1
  407c64:	str	x0, [x21, #24]
  407c68:	b	407c0c <__fxstatat@plt+0x616c>
  407c6c:	mov	w24, #0x1                   	// #1
  407c70:	ldp	x19, x20, [sp, #16]
  407c74:	ldr	x25, [sp, #64]
  407c78:	mov	w0, w24
  407c7c:	ldp	x21, x22, [sp, #32]
  407c80:	ldp	x23, x24, [sp, #48]
  407c84:	ldp	x29, x30, [sp], #80
  407c88:	ret
  407c8c:	mov	w24, #0x1                   	// #1
  407c90:	b	407c78 <__fxstatat@plt+0x61d8>
  407c94:	stp	x29, x30, [sp, #-64]!
  407c98:	mov	x29, sp
  407c9c:	stp	x19, x20, [sp, #16]
  407ca0:	stp	x21, x22, [sp, #32]
  407ca4:	str	x23, [sp, #48]
  407ca8:	mov	x21, x0
  407cac:	mov	x20, x1
  407cb0:	mov	x22, x2
  407cb4:	and	w23, w3, #0xff
  407cb8:	bl	407af4 <__fxstatat@plt+0x6054>
  407cbc:	mov	x19, x0
  407cc0:	str	x0, [x22]
  407cc4:	ldr	x0, [x0]
  407cc8:	cbz	x0, 407d64 <__fxstatat@plt+0x62c4>
  407ccc:	cmp	x0, x20
  407cd0:	b.eq	407d24 <__fxstatat@plt+0x6284>  // b.none
  407cd4:	ldr	x2, [x21, #56]
  407cd8:	mov	x1, x0
  407cdc:	mov	x0, x20
  407ce0:	blr	x2
  407ce4:	and	w0, w0, #0xff
  407ce8:	cbnz	w0, 407d24 <__fxstatat@plt+0x6284>
  407cec:	ldr	x0, [x19, #8]
  407cf0:	cbz	x0, 407d64 <__fxstatat@plt+0x62c4>
  407cf4:	ldr	x1, [x0]
  407cf8:	cmp	x1, x20
  407cfc:	b.eq	407d58 <__fxstatat@plt+0x62b8>  // b.none
  407d00:	ldr	x2, [x21, #56]
  407d04:	mov	x0, x20
  407d08:	blr	x2
  407d0c:	and	w0, w0, #0xff
  407d10:	cbnz	w0, 407d58 <__fxstatat@plt+0x62b8>
  407d14:	ldr	x19, [x19, #8]
  407d18:	ldr	x0, [x19, #8]
  407d1c:	cbnz	x0, 407cf4 <__fxstatat@plt+0x6254>
  407d20:	b	407d64 <__fxstatat@plt+0x62c4>
  407d24:	ldr	x0, [x19]
  407d28:	cbz	w23, 407d64 <__fxstatat@plt+0x62c4>
  407d2c:	ldr	x1, [x19, #8]
  407d30:	cbz	x1, 407d50 <__fxstatat@plt+0x62b0>
  407d34:	ldp	x2, x3, [x1]
  407d38:	stp	x2, x3, [x19]
  407d3c:	str	xzr, [x1]
  407d40:	ldr	x2, [x21, #72]
  407d44:	str	x2, [x1, #8]
  407d48:	str	x1, [x21, #72]
  407d4c:	b	407d64 <__fxstatat@plt+0x62c4>
  407d50:	str	xzr, [x19]
  407d54:	b	407d64 <__fxstatat@plt+0x62c4>
  407d58:	ldr	x1, [x19, #8]
  407d5c:	ldr	x0, [x1]
  407d60:	cbnz	w23, 407d78 <__fxstatat@plt+0x62d8>
  407d64:	ldp	x19, x20, [sp, #16]
  407d68:	ldp	x21, x22, [sp, #32]
  407d6c:	ldr	x23, [sp, #48]
  407d70:	ldp	x29, x30, [sp], #64
  407d74:	ret
  407d78:	ldr	x2, [x1, #8]
  407d7c:	str	x2, [x19, #8]
  407d80:	str	xzr, [x1]
  407d84:	ldr	x2, [x21, #72]
  407d88:	str	x2, [x1, #8]
  407d8c:	str	x1, [x21, #72]
  407d90:	b	407d64 <__fxstatat@plt+0x62c4>
  407d94:	ldr	x0, [x0, #16]
  407d98:	ret
  407d9c:	ldr	x0, [x0, #24]
  407da0:	ret
  407da4:	ldr	x0, [x0, #32]
  407da8:	ret
  407dac:	ldr	x3, [x0]
  407db0:	ldr	x4, [x0, #8]
  407db4:	cmp	x3, x4
  407db8:	b.cs	407e00 <__fxstatat@plt+0x6360>  // b.hs, b.nlast
  407dbc:	mov	x0, #0x0                   	// #0
  407dc0:	b	407ddc <__fxstatat@plt+0x633c>
  407dc4:	mov	x2, #0x1                   	// #1
  407dc8:	cmp	x0, x2
  407dcc:	csel	x0, x0, x2, cs  // cs = hs, nlast
  407dd0:	add	x3, x3, #0x10
  407dd4:	cmp	x3, x4
  407dd8:	b.cs	407e04 <__fxstatat@plt+0x6364>  // b.hs, b.nlast
  407ddc:	ldr	x1, [x3]
  407de0:	cbz	x1, 407dd0 <__fxstatat@plt+0x6330>
  407de4:	ldr	x1, [x3, #8]
  407de8:	cbz	x1, 407dc4 <__fxstatat@plt+0x6324>
  407dec:	mov	x2, #0x1                   	// #1
  407df0:	add	x2, x2, #0x1
  407df4:	ldr	x1, [x1, #8]
  407df8:	cbnz	x1, 407df0 <__fxstatat@plt+0x6350>
  407dfc:	b	407dc8 <__fxstatat@plt+0x6328>
  407e00:	mov	x0, #0x0                   	// #0
  407e04:	ret
  407e08:	mov	x6, x0
  407e0c:	ldr	x3, [x0]
  407e10:	ldr	x4, [x0, #8]
  407e14:	cmp	x3, x4
  407e18:	b.cs	407e5c <__fxstatat@plt+0x63bc>  // b.hs, b.nlast
  407e1c:	mov	x2, #0x0                   	// #0
  407e20:	mov	x5, #0x0                   	// #0
  407e24:	b	407e34 <__fxstatat@plt+0x6394>
  407e28:	add	x3, x3, #0x10
  407e2c:	cmp	x3, x4
  407e30:	b.cs	407e64 <__fxstatat@plt+0x63c4>  // b.hs, b.nlast
  407e34:	ldr	x1, [x3]
  407e38:	cbz	x1, 407e28 <__fxstatat@plt+0x6388>
  407e3c:	add	x5, x5, #0x1
  407e40:	add	x2, x2, #0x1
  407e44:	ldr	x1, [x3, #8]
  407e48:	cbz	x1, 407e28 <__fxstatat@plt+0x6388>
  407e4c:	add	x2, x2, #0x1
  407e50:	ldr	x1, [x1, #8]
  407e54:	cbnz	x1, 407e4c <__fxstatat@plt+0x63ac>
  407e58:	b	407e28 <__fxstatat@plt+0x6388>
  407e5c:	mov	x2, #0x0                   	// #0
  407e60:	mov	x5, #0x0                   	// #0
  407e64:	ldr	x1, [x6, #24]
  407e68:	mov	w0, #0x0                   	// #0
  407e6c:	cmp	x1, x5
  407e70:	b.eq	407e78 <__fxstatat@plt+0x63d8>  // b.none
  407e74:	ret
  407e78:	ldr	x0, [x6, #32]
  407e7c:	cmp	x0, x2
  407e80:	cset	w0, eq  // eq = none
  407e84:	b	407e74 <__fxstatat@plt+0x63d4>
  407e88:	stp	x29, x30, [sp, #-64]!
  407e8c:	mov	x29, sp
  407e90:	stp	x19, x20, [sp, #16]
  407e94:	stp	x21, x22, [sp, #32]
  407e98:	str	x23, [sp, #48]
  407e9c:	mov	x20, x0
  407ea0:	mov	x19, x1
  407ea4:	ldr	x21, [x0, #16]
  407ea8:	ldr	x23, [x0, #24]
  407eac:	bl	407dac <__fxstatat@plt+0x630c>
  407eb0:	mov	x22, x0
  407eb4:	ldr	x3, [x20, #32]
  407eb8:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407ebc:	add	x2, x2, #0xdc8
  407ec0:	mov	w1, #0x1                   	// #1
  407ec4:	mov	x0, x19
  407ec8:	bl	401900 <__fprintf_chk@plt>
  407ecc:	mov	x3, x21
  407ed0:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407ed4:	add	x2, x2, #0xde0
  407ed8:	mov	w1, #0x1                   	// #1
  407edc:	mov	x0, x19
  407ee0:	bl	401900 <__fprintf_chk@plt>
  407ee4:	ucvtf	d1, x23
  407ee8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  407eec:	fmov	d0, x0
  407ef0:	fmul	d1, d1, d0
  407ef4:	ucvtf	d0, x21
  407ef8:	fdiv	d0, d1, d0
  407efc:	mov	x3, x23
  407f00:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407f04:	add	x2, x2, #0xdf8
  407f08:	mov	w1, #0x1                   	// #1
  407f0c:	mov	x0, x19
  407f10:	bl	401900 <__fprintf_chk@plt>
  407f14:	mov	x3, x22
  407f18:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407f1c:	add	x2, x2, #0xe20
  407f20:	mov	w1, #0x1                   	// #1
  407f24:	mov	x0, x19
  407f28:	bl	401900 <__fprintf_chk@plt>
  407f2c:	ldp	x19, x20, [sp, #16]
  407f30:	ldp	x21, x22, [sp, #32]
  407f34:	ldr	x23, [sp, #48]
  407f38:	ldp	x29, x30, [sp], #64
  407f3c:	ret
  407f40:	stp	x29, x30, [sp, #-48]!
  407f44:	mov	x29, sp
  407f48:	stp	x19, x20, [sp, #16]
  407f4c:	str	x21, [sp, #32]
  407f50:	mov	x21, x0
  407f54:	mov	x20, x1
  407f58:	bl	407af4 <__fxstatat@plt+0x6054>
  407f5c:	mov	x19, x0
  407f60:	ldr	x0, [x0]
  407f64:	cbz	x0, 407fac <__fxstatat@plt+0x650c>
  407f68:	ldr	x1, [x19]
  407f6c:	cmp	x1, x20
  407f70:	b.eq	407f94 <__fxstatat@plt+0x64f4>  // b.none
  407f74:	ldr	x2, [x21, #56]
  407f78:	mov	x0, x20
  407f7c:	blr	x2
  407f80:	and	w0, w0, #0xff
  407f84:	cbnz	w0, 407f94 <__fxstatat@plt+0x64f4>
  407f88:	ldr	x19, [x19, #8]
  407f8c:	cbnz	x19, 407f68 <__fxstatat@plt+0x64c8>
  407f90:	b	407f98 <__fxstatat@plt+0x64f8>
  407f94:	ldr	x19, [x19]
  407f98:	mov	x0, x19
  407f9c:	ldp	x19, x20, [sp, #16]
  407fa0:	ldr	x21, [sp, #32]
  407fa4:	ldp	x29, x30, [sp], #48
  407fa8:	ret
  407fac:	mov	x19, x0
  407fb0:	b	407f98 <__fxstatat@plt+0x64f8>
  407fb4:	ldr	x1, [x0, #32]
  407fb8:	cbz	x1, 407fec <__fxstatat@plt+0x654c>
  407fbc:	ldr	x1, [x0]
  407fc0:	ldr	x2, [x0, #8]
  407fc4:	cmp	x1, x2
  407fc8:	b.cs	407fe0 <__fxstatat@plt+0x6540>  // b.hs, b.nlast
  407fcc:	ldr	x0, [x1]
  407fd0:	cbnz	x0, 407ff0 <__fxstatat@plt+0x6550>
  407fd4:	add	x1, x1, #0x10
  407fd8:	cmp	x1, x2
  407fdc:	b.cc	407fcc <__fxstatat@plt+0x652c>  // b.lo, b.ul, b.last
  407fe0:	stp	x29, x30, [sp, #-16]!
  407fe4:	mov	x29, sp
  407fe8:	bl	4018a0 <abort@plt>
  407fec:	mov	x0, #0x0                   	// #0
  407ff0:	ret
  407ff4:	stp	x29, x30, [sp, #-32]!
  407ff8:	mov	x29, sp
  407ffc:	stp	x19, x20, [sp, #16]
  408000:	mov	x20, x0
  408004:	mov	x19, x1
  408008:	bl	407af4 <__fxstatat@plt+0x6054>
  40800c:	mov	x3, x0
  408010:	mov	x2, x0
  408014:	b	408028 <__fxstatat@plt+0x6588>
  408018:	ldr	x0, [x1]
  40801c:	b	40805c <__fxstatat@plt+0x65bc>
  408020:	ldr	x2, [x2, #8]
  408024:	cbz	x2, 40803c <__fxstatat@plt+0x659c>
  408028:	ldr	x4, [x2]
  40802c:	cmp	x4, x19
  408030:	b.ne	408020 <__fxstatat@plt+0x6580>  // b.any
  408034:	ldr	x1, [x2, #8]
  408038:	cbnz	x1, 408018 <__fxstatat@plt+0x6578>
  40803c:	ldr	x1, [x20, #8]
  408040:	add	x3, x3, #0x10
  408044:	cmp	x1, x3
  408048:	b.ls	408058 <__fxstatat@plt+0x65b8>  // b.plast
  40804c:	ldr	x0, [x3]
  408050:	cbz	x0, 408040 <__fxstatat@plt+0x65a0>
  408054:	b	40805c <__fxstatat@plt+0x65bc>
  408058:	mov	x0, #0x0                   	// #0
  40805c:	ldp	x19, x20, [sp, #16]
  408060:	ldp	x29, x30, [sp], #32
  408064:	ret
  408068:	mov	x6, x0
  40806c:	ldr	x5, [x0]
  408070:	ldr	x0, [x0, #8]
  408074:	cmp	x5, x0
  408078:	b.cs	4080cc <__fxstatat@plt+0x662c>  // b.hs, b.nlast
  40807c:	mov	x0, #0x0                   	// #0
  408080:	sub	x4, x1, #0x8
  408084:	b	408098 <__fxstatat@plt+0x65f8>
  408088:	add	x5, x5, #0x10
  40808c:	ldr	x1, [x6, #8]
  408090:	cmp	x1, x5
  408094:	b.ls	4080c8 <__fxstatat@plt+0x6628>  // b.plast
  408098:	ldr	x1, [x5]
  40809c:	cbz	x1, 408088 <__fxstatat@plt+0x65e8>
  4080a0:	cmp	x2, x0
  4080a4:	b.ls	4080c8 <__fxstatat@plt+0x6628>  // b.plast
  4080a8:	mov	x1, x5
  4080ac:	add	x0, x0, #0x1
  4080b0:	ldr	x3, [x1]
  4080b4:	str	x3, [x4, x0, lsl #3]
  4080b8:	ldr	x1, [x1, #8]
  4080bc:	cbz	x1, 408088 <__fxstatat@plt+0x65e8>
  4080c0:	cmp	x2, x0
  4080c4:	b.ne	4080ac <__fxstatat@plt+0x660c>  // b.any
  4080c8:	ret
  4080cc:	mov	x0, #0x0                   	// #0
  4080d0:	b	4080c8 <__fxstatat@plt+0x6628>
  4080d4:	stp	x29, x30, [sp, #-64]!
  4080d8:	mov	x29, sp
  4080dc:	stp	x19, x20, [sp, #16]
  4080e0:	stp	x23, x24, [sp, #48]
  4080e4:	mov	x24, x0
  4080e8:	ldr	x23, [x0]
  4080ec:	ldr	x0, [x0, #8]
  4080f0:	cmp	x23, x0
  4080f4:	b.cs	408154 <__fxstatat@plt+0x66b4>  // b.hs, b.nlast
  4080f8:	stp	x21, x22, [sp, #32]
  4080fc:	mov	x21, x1
  408100:	mov	x22, x2
  408104:	mov	x20, #0x0                   	// #0
  408108:	b	40811c <__fxstatat@plt+0x667c>
  40810c:	add	x23, x23, #0x10
  408110:	ldr	x0, [x24, #8]
  408114:	cmp	x0, x23
  408118:	b.ls	40814c <__fxstatat@plt+0x66ac>  // b.plast
  40811c:	ldr	x0, [x23]
  408120:	cbz	x0, 40810c <__fxstatat@plt+0x666c>
  408124:	mov	x19, x23
  408128:	mov	x1, x22
  40812c:	ldr	x0, [x19]
  408130:	blr	x21
  408134:	and	w0, w0, #0xff
  408138:	cbz	w0, 40815c <__fxstatat@plt+0x66bc>
  40813c:	add	x20, x20, #0x1
  408140:	ldr	x19, [x19, #8]
  408144:	cbnz	x19, 408128 <__fxstatat@plt+0x6688>
  408148:	b	40810c <__fxstatat@plt+0x666c>
  40814c:	ldp	x21, x22, [sp, #32]
  408150:	b	408160 <__fxstatat@plt+0x66c0>
  408154:	mov	x20, #0x0                   	// #0
  408158:	b	408160 <__fxstatat@plt+0x66c0>
  40815c:	ldp	x21, x22, [sp, #32]
  408160:	mov	x0, x20
  408164:	ldp	x19, x20, [sp, #16]
  408168:	ldp	x23, x24, [sp, #48]
  40816c:	ldp	x29, x30, [sp], #64
  408170:	ret
  408174:	mov	x4, x0
  408178:	ldrb	w2, [x0]
  40817c:	cbz	w2, 4081a4 <__fxstatat@plt+0x6704>
  408180:	mov	x0, #0x0                   	// #0
  408184:	lsl	x3, x0, #5
  408188:	sub	x0, x3, x0
  40818c:	add	x2, x0, w2, uxtb
  408190:	udiv	x0, x2, x1
  408194:	msub	x0, x0, x1, x2
  408198:	ldrb	w2, [x4, #1]!
  40819c:	cbnz	w2, 408184 <__fxstatat@plt+0x66e4>
  4081a0:	ret
  4081a4:	mov	x0, #0x0                   	// #0
  4081a8:	b	4081a0 <__fxstatat@plt+0x6700>
  4081ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4081b0:	add	x1, x1, #0xe38
  4081b4:	ldp	x2, x3, [x1]
  4081b8:	stp	x2, x3, [x0]
  4081bc:	ldr	w1, [x1, #16]
  4081c0:	str	w1, [x0, #16]
  4081c4:	ret
  4081c8:	stp	x29, x30, [sp, #-64]!
  4081cc:	mov	x29, sp
  4081d0:	stp	x19, x20, [sp, #16]
  4081d4:	stp	x21, x22, [sp, #32]
  4081d8:	stp	x23, x24, [sp, #48]
  4081dc:	mov	x24, x0
  4081e0:	mov	x20, x1
  4081e4:	mov	x23, x4
  4081e8:	adrp	x1, 407000 <__fxstatat@plt+0x5560>
  4081ec:	add	x1, x1, #0x93c
  4081f0:	cmp	x2, #0x0
  4081f4:	csel	x22, x1, x2, eq  // eq = none
  4081f8:	adrp	x1, 407000 <__fxstatat@plt+0x5560>
  4081fc:	add	x1, x1, #0x94c
  408200:	cmp	x3, #0x0
  408204:	csel	x21, x1, x3, eq  // eq = none
  408208:	mov	x0, #0x50                  	// #80
  40820c:	bl	4017a0 <malloc@plt>
  408210:	mov	x19, x0
  408214:	cbz	x0, 408284 <__fxstatat@plt+0x67e4>
  408218:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  40821c:	add	x0, x0, #0xe38
  408220:	cmp	x20, #0x0
  408224:	csel	x20, x0, x20, eq  // eq = none
  408228:	str	x20, [x19, #40]
  40822c:	mov	x0, x19
  408230:	bl	407958 <__fxstatat@plt+0x5eb8>
  408234:	and	w0, w0, #0xff
  408238:	cbz	w0, 40829c <__fxstatat@plt+0x67fc>
  40823c:	mov	x1, x20
  408240:	mov	x0, x24
  408244:	bl	407a14 <__fxstatat@plt+0x5f74>
  408248:	mov	x20, x0
  40824c:	str	x0, [x19, #16]
  408250:	cbz	x0, 40829c <__fxstatat@plt+0x67fc>
  408254:	mov	x1, #0x10                  	// #16
  408258:	bl	401820 <calloc@plt>
  40825c:	str	x0, [x19]
  408260:	cbz	x0, 40829c <__fxstatat@plt+0x67fc>
  408264:	add	x20, x0, x20, lsl #4
  408268:	str	x20, [x19, #8]
  40826c:	str	xzr, [x19, #24]
  408270:	str	xzr, [x19, #32]
  408274:	str	x22, [x19, #48]
  408278:	str	x21, [x19, #56]
  40827c:	str	x23, [x19, #64]
  408280:	str	xzr, [x19, #72]
  408284:	mov	x0, x19
  408288:	ldp	x19, x20, [sp, #16]
  40828c:	ldp	x21, x22, [sp, #32]
  408290:	ldp	x23, x24, [sp, #48]
  408294:	ldp	x29, x30, [sp], #64
  408298:	ret
  40829c:	mov	x0, x19
  4082a0:	bl	401950 <free@plt>
  4082a4:	mov	x19, #0x0                   	// #0
  4082a8:	b	408284 <__fxstatat@plt+0x67e4>
  4082ac:	stp	x29, x30, [sp, #-48]!
  4082b0:	mov	x29, sp
  4082b4:	stp	x19, x20, [sp, #16]
  4082b8:	str	x21, [sp, #32]
  4082bc:	mov	x20, x0
  4082c0:	ldr	x21, [x0]
  4082c4:	ldr	x0, [x0, #8]
  4082c8:	cmp	x21, x0
  4082cc:	b.cc	408340 <__fxstatat@plt+0x68a0>  // b.lo, b.ul, b.last
  4082d0:	str	xzr, [x20, #24]
  4082d4:	str	xzr, [x20, #32]
  4082d8:	ldp	x19, x20, [sp, #16]
  4082dc:	ldr	x21, [sp, #32]
  4082e0:	ldp	x29, x30, [sp], #48
  4082e4:	ret
  4082e8:	str	xzr, [x19]
  4082ec:	ldr	x0, [x19, #8]
  4082f0:	ldr	x1, [x20, #72]
  4082f4:	str	x1, [x19, #8]
  4082f8:	str	x19, [x20, #72]
  4082fc:	cbz	x0, 408318 <__fxstatat@plt+0x6878>
  408300:	mov	x19, x0
  408304:	ldr	x1, [x20, #64]
  408308:	cbz	x1, 4082e8 <__fxstatat@plt+0x6848>
  40830c:	ldr	x0, [x19]
  408310:	blr	x1
  408314:	b	4082e8 <__fxstatat@plt+0x6848>
  408318:	ldr	x1, [x20, #64]
  40831c:	cbz	x1, 408328 <__fxstatat@plt+0x6888>
  408320:	ldr	x0, [x21]
  408324:	blr	x1
  408328:	str	xzr, [x21]
  40832c:	str	xzr, [x21, #8]
  408330:	add	x21, x21, #0x10
  408334:	ldr	x0, [x20, #8]
  408338:	cmp	x0, x21
  40833c:	b.ls	4082d0 <__fxstatat@plt+0x6830>  // b.plast
  408340:	ldr	x0, [x21]
  408344:	cbz	x0, 408330 <__fxstatat@plt+0x6890>
  408348:	ldr	x19, [x21, #8]
  40834c:	cbnz	x19, 408304 <__fxstatat@plt+0x6864>
  408350:	b	408318 <__fxstatat@plt+0x6878>
  408354:	stp	x29, x30, [sp, #-48]!
  408358:	mov	x29, sp
  40835c:	stp	x19, x20, [sp, #16]
  408360:	str	x21, [sp, #32]
  408364:	mov	x21, x0
  408368:	ldr	x0, [x0, #64]
  40836c:	cbz	x0, 4083c0 <__fxstatat@plt+0x6920>
  408370:	ldr	x0, [x21, #32]
  408374:	cbz	x0, 4083c0 <__fxstatat@plt+0x6920>
  408378:	ldr	x20, [x21]
  40837c:	ldr	x0, [x21, #8]
  408380:	cmp	x20, x0
  408384:	b.cc	40839c <__fxstatat@plt+0x68fc>  // b.lo, b.ul, b.last
  408388:	b	4083d0 <__fxstatat@plt+0x6930>
  40838c:	add	x20, x20, #0x10
  408390:	ldr	x0, [x21, #8]
  408394:	cmp	x0, x20
  408398:	b.ls	4083c0 <__fxstatat@plt+0x6920>  // b.plast
  40839c:	ldr	x0, [x20]
  4083a0:	cbz	x0, 40838c <__fxstatat@plt+0x68ec>
  4083a4:	mov	x19, x20
  4083a8:	ldr	x1, [x21, #64]
  4083ac:	ldr	x0, [x19]
  4083b0:	blr	x1
  4083b4:	ldr	x19, [x19, #8]
  4083b8:	cbnz	x19, 4083a8 <__fxstatat@plt+0x6908>
  4083bc:	b	40838c <__fxstatat@plt+0x68ec>
  4083c0:	ldr	x20, [x21]
  4083c4:	ldr	x0, [x21, #8]
  4083c8:	cmp	x20, x0
  4083cc:	b.cc	408418 <__fxstatat@plt+0x6978>  // b.lo, b.ul, b.last
  4083d0:	ldr	x19, [x21, #72]
  4083d4:	cbz	x19, 4083e8 <__fxstatat@plt+0x6948>
  4083d8:	mov	x0, x19
  4083dc:	ldr	x19, [x19, #8]
  4083e0:	bl	401950 <free@plt>
  4083e4:	cbnz	x19, 4083d8 <__fxstatat@plt+0x6938>
  4083e8:	ldr	x0, [x21]
  4083ec:	bl	401950 <free@plt>
  4083f0:	mov	x0, x21
  4083f4:	bl	401950 <free@plt>
  4083f8:	ldp	x19, x20, [sp, #16]
  4083fc:	ldr	x21, [sp, #32]
  408400:	ldp	x29, x30, [sp], #48
  408404:	ret
  408408:	add	x20, x20, #0x10
  40840c:	ldr	x0, [x21, #8]
  408410:	cmp	x0, x20
  408414:	b.ls	4083d0 <__fxstatat@plt+0x6930>  // b.plast
  408418:	ldr	x19, [x20, #8]
  40841c:	cbz	x19, 408408 <__fxstatat@plt+0x6968>
  408420:	mov	x0, x19
  408424:	ldr	x19, [x19, #8]
  408428:	bl	401950 <free@plt>
  40842c:	cbnz	x19, 408420 <__fxstatat@plt+0x6980>
  408430:	b	408408 <__fxstatat@plt+0x6968>
  408434:	stp	x29, x30, [sp, #-128]!
  408438:	mov	x29, sp
  40843c:	stp	x19, x20, [sp, #16]
  408440:	str	x21, [sp, #32]
  408444:	mov	x19, x0
  408448:	mov	x0, x1
  40844c:	ldr	x21, [x19, #40]
  408450:	mov	x1, x21
  408454:	bl	407a14 <__fxstatat@plt+0x5f74>
  408458:	cbz	x0, 40854c <__fxstatat@plt+0x6aac>
  40845c:	mov	x20, x0
  408460:	ldr	x0, [x19, #16]
  408464:	cmp	x0, x20
  408468:	b.eq	408564 <__fxstatat@plt+0x6ac4>  // b.none
  40846c:	mov	x1, #0x10                  	// #16
  408470:	mov	x0, x20
  408474:	bl	401820 <calloc@plt>
  408478:	str	x0, [sp, #48]
  40847c:	cbz	x0, 40856c <__fxstatat@plt+0x6acc>
  408480:	str	x20, [sp, #64]
  408484:	add	x20, x0, x20, lsl #4
  408488:	str	x20, [sp, #56]
  40848c:	str	xzr, [sp, #72]
  408490:	str	xzr, [sp, #80]
  408494:	str	x21, [sp, #88]
  408498:	ldr	x0, [x19, #48]
  40849c:	str	x0, [sp, #96]
  4084a0:	ldr	x0, [x19, #56]
  4084a4:	str	x0, [sp, #104]
  4084a8:	ldr	x0, [x19, #64]
  4084ac:	str	x0, [sp, #112]
  4084b0:	ldr	x0, [x19, #72]
  4084b4:	str	x0, [sp, #120]
  4084b8:	mov	w2, #0x0                   	// #0
  4084bc:	mov	x1, x19
  4084c0:	add	x0, sp, #0x30
  4084c4:	bl	407b38 <__fxstatat@plt+0x6098>
  4084c8:	ands	w20, w0, #0xff
  4084cc:	b.ne	408514 <__fxstatat@plt+0x6a74>  // b.any
  4084d0:	ldr	x0, [sp, #120]
  4084d4:	str	x0, [x19, #72]
  4084d8:	mov	w2, #0x1                   	// #1
  4084dc:	add	x1, sp, #0x30
  4084e0:	mov	x0, x19
  4084e4:	bl	407b38 <__fxstatat@plt+0x6098>
  4084e8:	and	w0, w0, #0xff
  4084ec:	cbz	w0, 408548 <__fxstatat@plt+0x6aa8>
  4084f0:	mov	w2, #0x0                   	// #0
  4084f4:	add	x1, sp, #0x30
  4084f8:	mov	x0, x19
  4084fc:	bl	407b38 <__fxstatat@plt+0x6098>
  408500:	and	w0, w0, #0xff
  408504:	cbz	w0, 408548 <__fxstatat@plt+0x6aa8>
  408508:	ldr	x0, [sp, #48]
  40850c:	bl	401950 <free@plt>
  408510:	b	408550 <__fxstatat@plt+0x6ab0>
  408514:	ldr	x0, [x19]
  408518:	bl	401950 <free@plt>
  40851c:	ldr	x0, [sp, #48]
  408520:	str	x0, [x19]
  408524:	ldr	x0, [sp, #56]
  408528:	str	x0, [x19, #8]
  40852c:	ldr	x0, [sp, #64]
  408530:	str	x0, [x19, #16]
  408534:	ldr	x0, [sp, #72]
  408538:	str	x0, [x19, #24]
  40853c:	ldr	x0, [sp, #120]
  408540:	str	x0, [x19, #72]
  408544:	b	408550 <__fxstatat@plt+0x6ab0>
  408548:	bl	4018a0 <abort@plt>
  40854c:	mov	w20, #0x0                   	// #0
  408550:	mov	w0, w20
  408554:	ldp	x19, x20, [sp, #16]
  408558:	ldr	x21, [sp, #32]
  40855c:	ldp	x29, x30, [sp], #128
  408560:	ret
  408564:	mov	w20, #0x1                   	// #1
  408568:	b	408550 <__fxstatat@plt+0x6ab0>
  40856c:	mov	w20, #0x0                   	// #0
  408570:	b	408550 <__fxstatat@plt+0x6ab0>
  408574:	stp	x29, x30, [sp, #-64]!
  408578:	mov	x29, sp
  40857c:	stp	x19, x20, [sp, #16]
  408580:	str	x21, [sp, #32]
  408584:	cbz	x1, 4085c4 <__fxstatat@plt+0x6b24>
  408588:	mov	x19, x0
  40858c:	mov	x20, x1
  408590:	mov	x21, x2
  408594:	mov	w3, #0x0                   	// #0
  408598:	add	x2, sp, #0x38
  40859c:	bl	407c94 <__fxstatat@plt+0x61f4>
  4085a0:	mov	x1, x0
  4085a4:	cbz	x0, 4085c8 <__fxstatat@plt+0x6b28>
  4085a8:	mov	w0, #0x0                   	// #0
  4085ac:	cbz	x21, 4085b4 <__fxstatat@plt+0x6b14>
  4085b0:	str	x1, [x21]
  4085b4:	ldp	x19, x20, [sp, #16]
  4085b8:	ldr	x21, [sp, #32]
  4085bc:	ldp	x29, x30, [sp], #64
  4085c0:	ret
  4085c4:	bl	4018a0 <abort@plt>
  4085c8:	ldr	x0, [x19, #24]
  4085cc:	ucvtf	s1, x0
  4085d0:	ldr	x1, [x19, #40]
  4085d4:	ldr	x0, [x19, #16]
  4085d8:	ucvtf	s0, x0
  4085dc:	ldr	s2, [x1, #8]
  4085e0:	fmul	s0, s0, s2
  4085e4:	fcmpe	s1, s0
  4085e8:	b.gt	408630 <__fxstatat@plt+0x6b90>
  4085ec:	ldr	x0, [sp, #56]
  4085f0:	ldr	x1, [x0]
  4085f4:	cbz	x1, 4086dc <__fxstatat@plt+0x6c3c>
  4085f8:	ldr	x1, [x19, #72]
  4085fc:	cbz	x1, 4086c4 <__fxstatat@plt+0x6c24>
  408600:	ldr	x0, [x1, #8]
  408604:	str	x0, [x19, #72]
  408608:	str	x20, [x1]
  40860c:	ldr	x0, [sp, #56]
  408610:	ldr	x2, [x0, #8]
  408614:	str	x2, [x1, #8]
  408618:	str	x1, [x0, #8]
  40861c:	ldr	x0, [x19, #32]
  408620:	add	x0, x0, #0x1
  408624:	str	x0, [x19, #32]
  408628:	mov	w0, #0x1                   	// #1
  40862c:	b	4085b4 <__fxstatat@plt+0x6b14>
  408630:	mov	x0, x19
  408634:	bl	407958 <__fxstatat@plt+0x5eb8>
  408638:	ldr	x1, [x19, #40]
  40863c:	ldr	s2, [x1, #8]
  408640:	ldr	x0, [x19, #16]
  408644:	ucvtf	s0, x0
  408648:	ldr	x0, [x19, #24]
  40864c:	ucvtf	s1, x0
  408650:	fmul	s3, s2, s0
  408654:	fcmpe	s1, s3
  408658:	b.le	4085ec <__fxstatat@plt+0x6b4c>
  40865c:	ldrb	w0, [x1, #16]
  408660:	cbz	w0, 4086b4 <__fxstatat@plt+0x6c14>
  408664:	ldr	s1, [x1, #12]
  408668:	fmul	s0, s0, s1
  40866c:	mov	w0, #0x5f800000            	// #1602224128
  408670:	fmov	s1, w0
  408674:	mov	w0, #0xffffffff            	// #-1
  408678:	fcmpe	s0, s1
  40867c:	b.ge	4085b4 <__fxstatat@plt+0x6b14>  // b.tcont
  408680:	fcvtzu	x1, s0
  408684:	mov	x0, x19
  408688:	bl	408434 <__fxstatat@plt+0x6994>
  40868c:	and	w1, w0, #0xff
  408690:	mov	w0, #0xffffffff            	// #-1
  408694:	cbz	w1, 4085b4 <__fxstatat@plt+0x6b14>
  408698:	mov	w3, #0x0                   	// #0
  40869c:	add	x2, sp, #0x38
  4086a0:	mov	x1, x20
  4086a4:	mov	x0, x19
  4086a8:	bl	407c94 <__fxstatat@plt+0x61f4>
  4086ac:	cbz	x0, 4085ec <__fxstatat@plt+0x6b4c>
  4086b0:	bl	4018a0 <abort@plt>
  4086b4:	ldr	s1, [x1, #12]
  4086b8:	fmul	s0, s0, s1
  4086bc:	fmul	s0, s0, s2
  4086c0:	b	40866c <__fxstatat@plt+0x6bcc>
  4086c4:	mov	x0, #0x10                  	// #16
  4086c8:	bl	4017a0 <malloc@plt>
  4086cc:	mov	x1, x0
  4086d0:	mov	w0, #0xffffffff            	// #-1
  4086d4:	cbz	x1, 4085b4 <__fxstatat@plt+0x6b14>
  4086d8:	b	408608 <__fxstatat@plt+0x6b68>
  4086dc:	str	x20, [x0]
  4086e0:	ldr	x0, [x19, #32]
  4086e4:	add	x0, x0, #0x1
  4086e8:	str	x0, [x19, #32]
  4086ec:	ldr	x0, [x19, #24]
  4086f0:	add	x0, x0, #0x1
  4086f4:	str	x0, [x19, #24]
  4086f8:	mov	w0, #0x1                   	// #1
  4086fc:	b	4085b4 <__fxstatat@plt+0x6b14>
  408700:	stp	x29, x30, [sp, #-48]!
  408704:	mov	x29, sp
  408708:	str	x19, [sp, #16]
  40870c:	mov	x19, x1
  408710:	add	x2, sp, #0x28
  408714:	bl	408574 <__fxstatat@plt+0x6ad4>
  408718:	cmn	w0, #0x1
  40871c:	b.eq	408738 <__fxstatat@plt+0x6c98>  // b.none
  408720:	cmp	w0, #0x0
  408724:	ldr	x0, [sp, #40]
  408728:	csel	x0, x0, x19, eq  // eq = none
  40872c:	ldr	x19, [sp, #16]
  408730:	ldp	x29, x30, [sp], #48
  408734:	ret
  408738:	mov	x0, #0x0                   	// #0
  40873c:	b	40872c <__fxstatat@plt+0x6c8c>
  408740:	stp	x29, x30, [sp, #-64]!
  408744:	mov	x29, sp
  408748:	stp	x19, x20, [sp, #16]
  40874c:	mov	x19, x0
  408750:	mov	w3, #0x1                   	// #1
  408754:	add	x2, sp, #0x38
  408758:	bl	407c94 <__fxstatat@plt+0x61f4>
  40875c:	mov	x20, x0
  408760:	cbz	x0, 40877c <__fxstatat@plt+0x6cdc>
  408764:	ldr	x0, [x19, #32]
  408768:	sub	x0, x0, #0x1
  40876c:	str	x0, [x19, #32]
  408770:	ldr	x0, [sp, #56]
  408774:	ldr	x0, [x0]
  408778:	cbz	x0, 40878c <__fxstatat@plt+0x6cec>
  40877c:	mov	x0, x20
  408780:	ldp	x19, x20, [sp, #16]
  408784:	ldp	x29, x30, [sp], #64
  408788:	ret
  40878c:	ldr	x0, [x19, #24]
  408790:	sub	x0, x0, #0x1
  408794:	str	x0, [x19, #24]
  408798:	ucvtf	s0, x0
  40879c:	ldr	x1, [x19, #40]
  4087a0:	ldr	x0, [x19, #16]
  4087a4:	ucvtf	s1, x0
  4087a8:	ldr	s2, [x1]
  4087ac:	fmul	s1, s1, s2
  4087b0:	fcmpe	s0, s1
  4087b4:	b.pl	40877c <__fxstatat@plt+0x6cdc>  // b.nfrst
  4087b8:	mov	x0, x19
  4087bc:	bl	407958 <__fxstatat@plt+0x5eb8>
  4087c0:	ldr	x1, [x19, #40]
  4087c4:	ldr	x0, [x19, #16]
  4087c8:	ucvtf	s0, x0
  4087cc:	ldr	x0, [x19, #24]
  4087d0:	ucvtf	s2, x0
  4087d4:	ldr	s1, [x1]
  4087d8:	fmul	s1, s0, s1
  4087dc:	fcmpe	s2, s1
  4087e0:	b.pl	40877c <__fxstatat@plt+0x6cdc>  // b.nfrst
  4087e4:	ldrb	w0, [x1, #16]
  4087e8:	cbz	w0, 408830 <__fxstatat@plt+0x6d90>
  4087ec:	ldr	s1, [x1, #4]
  4087f0:	fmul	s0, s0, s1
  4087f4:	fcvtzu	x1, s0
  4087f8:	mov	x0, x19
  4087fc:	bl	408434 <__fxstatat@plt+0x6994>
  408800:	and	w0, w0, #0xff
  408804:	cbnz	w0, 40877c <__fxstatat@plt+0x6cdc>
  408808:	str	x21, [sp, #32]
  40880c:	ldr	x21, [x19, #72]
  408810:	cbz	x21, 408824 <__fxstatat@plt+0x6d84>
  408814:	mov	x0, x21
  408818:	ldr	x21, [x21, #8]
  40881c:	bl	401950 <free@plt>
  408820:	cbnz	x21, 408814 <__fxstatat@plt+0x6d74>
  408824:	str	xzr, [x19, #72]
  408828:	ldr	x21, [sp, #32]
  40882c:	b	40877c <__fxstatat@plt+0x6cdc>
  408830:	ldr	s1, [x1, #4]
  408834:	fmul	s0, s0, s1
  408838:	ldr	s1, [x1, #8]
  40883c:	fmul	s0, s0, s1
  408840:	fcvtzu	x1, s0
  408844:	b	4087f8 <__fxstatat@plt+0x6d58>
  408848:	mov	w2, #0x1                   	// #1
  40884c:	strb	w2, [x0, #28]
  408850:	str	wzr, [x0, #20]
  408854:	str	wzr, [x0, #24]
  408858:	str	w1, [x0]
  40885c:	str	w1, [x0, #4]
  408860:	str	w1, [x0, #8]
  408864:	str	w1, [x0, #12]
  408868:	str	w1, [x0, #16]
  40886c:	ret
  408870:	ldrb	w0, [x0, #28]
  408874:	ret
  408878:	mov	x2, x0
  40887c:	ldrb	w4, [x0, #28]
  408880:	eor	w4, w4, #0x1
  408884:	ldr	w3, [x0, #20]
  408888:	add	w3, w4, w3
  40888c:	and	w5, w3, #0x3
  408890:	and	x3, x3, #0x3
  408894:	ldr	w0, [x0, x3, lsl #2]
  408898:	str	w1, [x2, x3, lsl #2]
  40889c:	str	w5, [x2, #20]
  4088a0:	ldr	w1, [x2, #24]
  4088a4:	cmp	w1, w5
  4088a8:	b.eq	4088b4 <__fxstatat@plt+0x6e14>  // b.none
  4088ac:	strb	wzr, [x2, #28]
  4088b0:	ret
  4088b4:	add	w4, w4, w1
  4088b8:	and	w4, w4, #0x3
  4088bc:	str	w4, [x2, #24]
  4088c0:	b	4088ac <__fxstatat@plt+0x6e0c>
  4088c4:	mov	x1, x0
  4088c8:	ldrb	w0, [x0, #28]
  4088cc:	cbnz	w0, 408900 <__fxstatat@plt+0x6e60>
  4088d0:	ldr	w2, [x1, #20]
  4088d4:	mov	w3, w2
  4088d8:	ldr	w0, [x1, x3, lsl #2]
  4088dc:	ldr	w4, [x1, #16]
  4088e0:	str	w4, [x1, x3, lsl #2]
  4088e4:	ldr	w3, [x1, #24]
  4088e8:	cmp	w2, w3
  4088ec:	b.eq	40890c <__fxstatat@plt+0x6e6c>  // b.none
  4088f0:	add	w2, w2, #0x3
  4088f4:	and	w2, w2, #0x3
  4088f8:	str	w2, [x1, #20]
  4088fc:	ret
  408900:	stp	x29, x30, [sp, #-16]!
  408904:	mov	x29, sp
  408908:	bl	4018a0 <abort@plt>
  40890c:	mov	w2, #0x1                   	// #1
  408910:	strb	w2, [x1, #28]
  408914:	ret
  408918:	stp	x29, x30, [sp, #-16]!
  40891c:	mov	x29, sp
  408920:	mov	w0, #0xe                   	// #14
  408924:	bl	401790 <nl_langinfo@plt>
  408928:	cbz	x0, 408948 <__fxstatat@plt+0x6ea8>
  40892c:	ldrb	w2, [x0]
  408930:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408934:	add	x1, x1, #0xe50
  408938:	cmp	w2, #0x0
  40893c:	csel	x0, x1, x0, eq  // eq = none
  408940:	ldp	x29, x30, [sp], #16
  408944:	ret
  408948:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  40894c:	add	x0, x0, #0xe50
  408950:	b	408940 <__fxstatat@plt+0x6ea0>
  408954:	stp	x29, x30, [sp, #-32]!
  408958:	mov	x29, sp
  40895c:	stp	x19, x20, [sp, #16]
  408960:	mov	w19, w0
  408964:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  408968:	ldr	w20, [x0, #552]
  40896c:	mov	w2, #0x5                   	// #5
  408970:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408974:	add	x1, x1, #0xe58
  408978:	mov	x0, #0x0                   	// #0
  40897c:	bl	401a10 <dcgettext@plt>
  408980:	mov	x2, x0
  408984:	mov	w1, w19
  408988:	mov	w0, w20
  40898c:	bl	401710 <error@plt>
  408990:	bl	4018a0 <abort@plt>
  408994:	stp	x29, x30, [sp, #-32]!
  408998:	mov	x29, sp
  40899c:	stp	x19, x20, [sp, #16]
  4089a0:	mov	w19, w0
  4089a4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4089a8:	ldr	w20, [x0, #552]
  4089ac:	mov	w2, #0x5                   	// #5
  4089b0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4089b4:	add	x1, x1, #0xe88
  4089b8:	mov	x0, #0x0                   	// #0
  4089bc:	bl	401a10 <dcgettext@plt>
  4089c0:	mov	x2, x0
  4089c4:	mov	w1, w19
  4089c8:	mov	w0, w20
  4089cc:	bl	401710 <error@plt>
  4089d0:	bl	4018a0 <abort@plt>
  4089d4:	stp	x29, x30, [sp, #-64]!
  4089d8:	mov	x29, sp
  4089dc:	str	x3, [sp, #56]
  4089e0:	mov	w3, #0x0                   	// #0
  4089e4:	tbnz	w2, #6, 4089f8 <__fxstatat@plt+0x6f58>
  4089e8:	bl	401a50 <openat@plt>
  4089ec:	bl	408b4c <__fxstatat@plt+0x70ac>
  4089f0:	ldp	x29, x30, [sp], #64
  4089f4:	ret
  4089f8:	add	x3, sp, #0x40
  4089fc:	str	x3, [sp, #16]
  408a00:	str	x3, [sp, #24]
  408a04:	add	x3, sp, #0x30
  408a08:	str	x3, [sp, #32]
  408a0c:	str	wzr, [sp, #44]
  408a10:	str	wzr, [sp, #40]
  408a14:	ldr	x3, [sp, #24]
  408a18:	sub	x3, x3, #0x8
  408a1c:	ldr	w3, [x3]
  408a20:	b	4089e8 <__fxstatat@plt+0x6f48>
  408a24:	stp	x29, x30, [sp, #-48]!
  408a28:	mov	x29, sp
  408a2c:	stp	x19, x20, [sp, #16]
  408a30:	stp	x21, x22, [sp, #32]
  408a34:	mov	x21, x3
  408a38:	mov	w3, #0x4900                	// #18688
  408a3c:	movk	w3, #0x8, lsl #16
  408a40:	orr	w2, w2, w3
  408a44:	bl	4089d4 <__fxstatat@plt+0x6f34>
  408a48:	mov	x20, #0x0                   	// #0
  408a4c:	tbnz	w0, #31, 408a64 <__fxstatat@plt+0x6fc4>
  408a50:	mov	w19, w0
  408a54:	bl	401890 <fdopendir@plt>
  408a58:	mov	x20, x0
  408a5c:	cbz	x0, 408a78 <__fxstatat@plt+0x6fd8>
  408a60:	str	w19, [x21]
  408a64:	mov	x0, x20
  408a68:	ldp	x19, x20, [sp, #16]
  408a6c:	ldp	x21, x22, [sp, #32]
  408a70:	ldp	x29, x30, [sp], #48
  408a74:	ret
  408a78:	bl	401a70 <__errno_location@plt>
  408a7c:	mov	x21, x0
  408a80:	ldr	w22, [x0]
  408a84:	mov	w0, w19
  408a88:	bl	401860 <close@plt>
  408a8c:	str	w22, [x21]
  408a90:	b	408a64 <__fxstatat@plt+0x6fc4>
  408a94:	stp	x29, x30, [sp, #-32]!
  408a98:	mov	x29, sp
  408a9c:	str	x19, [sp, #16]
  408aa0:	mov	x19, x0
  408aa4:	str	xzr, [x0, #8]
  408aa8:	mov	w1, #0x80000               	// #524288
  408aac:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408ab0:	add	x0, x0, #0xd70
  408ab4:	bl	407888 <__fxstatat@plt+0x5de8>
  408ab8:	str	w0, [x19]
  408abc:	tbnz	w0, #31, 408ad0 <__fxstatat@plt+0x7030>
  408ac0:	mov	w0, #0x0                   	// #0
  408ac4:	ldr	x19, [sp, #16]
  408ac8:	ldp	x29, x30, [sp], #32
  408acc:	ret
  408ad0:	mov	x1, #0x0                   	// #0
  408ad4:	mov	x0, #0x0                   	// #0
  408ad8:	bl	4016d0 <getcwd@plt>
  408adc:	str	x0, [x19, #8]
  408ae0:	cmp	x0, #0x0
  408ae4:	csetm	w0, eq  // eq = none
  408ae8:	b	408ac4 <__fxstatat@plt+0x7024>
  408aec:	stp	x29, x30, [sp, #-16]!
  408af0:	mov	x29, sp
  408af4:	mov	x1, x0
  408af8:	ldr	w0, [x0]
  408afc:	tbnz	w0, #31, 408b0c <__fxstatat@plt+0x706c>
  408b00:	bl	401720 <fchdir@plt>
  408b04:	ldp	x29, x30, [sp], #16
  408b08:	ret
  408b0c:	ldr	x0, [x1, #8]
  408b10:	bl	408c30 <__fxstatat@plt+0x7190>
  408b14:	b	408b04 <__fxstatat@plt+0x7064>
  408b18:	stp	x29, x30, [sp, #-32]!
  408b1c:	mov	x29, sp
  408b20:	str	x19, [sp, #16]
  408b24:	mov	x19, x0
  408b28:	ldr	w0, [x0]
  408b2c:	tbz	w0, #31, 408b44 <__fxstatat@plt+0x70a4>
  408b30:	ldr	x0, [x19, #8]
  408b34:	bl	401950 <free@plt>
  408b38:	ldr	x19, [sp, #16]
  408b3c:	ldp	x29, x30, [sp], #32
  408b40:	ret
  408b44:	bl	401860 <close@plt>
  408b48:	b	408b30 <__fxstatat@plt+0x7090>
  408b4c:	stp	x29, x30, [sp, #-48]!
  408b50:	mov	x29, sp
  408b54:	stp	x19, x20, [sp, #16]
  408b58:	mov	w19, w0
  408b5c:	cmp	w0, #0x2
  408b60:	b.ls	408b74 <__fxstatat@plt+0x70d4>  // b.plast
  408b64:	mov	w0, w19
  408b68:	ldp	x19, x20, [sp, #16]
  408b6c:	ldp	x29, x30, [sp], #48
  408b70:	ret
  408b74:	stp	x21, x22, [sp, #32]
  408b78:	bl	4094f4 <__fxstatat@plt+0x7a54>
  408b7c:	mov	w21, w0
  408b80:	bl	401a70 <__errno_location@plt>
  408b84:	mov	x20, x0
  408b88:	ldr	w22, [x0]
  408b8c:	mov	w0, w19
  408b90:	bl	401860 <close@plt>
  408b94:	str	w22, [x20]
  408b98:	mov	w19, w21
  408b9c:	ldp	x21, x22, [sp, #32]
  408ba0:	b	408b64 <__fxstatat@plt+0x70c4>
  408ba4:	ldr	w0, [x0]
  408ba8:	tbz	w0, #31, 408bb0 <__fxstatat@plt+0x7110>
  408bac:	ret
  408bb0:	stp	x29, x30, [sp, #-16]!
  408bb4:	mov	x29, sp
  408bb8:	bl	401860 <close@plt>
  408bbc:	cbnz	w0, 408bc8 <__fxstatat@plt+0x7128>
  408bc0:	ldp	x29, x30, [sp], #16
  408bc4:	ret
  408bc8:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408bcc:	add	x3, x3, #0xf30
  408bd0:	mov	w2, #0x40                  	// #64
  408bd4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408bd8:	add	x1, x1, #0xeb8
  408bdc:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408be0:	add	x0, x0, #0xed0
  408be4:	bl	401a60 <__assert_fail@plt>
  408be8:	stp	x29, x30, [sp, #-32]!
  408bec:	mov	x29, sp
  408bf0:	stp	x19, x20, [sp, #16]
  408bf4:	mov	x19, x0
  408bf8:	mov	w2, #0x4900                	// #18688
  408bfc:	ldr	w0, [x0]
  408c00:	bl	401a50 <openat@plt>
  408c04:	tbnz	w0, #31, 408c28 <__fxstatat@plt+0x7188>
  408c08:	mov	w20, w0
  408c0c:	mov	x0, x19
  408c10:	bl	408ba4 <__fxstatat@plt+0x7104>
  408c14:	str	w20, [x19]
  408c18:	mov	w0, #0x0                   	// #0
  408c1c:	ldp	x19, x20, [sp, #16]
  408c20:	ldp	x29, x30, [sp], #32
  408c24:	ret
  408c28:	mov	w0, #0xffffffff            	// #-1
  408c2c:	b	408c1c <__fxstatat@plt+0x717c>
  408c30:	stp	x29, x30, [sp, #-96]!
  408c34:	mov	x29, sp
  408c38:	stp	x19, x20, [sp, #16]
  408c3c:	stp	x21, x22, [sp, #32]
  408c40:	mov	x21, x0
  408c44:	bl	401940 <chdir@plt>
  408c48:	mov	w19, w0
  408c4c:	cbz	w0, 408c64 <__fxstatat@plt+0x71c4>
  408c50:	bl	401a70 <__errno_location@plt>
  408c54:	mov	x22, x0
  408c58:	ldr	w0, [x0]
  408c5c:	cmp	w0, #0x24
  408c60:	b.eq	408c78 <__fxstatat@plt+0x71d8>  // b.none
  408c64:	mov	w0, w19
  408c68:	ldp	x19, x20, [sp, #16]
  408c6c:	ldp	x21, x22, [sp, #32]
  408c70:	ldp	x29, x30, [sp], #96
  408c74:	ret
  408c78:	stp	x23, x24, [sp, #48]
  408c7c:	mov	x0, x21
  408c80:	bl	4016e0 <strlen@plt>
  408c84:	mov	x23, x0
  408c88:	mov	w0, #0xffffff9c            	// #-100
  408c8c:	str	w0, [sp, #88]
  408c90:	cbz	x23, 408d94 <__fxstatat@plt+0x72f4>
  408c94:	cmp	x23, #0xfff
  408c98:	b.ls	408dbc <__fxstatat@plt+0x731c>  // b.plast
  408c9c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408ca0:	add	x1, x1, #0xf88
  408ca4:	mov	x0, x21
  408ca8:	bl	401970 <strspn@plt>
  408cac:	mov	x19, x0
  408cb0:	cmp	x0, #0x2
  408cb4:	b.eq	408de4 <__fxstatat@plt+0x7344>  // b.none
  408cb8:	mov	x20, x21
  408cbc:	cbnz	x0, 408e48 <__fxstatat@plt+0x73a8>
  408cc0:	ldrb	w0, [x20]
  408cc4:	cmp	w0, #0x2f
  408cc8:	b.eq	408e64 <__fxstatat@plt+0x73c4>  // b.none
  408ccc:	add	x21, x21, x23
  408cd0:	cmp	x20, x21
  408cd4:	b.hi	408e8c <__fxstatat@plt+0x73ec>  // b.pmore
  408cd8:	sub	x0, x21, x20
  408cdc:	cmp	x0, #0xfff
  408ce0:	b.le	408d5c <__fxstatat@plt+0x72bc>
  408ce4:	str	x25, [sp, #64]
  408ce8:	mov	x25, #0x1000                	// #4096
  408cec:	mov	w24, #0x2f                  	// #47
  408cf0:	adrp	x23, 40a000 <__fxstatat@plt+0x8560>
  408cf4:	add	x23, x23, #0xf88
  408cf8:	mov	x2, x25
  408cfc:	mov	w1, w24
  408d00:	mov	x0, x20
  408d04:	bl	401980 <memrchr@plt>
  408d08:	mov	x19, x0
  408d0c:	cbz	x0, 408eb4 <__fxstatat@plt+0x7414>
  408d10:	strb	wzr, [x0]
  408d14:	sub	x0, x0, x20
  408d18:	cmp	x0, #0xfff
  408d1c:	b.gt	408ecc <__fxstatat@plt+0x742c>
  408d20:	mov	x1, x20
  408d24:	add	x0, sp, #0x58
  408d28:	bl	408be8 <__fxstatat@plt+0x7148>
  408d2c:	mov	w1, #0x2f                  	// #47
  408d30:	strb	w1, [x19]
  408d34:	cbnz	w0, 408ef0 <__fxstatat@plt+0x7450>
  408d38:	add	x19, x19, #0x1
  408d3c:	mov	x1, x23
  408d40:	mov	x0, x19
  408d44:	bl	401970 <strspn@plt>
  408d48:	add	x20, x19, x0
  408d4c:	sub	x0, x21, x20
  408d50:	cmp	x0, #0xfff
  408d54:	b.gt	408cf8 <__fxstatat@plt+0x7258>
  408d58:	ldr	x25, [sp, #64]
  408d5c:	cmp	x21, x20
  408d60:	b.ls	408d74 <__fxstatat@plt+0x72d4>  // b.plast
  408d64:	mov	x1, x20
  408d68:	add	x0, sp, #0x58
  408d6c:	bl	408be8 <__fxstatat@plt+0x7148>
  408d70:	cbnz	w0, 408ef4 <__fxstatat@plt+0x7454>
  408d74:	ldr	w0, [sp, #88]
  408d78:	bl	401720 <fchdir@plt>
  408d7c:	mov	w19, w0
  408d80:	cbnz	w0, 408ef4 <__fxstatat@plt+0x7454>
  408d84:	add	x0, sp, #0x58
  408d88:	bl	408ba4 <__fxstatat@plt+0x7104>
  408d8c:	ldp	x23, x24, [sp, #48]
  408d90:	b	408c64 <__fxstatat@plt+0x71c4>
  408d94:	str	x25, [sp, #64]
  408d98:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408d9c:	add	x3, x3, #0xf30
  408da0:	add	x3, x3, #0x10
  408da4:	mov	w2, #0x7e                  	// #126
  408da8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408dac:	add	x1, x1, #0xeb8
  408db0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408db4:	add	x0, x0, #0xee0
  408db8:	bl	401a60 <__assert_fail@plt>
  408dbc:	str	x25, [sp, #64]
  408dc0:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408dc4:	add	x3, x3, #0xf30
  408dc8:	add	x3, x3, #0x10
  408dcc:	mov	w2, #0x7f                  	// #127
  408dd0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408dd4:	add	x1, x1, #0xeb8
  408dd8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408ddc:	add	x0, x0, #0xee8
  408de0:	bl	401a60 <__assert_fail@plt>
  408de4:	sub	x2, x23, #0x3
  408de8:	mov	w1, #0x2f                  	// #47
  408dec:	add	x0, x21, #0x3
  408df0:	bl	4019f0 <memchr@plt>
  408df4:	mov	x19, x0
  408df8:	cbz	x0, 408e34 <__fxstatat@plt+0x7394>
  408dfc:	strb	wzr, [x0]
  408e00:	mov	x1, x21
  408e04:	add	x0, sp, #0x58
  408e08:	bl	408be8 <__fxstatat@plt+0x7148>
  408e0c:	mov	w1, #0x2f                  	// #47
  408e10:	strb	w1, [x19]
  408e14:	cbnz	w0, 408ef4 <__fxstatat@plt+0x7454>
  408e18:	add	x19, x19, #0x1
  408e1c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408e20:	add	x1, x1, #0xf88
  408e24:	mov	x0, x19
  408e28:	bl	401970 <strspn@plt>
  408e2c:	add	x20, x19, x0
  408e30:	b	408cc0 <__fxstatat@plt+0x7220>
  408e34:	mov	w0, #0x24                  	// #36
  408e38:	str	w0, [x22]
  408e3c:	mov	w19, #0xffffffff            	// #-1
  408e40:	ldp	x23, x24, [sp, #48]
  408e44:	b	408c64 <__fxstatat@plt+0x71c4>
  408e48:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408e4c:	add	x1, x1, #0xf88
  408e50:	add	x0, sp, #0x58
  408e54:	bl	408be8 <__fxstatat@plt+0x7148>
  408e58:	cbnz	w0, 408ef4 <__fxstatat@plt+0x7454>
  408e5c:	add	x20, x21, x19
  408e60:	b	408cc0 <__fxstatat@plt+0x7220>
  408e64:	str	x25, [sp, #64]
  408e68:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408e6c:	add	x3, x3, #0xf30
  408e70:	add	x3, x3, #0x10
  408e74:	mov	w2, #0xa2                  	// #162
  408e78:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408e7c:	add	x1, x1, #0xeb8
  408e80:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408e84:	add	x0, x0, #0xef8
  408e88:	bl	401a60 <__assert_fail@plt>
  408e8c:	str	x25, [sp, #64]
  408e90:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408e94:	add	x3, x3, #0xf30
  408e98:	add	x3, x3, #0x10
  408e9c:	mov	w2, #0xa3                  	// #163
  408ea0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408ea4:	add	x1, x1, #0xeb8
  408ea8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408eac:	add	x0, x0, #0xf08
  408eb0:	bl	401a60 <__assert_fail@plt>
  408eb4:	mov	w0, #0x24                  	// #36
  408eb8:	str	w0, [x22]
  408ebc:	mov	w19, #0xffffffff            	// #-1
  408ec0:	ldp	x23, x24, [sp, #48]
  408ec4:	ldr	x25, [sp, #64]
  408ec8:	b	408c64 <__fxstatat@plt+0x71c4>
  408ecc:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408ed0:	add	x3, x3, #0xf30
  408ed4:	add	x3, x3, #0x10
  408ed8:	mov	w2, #0xb3                  	// #179
  408edc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408ee0:	add	x1, x1, #0xeb8
  408ee4:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408ee8:	add	x0, x0, #0xf18
  408eec:	bl	401a60 <__assert_fail@plt>
  408ef0:	ldr	x25, [sp, #64]
  408ef4:	ldr	w19, [x22]
  408ef8:	add	x0, sp, #0x58
  408efc:	bl	408ba4 <__fxstatat@plt+0x7104>
  408f00:	str	w19, [x22]
  408f04:	mov	w19, #0xffffffff            	// #-1
  408f08:	ldp	x23, x24, [sp, #48]
  408f0c:	b	408c64 <__fxstatat@plt+0x71c4>
  408f10:	stp	x29, x30, [sp, #-48]!
  408f14:	mov	x29, sp
  408f18:	stp	x19, x20, [sp, #16]
  408f1c:	mov	x19, x0
  408f20:	bl	401770 <fileno@plt>
  408f24:	tbnz	w0, #31, 408f80 <__fxstatat@plt+0x74e0>
  408f28:	mov	x0, x19
  408f2c:	bl	401a30 <__freading@plt>
  408f30:	cbz	w0, 408f50 <__fxstatat@plt+0x74b0>
  408f34:	mov	x0, x19
  408f38:	bl	401770 <fileno@plt>
  408f3c:	mov	w2, #0x1                   	// #1
  408f40:	mov	x1, #0x0                   	// #0
  408f44:	bl	401750 <lseek@plt>
  408f48:	cmn	x0, #0x1
  408f4c:	b.eq	408f9c <__fxstatat@plt+0x74fc>  // b.none
  408f50:	mov	x0, x19
  408f54:	bl	4092cc <__fxstatat@plt+0x782c>
  408f58:	cbz	w0, 408f9c <__fxstatat@plt+0x74fc>
  408f5c:	str	x21, [sp, #32]
  408f60:	bl	401a70 <__errno_location@plt>
  408f64:	mov	x20, x0
  408f68:	ldr	w21, [x0]
  408f6c:	mov	x0, x19
  408f70:	bl	401780 <fclose@plt>
  408f74:	cbnz	w21, 408f8c <__fxstatat@plt+0x74ec>
  408f78:	ldr	x21, [sp, #32]
  408f7c:	b	408fa4 <__fxstatat@plt+0x7504>
  408f80:	mov	x0, x19
  408f84:	bl	401780 <fclose@plt>
  408f88:	b	408fa4 <__fxstatat@plt+0x7504>
  408f8c:	str	w21, [x20]
  408f90:	mov	w0, #0xffffffff            	// #-1
  408f94:	ldr	x21, [sp, #32]
  408f98:	b	408fa4 <__fxstatat@plt+0x7504>
  408f9c:	mov	x0, x19
  408fa0:	bl	401780 <fclose@plt>
  408fa4:	ldp	x19, x20, [sp, #16]
  408fa8:	ldp	x29, x30, [sp], #48
  408fac:	ret
  408fb0:	stp	x29, x30, [sp, #-112]!
  408fb4:	mov	x29, sp
  408fb8:	stp	x19, x20, [sp, #16]
  408fbc:	mov	w19, w0
  408fc0:	str	x2, [sp, #80]
  408fc4:	str	x3, [sp, #88]
  408fc8:	str	x4, [sp, #96]
  408fcc:	str	x5, [sp, #104]
  408fd0:	add	x0, sp, #0x70
  408fd4:	str	x0, [sp, #48]
  408fd8:	str	x0, [sp, #56]
  408fdc:	add	x0, sp, #0x50
  408fe0:	str	x0, [sp, #64]
  408fe4:	mov	w0, #0xffffffe0            	// #-32
  408fe8:	str	w0, [sp, #72]
  408fec:	str	wzr, [sp, #76]
  408ff0:	cbz	w1, 409034 <__fxstatat@plt+0x7594>
  408ff4:	cmp	w1, #0x406
  408ff8:	b.eq	40909c <__fxstatat@plt+0x75fc>  // b.none
  408ffc:	cmp	w1, #0xb
  409000:	b.gt	4091fc <__fxstatat@plt+0x775c>
  409004:	tbz	w1, #31, 4091d8 <__fxstatat@plt+0x7738>
  409008:	ldr	w2, [sp, #72]
  40900c:	ldr	x0, [sp, #48]
  409010:	tbnz	w2, #31, 409290 <__fxstatat@plt+0x77f0>
  409014:	add	x2, x0, #0xf
  409018:	and	x2, x2, #0xfffffffffffffff8
  40901c:	str	x2, [sp, #48]
  409020:	ldr	x2, [x0]
  409024:	mov	w0, w19
  409028:	bl	4019a0 <fcntl@plt>
  40902c:	mov	w20, w0
  409030:	b	409060 <__fxstatat@plt+0x75c0>
  409034:	ldr	w1, [sp, #72]
  409038:	ldr	x0, [sp, #48]
  40903c:	tbnz	w1, #31, 409070 <__fxstatat@plt+0x75d0>
  409040:	add	x1, x0, #0xb
  409044:	and	x1, x1, #0xfffffffffffffff8
  409048:	str	x1, [sp, #48]
  40904c:	ldr	w2, [x0]
  409050:	mov	w1, #0x0                   	// #0
  409054:	mov	w0, w19
  409058:	bl	4019a0 <fcntl@plt>
  40905c:	mov	w20, w0
  409060:	mov	w0, w20
  409064:	ldp	x19, x20, [sp, #16]
  409068:	ldp	x29, x30, [sp], #112
  40906c:	ret
  409070:	add	w2, w1, #0x8
  409074:	str	w2, [sp, #72]
  409078:	cmp	w2, #0x0
  40907c:	b.le	409090 <__fxstatat@plt+0x75f0>
  409080:	add	x1, x0, #0xb
  409084:	and	x1, x1, #0xfffffffffffffff8
  409088:	str	x1, [sp, #48]
  40908c:	b	40904c <__fxstatat@plt+0x75ac>
  409090:	ldr	x0, [sp, #56]
  409094:	add	x0, x0, w1, sxtw
  409098:	b	40904c <__fxstatat@plt+0x75ac>
  40909c:	str	x21, [sp, #32]
  4090a0:	ldr	w1, [sp, #72]
  4090a4:	ldr	x0, [sp, #48]
  4090a8:	tbnz	w1, #31, 4090f4 <__fxstatat@plt+0x7654>
  4090ac:	add	x1, x0, #0xb
  4090b0:	and	x1, x1, #0xfffffffffffffff8
  4090b4:	str	x1, [sp, #48]
  4090b8:	ldr	w21, [x0]
  4090bc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4090c0:	ldr	w0, [x0, #1080]
  4090c4:	tbnz	w0, #31, 409184 <__fxstatat@plt+0x76e4>
  4090c8:	mov	w2, w21
  4090cc:	mov	w1, #0x406                 	// #1030
  4090d0:	mov	w0, w19
  4090d4:	bl	4019a0 <fcntl@plt>
  4090d8:	mov	w20, w0
  4090dc:	tbnz	w0, #31, 409120 <__fxstatat@plt+0x7680>
  4090e0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4090e4:	mov	w1, #0x1                   	// #1
  4090e8:	str	w1, [x0, #1080]
  4090ec:	ldr	x21, [sp, #32]
  4090f0:	b	409060 <__fxstatat@plt+0x75c0>
  4090f4:	add	w2, w1, #0x8
  4090f8:	str	w2, [sp, #72]
  4090fc:	cmp	w2, #0x0
  409100:	b.le	409114 <__fxstatat@plt+0x7674>
  409104:	add	x1, x0, #0xb
  409108:	and	x1, x1, #0xfffffffffffffff8
  40910c:	str	x1, [sp, #48]
  409110:	b	4090b8 <__fxstatat@plt+0x7618>
  409114:	ldr	x0, [sp, #56]
  409118:	add	x0, x0, w1, sxtw
  40911c:	b	4090b8 <__fxstatat@plt+0x7618>
  409120:	bl	401a70 <__errno_location@plt>
  409124:	ldr	w0, [x0]
  409128:	cmp	w0, #0x16
  40912c:	b.ne	4090e0 <__fxstatat@plt+0x7640>  // b.any
  409130:	mov	w2, w21
  409134:	mov	w1, #0x0                   	// #0
  409138:	mov	w0, w19
  40913c:	bl	4019a0 <fcntl@plt>
  409140:	mov	w20, w0
  409144:	tbnz	w0, #31, 4092bc <__fxstatat@plt+0x781c>
  409148:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  40914c:	mov	w1, #0xffffffff            	// #-1
  409150:	str	w1, [x0, #1080]
  409154:	mov	w1, #0x1                   	// #1
  409158:	mov	w0, w20
  40915c:	bl	4019a0 <fcntl@plt>
  409160:	tbnz	w0, #31, 4091b4 <__fxstatat@plt+0x7714>
  409164:	orr	w2, w0, #0x1
  409168:	mov	w1, #0x2                   	// #2
  40916c:	mov	w0, w20
  409170:	bl	4019a0 <fcntl@plt>
  409174:	cmn	w0, #0x1
  409178:	b.eq	4091b4 <__fxstatat@plt+0x7714>  // b.none
  40917c:	ldr	x21, [sp, #32]
  409180:	b	409060 <__fxstatat@plt+0x75c0>
  409184:	mov	w2, w21
  409188:	mov	w1, #0x0                   	// #0
  40918c:	mov	w0, w19
  409190:	bl	4019a0 <fcntl@plt>
  409194:	mov	w20, w0
  409198:	tbnz	w0, #31, 4092c4 <__fxstatat@plt+0x7824>
  40919c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4091a0:	ldr	w0, [x0, #1080]
  4091a4:	cmn	w0, #0x1
  4091a8:	b.eq	409154 <__fxstatat@plt+0x76b4>  // b.none
  4091ac:	ldr	x21, [sp, #32]
  4091b0:	b	409060 <__fxstatat@plt+0x75c0>
  4091b4:	bl	401a70 <__errno_location@plt>
  4091b8:	mov	x19, x0
  4091bc:	ldr	w21, [x0]
  4091c0:	mov	w0, w20
  4091c4:	bl	401860 <close@plt>
  4091c8:	str	w21, [x19]
  4091cc:	mov	w20, #0xffffffff            	// #-1
  4091d0:	ldr	x21, [sp, #32]
  4091d4:	b	409060 <__fxstatat@plt+0x75c0>
  4091d8:	mov	x2, #0x1                   	// #1
  4091dc:	lsl	x2, x2, x1
  4091e0:	mov	x0, #0x515                 	// #1301
  4091e4:	tst	x2, x0
  4091e8:	b.ne	409238 <__fxstatat@plt+0x7798>  // b.any
  4091ec:	mov	x0, #0xa0a                 	// #2570
  4091f0:	tst	x2, x0
  4091f4:	b.ne	409228 <__fxstatat@plt+0x7788>  // b.any
  4091f8:	b	409008 <__fxstatat@plt+0x7568>
  4091fc:	sub	w0, w1, #0x400
  409200:	cmp	w0, #0xa
  409204:	b.hi	409008 <__fxstatat@plt+0x7568>  // b.pmore
  409208:	mov	x2, #0x1                   	// #1
  40920c:	lsl	x2, x2, x0
  409210:	mov	x0, #0x2c5                 	// #709
  409214:	tst	x2, x0
  409218:	b.ne	409238 <__fxstatat@plt+0x7798>  // b.any
  40921c:	mov	x0, #0x502                 	// #1282
  409220:	tst	x2, x0
  409224:	b.eq	409008 <__fxstatat@plt+0x7568>  // b.none
  409228:	mov	w0, w19
  40922c:	bl	4019a0 <fcntl@plt>
  409230:	mov	w20, w0
  409234:	b	409060 <__fxstatat@plt+0x75c0>
  409238:	ldr	w2, [sp, #72]
  40923c:	ldr	x0, [sp, #48]
  409240:	tbnz	w2, #31, 409264 <__fxstatat@plt+0x77c4>
  409244:	add	x2, x0, #0xb
  409248:	and	x2, x2, #0xfffffffffffffff8
  40924c:	str	x2, [sp, #48]
  409250:	ldr	w2, [x0]
  409254:	mov	w0, w19
  409258:	bl	4019a0 <fcntl@plt>
  40925c:	mov	w20, w0
  409260:	b	409060 <__fxstatat@plt+0x75c0>
  409264:	add	w3, w2, #0x8
  409268:	str	w3, [sp, #72]
  40926c:	cmp	w3, #0x0
  409270:	b.le	409284 <__fxstatat@plt+0x77e4>
  409274:	add	x2, x0, #0xb
  409278:	and	x2, x2, #0xfffffffffffffff8
  40927c:	str	x2, [sp, #48]
  409280:	b	409250 <__fxstatat@plt+0x77b0>
  409284:	ldr	x0, [sp, #56]
  409288:	add	x0, x0, w2, sxtw
  40928c:	b	409250 <__fxstatat@plt+0x77b0>
  409290:	add	w3, w2, #0x8
  409294:	str	w3, [sp, #72]
  409298:	cmp	w3, #0x0
  40929c:	b.le	4092b0 <__fxstatat@plt+0x7810>
  4092a0:	add	x2, x0, #0xf
  4092a4:	and	x2, x2, #0xfffffffffffffff8
  4092a8:	str	x2, [sp, #48]
  4092ac:	b	409020 <__fxstatat@plt+0x7580>
  4092b0:	ldr	x0, [sp, #56]
  4092b4:	add	x0, x0, w2, sxtw
  4092b8:	b	409020 <__fxstatat@plt+0x7580>
  4092bc:	ldr	x21, [sp, #32]
  4092c0:	b	409060 <__fxstatat@plt+0x75c0>
  4092c4:	ldr	x21, [sp, #32]
  4092c8:	b	409060 <__fxstatat@plt+0x75c0>
  4092cc:	stp	x29, x30, [sp, #-32]!
  4092d0:	mov	x29, sp
  4092d4:	str	x19, [sp, #16]
  4092d8:	mov	x19, x0
  4092dc:	cbz	x0, 4092e8 <__fxstatat@plt+0x7848>
  4092e0:	bl	401a30 <__freading@plt>
  4092e4:	cbnz	w0, 4092fc <__fxstatat@plt+0x785c>
  4092e8:	mov	x0, x19
  4092ec:	bl	4019b0 <fflush@plt>
  4092f0:	ldr	x19, [sp, #16]
  4092f4:	ldp	x29, x30, [sp], #32
  4092f8:	ret
  4092fc:	ldr	w0, [x19]
  409300:	tbnz	w0, #8, 409310 <__fxstatat@plt+0x7870>
  409304:	mov	x0, x19
  409308:	bl	4019b0 <fflush@plt>
  40930c:	b	4092f0 <__fxstatat@plt+0x7850>
  409310:	mov	w2, #0x1                   	// #1
  409314:	mov	x1, #0x0                   	// #0
  409318:	mov	x0, x19
  40931c:	bl	409324 <__fxstatat@plt+0x7884>
  409320:	b	409304 <__fxstatat@plt+0x7864>
  409324:	stp	x29, x30, [sp, #-48]!
  409328:	mov	x29, sp
  40932c:	stp	x19, x20, [sp, #16]
  409330:	str	x21, [sp, #32]
  409334:	mov	x19, x0
  409338:	mov	x20, x1
  40933c:	mov	w21, w2
  409340:	ldr	x1, [x0, #16]
  409344:	ldr	x0, [x0, #8]
  409348:	cmp	x1, x0
  40934c:	b.eq	409370 <__fxstatat@plt+0x78d0>  // b.none
  409350:	mov	w2, w21
  409354:	mov	x1, x20
  409358:	mov	x0, x19
  40935c:	bl	401930 <fseeko@plt>
  409360:	ldp	x19, x20, [sp, #16]
  409364:	ldr	x21, [sp, #32]
  409368:	ldp	x29, x30, [sp], #48
  40936c:	ret
  409370:	ldr	x1, [x19, #40]
  409374:	ldr	x0, [x19, #32]
  409378:	cmp	x1, x0
  40937c:	b.ne	409350 <__fxstatat@plt+0x78b0>  // b.any
  409380:	ldr	x0, [x19, #72]
  409384:	cbnz	x0, 409350 <__fxstatat@plt+0x78b0>
  409388:	mov	x0, x19
  40938c:	bl	401770 <fileno@plt>
  409390:	mov	w2, w21
  409394:	mov	x1, x20
  409398:	bl	401750 <lseek@plt>
  40939c:	cmn	x0, #0x1
  4093a0:	b.eq	4093bc <__fxstatat@plt+0x791c>  // b.none
  4093a4:	ldr	w1, [x19]
  4093a8:	and	w1, w1, #0xffffffef
  4093ac:	str	w1, [x19]
  4093b0:	str	x0, [x19, #144]
  4093b4:	mov	w0, #0x0                   	// #0
  4093b8:	b	409360 <__fxstatat@plt+0x78c0>
  4093bc:	mov	w0, #0xffffffff            	// #-1
  4093c0:	b	409360 <__fxstatat@plt+0x78c0>
  4093c4:	stp	x29, x30, [sp, #-80]!
  4093c8:	mov	x29, sp
  4093cc:	stp	x19, x20, [sp, #16]
  4093d0:	mov	x19, x0
  4093d4:	ldrb	w0, [x2]
  4093d8:	cbz	w0, 40945c <__fxstatat@plt+0x79bc>
  4093dc:	stp	x21, x22, [sp, #32]
  4093e0:	mov	w21, w1
  4093e4:	mov	x20, x2
  4093e8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4093ec:	ldr	w0, [x0, #1084]
  4093f0:	cbz	w0, 409468 <__fxstatat@plt+0x79c8>
  4093f4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4093f8:	ldr	w0, [x0, #1084]
  4093fc:	tbnz	w0, #31, 4094e0 <__fxstatat@plt+0x7a40>
  409400:	mov	x0, x20
  409404:	bl	4016e0 <strlen@plt>
  409408:	add	x0, x0, #0x1b
  40940c:	cmp	x0, #0xfc0
  409410:	b.ls	409420 <__fxstatat@plt+0x7980>  // b.plast
  409414:	bl	4017a0 <malloc@plt>
  409418:	mov	x19, x0
  40941c:	cbz	x0, 4094ec <__fxstatat@plt+0x7a4c>
  409420:	mov	w4, w21
  409424:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  409428:	add	x3, x3, #0xf78
  40942c:	mov	x2, #0xffffffffffffffff    	// #-1
  409430:	mov	w1, #0x1                   	// #1
  409434:	mov	x0, x19
  409438:	bl	4016f0 <__sprintf_chk@plt>
  40943c:	mov	x1, x20
  409440:	add	x0, x19, w0, sxtw
  409444:	bl	4019c0 <strcpy@plt>
  409448:	mov	x0, x19
  40944c:	ldp	x21, x22, [sp, #32]
  409450:	ldp	x19, x20, [sp, #16]
  409454:	ldp	x29, x30, [sp], #80
  409458:	ret
  40945c:	strb	wzr, [x19]
  409460:	mov	x0, x19
  409464:	b	409450 <__fxstatat@plt+0x79b0>
  409468:	mov	w1, #0x4900                	// #18688
  40946c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  409470:	add	x0, x0, #0xf50
  409474:	bl	4017b0 <open@plt>
  409478:	mov	w22, w0
  40947c:	tbz	w0, #31, 409498 <__fxstatat@plt+0x79f8>
  409480:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  409484:	mov	w1, #0xffffffff            	// #-1
  409488:	str	w1, [x0, #1084]
  40948c:	mov	x0, #0x0                   	// #0
  409490:	ldp	x21, x22, [sp, #32]
  409494:	b	409450 <__fxstatat@plt+0x79b0>
  409498:	mov	w4, w0
  40949c:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  4094a0:	add	x3, x3, #0xf60
  4094a4:	mov	x2, #0x20                  	// #32
  4094a8:	mov	w1, #0x1                   	// #1
  4094ac:	add	x0, sp, #0x30
  4094b0:	bl	4016f0 <__sprintf_chk@plt>
  4094b4:	mov	w1, #0x0                   	// #0
  4094b8:	add	x0, sp, #0x30
  4094bc:	bl	4018c0 <access@plt>
  4094c0:	mov	w1, #0x1                   	// #1
  4094c4:	cmp	w0, #0x0
  4094c8:	cneg	w1, w1, ne  // ne = any
  4094cc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4094d0:	str	w1, [x0, #1084]
  4094d4:	mov	w0, w22
  4094d8:	bl	401860 <close@plt>
  4094dc:	b	4093f4 <__fxstatat@plt+0x7954>
  4094e0:	mov	x0, #0x0                   	// #0
  4094e4:	ldp	x21, x22, [sp, #32]
  4094e8:	b	409450 <__fxstatat@plt+0x79b0>
  4094ec:	ldp	x21, x22, [sp, #32]
  4094f0:	b	409450 <__fxstatat@plt+0x79b0>
  4094f4:	stp	x29, x30, [sp, #-16]!
  4094f8:	mov	x29, sp
  4094fc:	mov	w2, #0x3                   	// #3
  409500:	mov	w1, #0x0                   	// #0
  409504:	bl	408fb0 <__fxstatat@plt+0x7510>
  409508:	ldp	x29, x30, [sp], #16
  40950c:	ret
  409510:	stp	x29, x30, [sp, #-64]!
  409514:	mov	x29, sp
  409518:	stp	x19, x20, [sp, #16]
  40951c:	adrp	x20, 41c000 <__fxstatat@plt+0x1a560>
  409520:	add	x20, x20, #0xdf0
  409524:	stp	x21, x22, [sp, #32]
  409528:	adrp	x21, 41c000 <__fxstatat@plt+0x1a560>
  40952c:	add	x21, x21, #0xde8
  409530:	sub	x20, x20, x21
  409534:	mov	w22, w0
  409538:	stp	x23, x24, [sp, #48]
  40953c:	mov	x23, x1
  409540:	mov	x24, x2
  409544:	bl	401658 <mbrtowc@plt-0x38>
  409548:	cmp	xzr, x20, asr #3
  40954c:	b.eq	409578 <__fxstatat@plt+0x7ad8>  // b.none
  409550:	asr	x20, x20, #3
  409554:	mov	x19, #0x0                   	// #0
  409558:	ldr	x3, [x21, x19, lsl #3]
  40955c:	mov	x2, x24
  409560:	add	x19, x19, #0x1
  409564:	mov	x1, x23
  409568:	mov	w0, w22
  40956c:	blr	x3
  409570:	cmp	x20, x19
  409574:	b.ne	409558 <__fxstatat@plt+0x7ab8>  // b.any
  409578:	ldp	x19, x20, [sp, #16]
  40957c:	ldp	x21, x22, [sp, #32]
  409580:	ldp	x23, x24, [sp, #48]
  409584:	ldp	x29, x30, [sp], #64
  409588:	ret
  40958c:	nop
  409590:	ret
  409594:	nop
  409598:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  40959c:	mov	x1, #0x0                   	// #0
  4095a0:	ldr	x2, [x2, #536]
  4095a4:	b	401730 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004095a8 <.fini>:
  4095a8:	stp	x29, x30, [sp, #-16]!
  4095ac:	mov	x29, sp
  4095b0:	ldp	x29, x30, [sp], #16
  4095b4:	ret
