command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	8384514	File	/home/p4ultr4n/workplace/ReVeal/raw_code/test_tco_defaults_1.c								
ANR	8384515	Function	test_tco_defaults	1:0:0:1293							
ANR	8384516	FunctionDef	test_tco_defaults ()		8384515	0					
ANR	8384517	CompoundStatement		3:0:37:1293	8384515	0					
ANR	8384518	IdentifierDeclStatement	TestData d ;	5:4:44:54	8384515	0	True				
ANR	8384519	IdentifierDecl	d		8384515	0					
ANR	8384520	IdentifierDeclType	TestData		8384515	0					
ANR	8384521	Identifier	d		8384515	1					
ANR	8384522	ExpressionStatement	d . args = NULL	9:4:63:76	8384515	1	True				
ANR	8384523	AssignmentExpression	d . args = NULL		8384515	0		=			
ANR	8384524	MemberAccess	d . args		8384515	0					
ANR	8384525	Identifier	d		8384515	0					
ANR	8384526	Identifier	args		8384515	1					
ANR	8384527	Identifier	NULL		8384515	1					
ANR	8384528	ExpressionStatement	d . noreboot = true	11:4:83:100	8384515	2	True				
ANR	8384529	AssignmentExpression	d . noreboot = true		8384515	0		=			
ANR	8384530	MemberAccess	d . noreboot		8384515	0					
ANR	8384531	Identifier	d		8384515	0					
ANR	8384532	Identifier	noreboot		8384515	1					
ANR	8384533	Identifier	true		8384515	1					
ANR	8384534	ExpressionStatement	test_init ( & d )	13:4:107:120	8384515	3	True				
ANR	8384535	CallExpression	test_init ( & d )		8384515	0					
ANR	8384536	Callee	test_init		8384515	0					
ANR	8384537	Identifier	test_init		8384515	0					
ANR	8384538	ArgumentList	& d		8384515	1					
ANR	8384539	Argument	& d		8384515	0					
ANR	8384540	UnaryOperationExpression	& d		8384515	0					
ANR	8384541	UnaryOperator	&		8384515	0					
ANR	8384542	Identifier	d		8384515	1					
ANR	8384543	Statement	g_assert_cmpint	15:4:127:141	8384515	4	True				
ANR	8384544	Statement	(	15:19:142:142	8384515	5	True				
ANR	8384545	Statement	qpci_io_readw	15:20:143:155	8384515	6	True				
ANR	8384546	Statement	(	15:33:156:156	8384515	7	True				
ANR	8384547	Statement	d	15:34:157:157	8384515	8	True				
ANR	8384548	Statement	.	15:35:158:158	8384515	9	True				
ANR	8384549	Statement	dev	15:36:159:161	8384515	10	True				
ANR	8384550	Statement	","	15:39:162:162	8384515	11	True				
ANR	8384551	Statement	d	15:41:164:164	8384515	12	True				
ANR	8384552	Statement	.	15:42:165:165	8384515	13	True				
ANR	8384553	Statement	tco_io_bar	15:43:166:175	8384515	14	True				
ANR	8384554	Statement	","	15:53:176:176	8384515	15	True				
ANR	8384555	Statement	TCO_RLD	15:55:178:184	8384515	16	True				
ANR	8384556	Statement	)	15:62:185:185	8384515	17	True				
ANR	8384557	Statement	","	15:63:186:186	8384515	18	True				
ANR	8384558	Statement	==	15:65:188:189	8384515	19	True				
ANR	8384559	Statement	","	15:67:190:190	8384515	20	True				
ANR	8384560	Statement	TCO_RLD_DEFAULT	17:20:213:227	8384515	21	True				
ANR	8384561	Statement	)	17:35:228:228	8384515	22	True				
ANR	8384562	ExpressionStatement		17:36:229:229	8384515	23	True				
ANR	8384563	Statement	g_assert_cmpint	21:4:272:286	8384515	24	True				
ANR	8384564	Statement	(	21:19:287:287	8384515	25	True				
ANR	8384565	Statement	qpci_io_readw	21:20:288:300	8384515	26	True				
ANR	8384566	Statement	(	21:33:301:301	8384515	27	True				
ANR	8384567	Statement	d	21:34:302:302	8384515	28	True				
ANR	8384568	Statement	.	21:35:303:303	8384515	29	True				
ANR	8384569	Statement	dev	21:36:304:306	8384515	30	True				
ANR	8384570	Statement	","	21:39:307:307	8384515	31	True				
ANR	8384571	Statement	d	21:41:309:309	8384515	32	True				
ANR	8384572	Statement	.	21:42:310:310	8384515	33	True				
ANR	8384573	Statement	tco_io_bar	21:43:311:320	8384515	34	True				
ANR	8384574	Statement	","	21:53:321:321	8384515	35	True				
ANR	8384575	Statement	TCO_DAT_IN	21:55:323:332	8384515	36	True				
ANR	8384576	Statement	)	21:65:333:333	8384515	37	True				
ANR	8384577	Statement	","	21:66:334:334	8384515	38	True				
ANR	8384578	Statement	==	21:68:336:337	8384515	39	True				
ANR	8384579	Statement	","	21:70:338:338	8384515	40	True				
ANR	8384580	Statement	(	23:20:361:361	8384515	41	True				
ANR	8384581	Statement	TCO_DAT_OUT_DEFAULT	23:21:362:380	8384515	42	True				
ANR	8384582	Statement	<<	23:41:382:383	8384515	43	True				
ANR	8384583	Statement	8	23:44:385:385	8384515	44	True				
ANR	8384584	Statement	)	23:45:386:386	8384515	45	True				
ANR	8384585	Statement	|	23:47:388:388	8384515	46	True				
ANR	8384586	Statement	TCO_DAT_IN_DEFAULT	23:49:390:407	8384515	47	True				
ANR	8384587	Statement	)	23:67:408:408	8384515	48	True				
ANR	8384588	ExpressionStatement		23:68:409:409	8384515	49	True				
ANR	8384589	Statement	g_assert_cmpint	27:4:447:461	8384515	50	True				
ANR	8384590	Statement	(	27:19:462:462	8384515	51	True				
ANR	8384591	Statement	qpci_io_readl	27:20:463:475	8384515	52	True				
ANR	8384592	Statement	(	27:33:476:476	8384515	53	True				
ANR	8384593	Statement	d	27:34:477:477	8384515	54	True				
ANR	8384594	Statement	.	27:35:478:478	8384515	55	True				
ANR	8384595	Statement	dev	27:36:479:481	8384515	56	True				
ANR	8384596	Statement	","	27:39:482:482	8384515	57	True				
ANR	8384597	Statement	d	27:41:484:484	8384515	58	True				
ANR	8384598	Statement	.	27:42:485:485	8384515	59	True				
ANR	8384599	Statement	tco_io_bar	27:43:486:495	8384515	60	True				
ANR	8384600	Statement	","	27:53:496:496	8384515	61	True				
ANR	8384601	Statement	TCO1_STS	27:55:498:505	8384515	62	True				
ANR	8384602	Statement	)	27:63:506:506	8384515	63	True				
ANR	8384603	Statement	","	27:64:507:507	8384515	64	True				
ANR	8384604	Statement	==	27:66:509:510	8384515	65	True				
ANR	8384605	Statement	","	27:68:511:511	8384515	66	True				
ANR	8384606	Statement	(	29:20:534:534	8384515	67	True				
ANR	8384607	Statement	TCO2_STS_DEFAULT	29:21:535:550	8384515	68	True				
ANR	8384608	Statement	<<	29:38:552:553	8384515	69	True				
ANR	8384609	Statement	16	29:41:555:556	8384515	70	True				
ANR	8384610	Statement	)	29:43:557:557	8384515	71	True				
ANR	8384611	Statement	|	29:45:559:559	8384515	72	True				
ANR	8384612	Statement	TCO1_STS_DEFAULT	29:47:561:576	8384515	73	True				
ANR	8384613	Statement	)	29:63:577:577	8384515	74	True				
ANR	8384614	ExpressionStatement		29:64:578:578	8384515	75	True				
ANR	8384615	Statement	g_assert_cmpint	33:4:616:630	8384515	76	True				
ANR	8384616	Statement	(	33:19:631:631	8384515	77	True				
ANR	8384617	Statement	qpci_io_readl	33:20:632:644	8384515	78	True				
ANR	8384618	Statement	(	33:33:645:645	8384515	79	True				
ANR	8384619	Statement	d	33:34:646:646	8384515	80	True				
ANR	8384620	Statement	.	33:35:647:647	8384515	81	True				
ANR	8384621	Statement	dev	33:36:648:650	8384515	82	True				
ANR	8384622	Statement	","	33:39:651:651	8384515	83	True				
ANR	8384623	Statement	d	33:41:653:653	8384515	84	True				
ANR	8384624	Statement	.	33:42:654:654	8384515	85	True				
ANR	8384625	Statement	tco_io_bar	33:43:655:664	8384515	86	True				
ANR	8384626	Statement	","	33:53:665:665	8384515	87	True				
ANR	8384627	Statement	TCO1_CNT	33:55:667:674	8384515	88	True				
ANR	8384628	Statement	)	33:63:675:675	8384515	89	True				
ANR	8384629	Statement	","	33:64:676:676	8384515	90	True				
ANR	8384630	Statement	==	33:66:678:679	8384515	91	True				
ANR	8384631	Statement	","	33:68:680:680	8384515	92	True				
ANR	8384632	Statement	(	35:20:703:703	8384515	93	True				
ANR	8384633	Statement	TCO2_CNT_DEFAULT	35:21:704:719	8384515	94	True				
ANR	8384634	Statement	<<	35:38:721:722	8384515	95	True				
ANR	8384635	Statement	16	35:41:724:725	8384515	96	True				
ANR	8384636	Statement	)	35:43:726:726	8384515	97	True				
ANR	8384637	Statement	|	35:45:728:728	8384515	98	True				
ANR	8384638	Statement	TCO1_CNT_DEFAULT	35:47:730:745	8384515	99	True				
ANR	8384639	Statement	)	35:63:746:746	8384515	100	True				
ANR	8384640	ExpressionStatement		35:64:747:747	8384515	101	True				
ANR	8384641	Statement	g_assert_cmpint	39:4:793:807	8384515	102	True				
ANR	8384642	Statement	(	39:19:808:808	8384515	103	True				
ANR	8384643	Statement	qpci_io_readw	39:20:809:821	8384515	104	True				
ANR	8384644	Statement	(	39:33:822:822	8384515	105	True				
ANR	8384645	Statement	d	39:34:823:823	8384515	106	True				
ANR	8384646	Statement	.	39:35:824:824	8384515	107	True				
ANR	8384647	Statement	dev	39:36:825:827	8384515	108	True				
ANR	8384648	Statement	","	39:39:828:828	8384515	109	True				
ANR	8384649	Statement	d	39:41:830:830	8384515	110	True				
ANR	8384650	Statement	.	39:42:831:831	8384515	111	True				
ANR	8384651	Statement	tco_io_bar	39:43:832:841	8384515	112	True				
ANR	8384652	Statement	","	39:53:842:842	8384515	113	True				
ANR	8384653	Statement	TCO_MESSAGE1	39:55:844:855	8384515	114	True				
ANR	8384654	Statement	)	39:67:856:856	8384515	115	True				
ANR	8384655	Statement	","	39:68:857:857	8384515	116	True				
ANR	8384656	Statement	==	39:70:859:860	8384515	117	True				
ANR	8384657	Statement	","	39:72:861:861	8384515	118	True				
ANR	8384658	Statement	(	41:20:884:884	8384515	119	True				
ANR	8384659	Statement	TCO_MESSAGE2_DEFAULT	41:21:885:904	8384515	120	True				
ANR	8384660	Statement	<<	41:42:906:907	8384515	121	True				
ANR	8384661	Statement	8	41:45:909:909	8384515	122	True				
ANR	8384662	Statement	)	41:46:910:910	8384515	123	True				
ANR	8384663	Statement	|	41:48:912:912	8384515	124	True				
ANR	8384664	Statement	TCO_MESSAGE1_DEFAULT	41:50:914:933	8384515	125	True				
ANR	8384665	Statement	)	41:70:934:934	8384515	126	True				
ANR	8384666	ExpressionStatement		41:71:935:935	8384515	127	True				
ANR	8384667	Statement	g_assert_cmpint	43:4:942:956	8384515	128	True				
ANR	8384668	Statement	(	43:19:957:957	8384515	129	True				
ANR	8384669	Statement	qpci_io_readb	43:20:958:970	8384515	130	True				
ANR	8384670	Statement	(	43:33:971:971	8384515	131	True				
ANR	8384671	Statement	d	43:34:972:972	8384515	132	True				
ANR	8384672	Statement	.	43:35:973:973	8384515	133	True				
ANR	8384673	Statement	dev	43:36:974:976	8384515	134	True				
ANR	8384674	Statement	","	43:39:977:977	8384515	135	True				
ANR	8384675	Statement	d	43:41:979:979	8384515	136	True				
ANR	8384676	Statement	.	43:42:980:980	8384515	137	True				
ANR	8384677	Statement	tco_io_bar	43:43:981:990	8384515	138	True				
ANR	8384678	Statement	","	43:53:991:991	8384515	139	True				
ANR	8384679	Statement	TCO_WDCNT	43:55:993:1001	8384515	140	True				
ANR	8384680	Statement	)	43:64:1002:1002	8384515	141	True				
ANR	8384681	Statement	","	43:65:1003:1003	8384515	142	True				
ANR	8384682	Statement	==	43:67:1005:1006	8384515	143	True				
ANR	8384683	Statement	","	43:69:1007:1007	8384515	144	True				
ANR	8384684	Statement	TCO_WDCNT_DEFAULT	45:20:1030:1046	8384515	145	True				
ANR	8384685	Statement	)	45:37:1047:1047	8384515	146	True				
ANR	8384686	ExpressionStatement		45:38:1048:1048	8384515	147	True				
ANR	8384687	Statement	g_assert_cmpint	47:4:1055:1069	8384515	148	True				
ANR	8384688	Statement	(	47:19:1070:1070	8384515	149	True				
ANR	8384689	Statement	qpci_io_readb	47:20:1071:1083	8384515	150	True				
ANR	8384690	Statement	(	47:33:1084:1084	8384515	151	True				
ANR	8384691	Statement	d	47:34:1085:1085	8384515	152	True				
ANR	8384692	Statement	.	47:35:1086:1086	8384515	153	True				
ANR	8384693	Statement	dev	47:36:1087:1089	8384515	154	True				
ANR	8384694	Statement	","	47:39:1090:1090	8384515	155	True				
ANR	8384695	Statement	d	47:41:1092:1092	8384515	156	True				
ANR	8384696	Statement	.	47:42:1093:1093	8384515	157	True				
ANR	8384697	Statement	tco_io_bar	47:43:1094:1103	8384515	158	True				
ANR	8384698	Statement	","	47:53:1104:1104	8384515	159	True				
ANR	8384699	Statement	SW_IRQ_GEN	47:55:1106:1115	8384515	160	True				
ANR	8384700	Statement	)	47:65:1116:1116	8384515	161	True				
ANR	8384701	Statement	","	47:66:1117:1117	8384515	162	True				
ANR	8384702	Statement	==	47:68:1119:1120	8384515	163	True				
ANR	8384703	Statement	","	47:70:1121:1121	8384515	164	True				
ANR	8384704	Statement	SW_IRQ_GEN_DEFAULT	49:20:1144:1161	8384515	165	True				
ANR	8384705	Statement	)	49:38:1162:1162	8384515	166	True				
ANR	8384706	ExpressionStatement		49:39:1163:1163	8384515	167	True				
ANR	8384707	Statement	g_assert_cmpint	51:4:1170:1184	8384515	168	True				
ANR	8384708	Statement	(	51:19:1185:1185	8384515	169	True				
ANR	8384709	Statement	qpci_io_readw	51:20:1186:1198	8384515	170	True				
ANR	8384710	Statement	(	51:33:1199:1199	8384515	171	True				
ANR	8384711	Statement	d	51:34:1200:1200	8384515	172	True				
ANR	8384712	Statement	.	51:35:1201:1201	8384515	173	True				
ANR	8384713	Statement	dev	51:36:1202:1204	8384515	174	True				
ANR	8384714	Statement	","	51:39:1205:1205	8384515	175	True				
ANR	8384715	Statement	d	51:41:1207:1207	8384515	176	True				
ANR	8384716	Statement	.	51:42:1208:1208	8384515	177	True				
ANR	8384717	Statement	tco_io_bar	51:43:1209:1218	8384515	178	True				
ANR	8384718	Statement	","	51:53:1219:1219	8384515	179	True				
ANR	8384719	Statement	TCO_TMR	51:55:1221:1227	8384515	180	True				
ANR	8384720	Statement	)	51:62:1228:1228	8384515	181	True				
ANR	8384721	Statement	","	51:63:1229:1229	8384515	182	True				
ANR	8384722	Statement	==	51:65:1231:1232	8384515	183	True				
ANR	8384723	Statement	","	51:67:1233:1233	8384515	184	True				
ANR	8384724	Statement	TCO_TMR_DEFAULT	53:20:1256:1270	8384515	185	True				
ANR	8384725	Statement	)	53:35:1271:1271	8384515	186	True				
ANR	8384726	ExpressionStatement		53:36:1272:1272	8384515	187	True				
ANR	8384727	ExpressionStatement	qtest_end ( )	55:4:1279:1290	8384515	188	True				
ANR	8384728	CallExpression	qtest_end ( )		8384515	0					
ANR	8384729	Callee	qtest_end		8384515	0					
ANR	8384730	Identifier	qtest_end		8384515	0					
ANR	8384731	ArgumentList			8384515	1					
ANR	8384732	ReturnType	static void		8384515	1					
ANR	8384733	Identifier	test_tco_defaults		8384515	2					
ANR	8384734	ParameterList			8384515	3					
ANR	8384735	CFGEntryNode	ENTRY		8384515		True				
ANR	8384736	CFGExitNode	EXIT		8384515		True				
ANR	8384737	Symbol	d . noreboot		8384515						
ANR	8384738	Symbol	NULL		8384515						
ANR	8384739	Symbol	d		8384515						
ANR	8384740	Symbol	d . args		8384515						
ANR	8384741	Symbol	true		8384515						
ANR	8384742	Symbol	& d		8384515						
