

================================================================
== Vivado HLS Report for 'aes_get_round_key5'
================================================================
* Date:           Sun Dec 12 23:30:54 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.952|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     90|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      39|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      39|    135|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln180_9_fu_169_p2  |     +    |      0|  0|   9|           9|           9|
    |add_ln180_fu_155_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_103_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_145_p2            |     +    |      0|  0|  12|           3|           1|
    |ret_V_fu_164_p2        |     +    |      0|  0|   9|           9|           9|
    |sub_ln180_fu_133_p2    |     -    |      0|  0|  15|           9|           9|
    |icmp_ln131_fu_97_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln133_fu_139_p2   |   icmp   |      0|  0|   9|           3|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  90|          45|          43|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  27|          5|    1|          5|
    |i_0_reg_63          |   9|          2|    3|          6|
    |i_op_assign_reg_74  |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  45|          9|    7|         17|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |add_ln180_reg_214           |  6|   0|    6|          0|
    |ap_CS_fsm                   |  4|   0|    4|          0|
    |i_0_reg_63                  |  3|   0|    3|          0|
    |i_op_assign_reg_74          |  3|   0|    3|          0|
    |i_reg_191                   |  3|   0|    3|          0|
    |j_reg_209                   |  3|   0|    3|          0|
    |key_column_index_V_reg_183  |  7|   0|    9|          2|
    |sub_ln180_reg_201           |  7|   0|    9|          2|
    |zext_ln180_reg_196          |  3|   0|    6|          3|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 39|   0|   46|          7|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|round                    |  in |    5|   ap_none  |        round       |    scalar    |
|expanded_key_V_address0  | out |    8|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_ce0       | out |    1|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_q0        |  in |   16|  ap_memory |   expanded_key_V   |     array    |
|round_key_V_address0     | out |    4|  ap_memory |     round_key_V    |     array    |
|round_key_V_ce0          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_we0          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_d0           | out |   16|  ap_memory |     round_key_V    |     array    |
+-------------------------+-----+-----+------------+--------------------+--------------+

