#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 15 16:56:47 2020
# Process ID: 98916
# Current directory: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent52040 F:\20_My_Project\00_FPGA\Vivado_prj\20200315_axi_reg\prj\led.xpr
# Log file: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/vivado.log
# Journal file: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.xpr
INFO: [Project 1-313] Project file moved from 'F:/04_Mytask/20191201_Zynq_prj/01_PRJ/20191201_led/prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 863.961 ; gain = 166.371
update_compile_order -fileset sources_1
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
set_property location {460 -153} [get_bd_ports GPIO_O_0]
set_property location {438 -133} [get_bd_intf_ports DDR]
set_property location {439 -112} [get_bd_intf_ports FIXED_IO]
create_bd_port -dir O -type clk FCLK_CLK2
set_property location {446 -46} [get_bd_ports FCLK_CLK2]
startgroup
connect_bd_net [get_bd_ports FCLK_CLK2] [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.184 ; gain = 11.117
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (10 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
set_property location {3 798 143} [get_bd_cells axi_interconnect_0]
set_property location {2 887 -284} [get_bd_cells axi_interconnect_0]
set_property location {2 902 -316} [get_bd_cells axi_interconnect_0]
set_property location {2 908 176} [get_bd_cells rst_ps7_0_10M]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_ps7_0_10M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_ps7_0_10M/interconnect_aresetn]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_10M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_10M/ext_reset_in'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_ps7_0_10M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /rst_ps7_0_10M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/M00_AXI]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_EN_RST0_PORT {1} CONFIG.PCW_EN_RST1_PORT {0}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_EN_RST1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_10M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_10M/ext_reset_in'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_ps7_0_10M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /rst_ps7_0_10M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET1_N] [get_bd_pins rst_ps7_0_10M/ext_reset_in]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins rst_ps7_0_10M/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
ERROR: [BD 41-1811] The interconnect </axi_interconnect_0> is missing a valid slave interface connection
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-968] AXI interface port /M00_AXI_0 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port.
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /M00_AXI_0(100000000) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(50000000)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_ports FCLK_CLK0_0] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-968] AXI interface port /M00_AXI_0 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port.
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /M00_AXI_0(100000000) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(50000000)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_EN_RST0_PORT {1} CONFIG.PCW_EN_RST1_PORT {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/FCLK_CLK1 is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /processing_system7_0/FCLK_RESET1_N is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET1_N]
endgroup
delete_bd_objs [get_bd_ports FCLK_CLK2]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_10M/ext_reset_in]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-968] AXI interface port /M00_AXI_0 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port.
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /M00_AXI_0(100000000) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(50000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /FCLK_CLK0_0(10000000) and /processing_system7_0/FCLK_CLK0(50000000)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property location {1 366 -133} [get_bd_cells processing_system7_0]
set_property location {2 979 -334} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_intf_ports M00_AXI_0]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /FCLK_CLK0_0(10000000) and /processing_system7_0/FCLK_CLK0(50000000)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_ports FCLK_CLK0_0]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE}] [get_bd_intf_ports M00_AXI_0]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M00_AXI_0/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
assign_bd_address [get_bd_addr_segs {M00_AXI_0/Reg }]
</M00_AXI_0/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_M00_AXI_0_Reg}]
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_M00_AXI_0_Reg}]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
generate_target all [get_files  F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1323.477 ; gain = 129.840
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_10M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_10M_0_synth_1 design_1_auto_pc_0_synth_1}
[Sun Mar 15 17:47:28 2020] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_10M_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_10M_0_synth_1: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/design_1_rst_ps7_0_10M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.ip_user_files/sim_scripts -ip_user_files_dir F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.ip_user_files -ipstatic_source_dir F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.cache/compile_simlib/modelsim} {questa=F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.cache/compile_simlib/questa} {riviera=F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.cache/compile_simlib/riviera} {activehdl=F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_peripheral xilinx.com user axi_reg 1.0 -dir F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi_reg:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi_reg:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi_reg:1.0]
set_property  ip_repo_paths  F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/../ip_repo/axi_reg_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/ip_repo/axi_reg_1.0'.
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_port -dir O -type rst aresetn
connect_bd_net [get_bd_ports aresetn] [get_bd_pins rst_ps7_0_10M/interconnect_aresetn]
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
add_files {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/src/led/led.v F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/src/top.v F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/src/axi_reg/axi_reg_v1_0_S00_AXI.v}
WARNING: [filemgmt 56-12] File 'F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/src/led/led.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/src/top.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
reset_run synth_1
save_bd_design
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fffa1550103c7c13; cache size = 2.774 MB.
[Sun Mar 15 18:19:19 2020] Launched synth_1...
Run output will be captured here: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Mar 15 18:20:55 2020] Launched synth_1...
Run output will be captured here: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 15 18:21:58 2020] Launched impl_1...
Run output will be captured here: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 2301.781 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.394 . Memory (MB): peak = 2301.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2358.195 ; gain = 821.820
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 15 18:38:38 2020] Launched impl_1...
Run output will be captured here: F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/impl_1/runme.log
file copy -force F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.runs/impl_1/top.sysdef F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk/top.hdf

launch_sdk -workspace F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk -hwspec F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk -hwspec F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk -hwspec F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk -hwspec F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj/led.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
