# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 4 5 7
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
# CONTEXT CPU 2 8
CPU 8 6 3
BLOCK 9 8
CPU 9 9 0
# CONTEXT CPU 1 9
CPU 9 10 2
# CONTEXT CPU 3 9
UNBLOCK 10 8
CPU 10 9 0
CPU 10 11 1
CPU 10 10 2
CPU 10 12 3
BLOCK 11 10
CPU 11 9 0
CPU 11 11 1
# CONTEXT CPU 2 11
CPU 11 12 3
BLOCK 12 9
BLOCK 12 12
UNBLOCK 12 10
# CONTEXT CPU 0 12
CPU 12 11 1
CPU 12 13 2
# CONTEXT CPU 3 12
UNBLOCK 13 9
UNBLOCK 13 12
CPU 13 14 0
CPU 13 11 1
CPU 13 13 2
# CONTEXT CPU 3 13
BLOCK 14 14
BLOCK 14 11
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14 13 2
# CONTEXT CPU 3 14
BLOCK 15 13
UNBLOCK 15 11
UNBLOCK 15 14
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
CPU 15 0 3
UNBLOCK 16 13
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 2 2
CPU 16 0 3
CPU 17 1 0
CPU 17 3 1
CPU 17 2 2
CPU 17 0 3
CPU 18 1 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
CPU 18 0 3
CPU 19 1 0
CPU 19 5 1
# CONTEXT CPU 2 19
CPU 19 0 3
# CONTEXT CPU 0 20
CPU 20 5 1
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
# CONTEXT CPU 0 21
CPU 21 5 1
CPU 21 4 2
CPU 21 6 3
BLOCK 22 4
# CONTEXT CPU 0 22
CPU 22 5 1
# CONTEXT CPU 2 22
CPU 22 6 3
BLOCK 23 5
UNBLOCK 23 4
CPU 23 7 0
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
CPU 23 6 3
UNBLOCK 24 5
CPU 24 7 0
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 6 3
BLOCK 25 7
BLOCK 25 6
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 25 8 2
# CONTEXT CPU 3 25
UNBLOCK 26 6
UNBLOCK 26 7
CPU 26 9 0
CPU 26 10 1
CPU 26 8 2
CPU 26 12 3
CPU 27 9 0
# CONTEXT CPU 1 27
CPU 27 8 2
CPU 27 12 3
BLOCK 28 12
CPU 28 9 0
CPU 28 11 1
CPU 28 8 2
# CONTEXT CPU 3 28
UNBLOCK 29 12
CPU 29 9 0
CPU 29 11 1
CPU 29 8 2
# CONTEXT CPU 3 29
BLOCK 30 9
# CONTEXT CPU 0 30
CPU 30 11 1
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 9
# CONTEXT CPU 0 31
CPU 31 11 1
# CONTEXT CPU 2 31
CPU 31 14 3
BLOCK 32 11
BLOCK 32 14
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 11
UNBLOCK 33 14
CPU 33 13 0
# CONTEXT CPU 1 33
CPU 33 3 2
# CONTEXT CPU 3 33
BLOCK 34 13
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 3 2
# CONTEXT CPU 3 34
UNBLOCK 35 13
# CONTEXT CPU 0 35
CPU 35 2 1
CPU 35 3 2
CPU 35 1 3
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
CPU 36 3 2
CPU 36 1 3
CPU 37 0 0
# CONTEXT CPU 1 37
CPU 37 3 2
# CONTEXT CPU 3 37
EXIT 38 0 0
EXIT 38 3 2
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
# CONTEXT CPU 0 39
CPU 39 4 1
# CONTEXT CPU 2 39
# CONTEXT CPU 3 39
# CONTEXT CPU 0 40
CPU 40 4 1
# CONTEXT CPU 2 40
CPU 40 5 3
CPU 41 6 0
CPU 41 4 1
CPU 41 7 2
CPU 41 5 3
EXIT 42 6 0
# CONTEXT CPU 0 42
CPU 42 4 1
CPU 42 7 2
CPU 42 5 3
EXIT 43 5 3
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
CPU 43 7 2
# CONTEXT CPU 3 43
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 7 2
# CONTEXT CPU 3 44
CPU 45 10 0
# CONTEXT CPU 1 45
CPU 45 7 2
# CONTEXT CPU 3 45
BLOCK 46 10
EXIT 46 7 2
# CONTEXT CPU 0 46
CPU 46 12 1
# CONTEXT CPU 2 46
CPU 46 8 3
BLOCK 47 12
UNBLOCK 47 10
CPU 47 9 0
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
CPU 47 8 3
BLOCK 48 8
UNBLOCK 48 12
CPU 48 9 0
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
EXIT 49 9 0
UNBLOCK 49 8
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
CPU 49 11 2
# CONTEXT CPU 3 49
EXIT 50 11 2
# CONTEXT CPU 0 50
CPU 50 14 1
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
BLOCK 51 14
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
CPU 51 13 3
BLOCK 52 13
UNBLOCK 52 14
CPU 52 2 0
CPU 52 4 1
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
EXIT 53 4 1
UNBLOCK 53 13
CPU 53 2 0
# CONTEXT CPU 1 53
CPU 53 1 2
# CONTEXT CPU 3 53
EXIT 54 2 0
EXIT 54 1 2
# CONTEXT CPU 0 54
CPU 54 12 1
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
BLOCK 55 12
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
CPU 55 10 3
UNBLOCK 56 12
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 10 3
CPU 57 8 0
# CONTEXT CPU 1 57
CPU 57 14 2
CPU 57 10 3
EXIT 58 8 0
BLOCK 58 14
# CONTEXT CPU 0 58
CPU 58 13 1
CPU 58 -1 2
CPU 58 10 3
UNBLOCK 59 14
# CONTEXT CPU 0 59
CPU 59 13 1
# CONTEXT CPU 2 59
CPU 59 10 3
EXIT 60 10 3
# CONTEXT CPU 0 60
CPU 60 13 1
CPU 60 14 2
CPU 60 -1 3
BLOCK 61 13
BLOCK 61 14
CPU 61 12 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61 -1 3
UNBLOCK 62 13
UNBLOCK 62 14
CPU 62 12 0
# CONTEXT CPU 1 62
# CONTEXT CPU 2 62
CPU 62 -1 3
CPU 63 12 0
CPU 63 13 1
CPU 63 14 2
CPU 63 -1 3
EXIT 64 12 0
EXIT 64 13 1
BLOCK 64 14
CPU 64 -1 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
UNBLOCK 65 14
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
EXIT 75 14 0
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
