#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 21 16:34:52 2020
# Process ID: 11548
# Current directory: C:/Users/semen/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10092
# Log file: C:/Users/semen/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/semen/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/semen/VivadoAssignments/Assignment5/Assignment5.xpr
update_compile_order -fileset sources_1
archive_project C:/Users/semen/VivadoAssignments/Lab5.xpr.zip -temp_dir C:/Users/semen/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11548-LAPTOP-TRB6KBSS -force -include_local_ip_cache
close_project
open_project C:/Users/semen/VivadoAssignments/Assignment6/Assignment6.xpr
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/semen/Downloads/memfile.dat]
export_ip_user_files -of_objects  [get_files C:/Users/semen/Desktop/Lab8/memfileAnalysis.dat] -no_script -reset -force -quiet
remove_files  C:/Users/semen/Desktop/Lab8/memfileAnalysis.dat
export_ip_user_files -of_objects  [get_files C:/Users/semen/VivadoAssignments/Assignment6/Assignment6.srcs/sources_1/new/and_4.v] -no_script -reset -force -quiet
remove_files  C:/Users/semen/VivadoAssignments/Assignment6/Assignment6.srcs/sources_1/new/and_4.v
archive_project C:/Users/semen/VivadoAssignments/Lab6.xpr.zip -temp_dir C:/Users/semen/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11548-LAPTOP-TRB6KBSS -force -include_local_ip_cache
close_project
open_project C:/Users/semen/VivadoAssignments/Assignment7/Assignment7.xpr
update_compile_order -fileset sources_1
archive_project C:/Users/semen/VivadoAssignments/Lab7.xpr.zip -temp_dir C:/Users/semen/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11548-LAPTOP-TRB6KBSS -force -include_local_ip_cache
close_project
open_project C:/Users/semen/VivadoAssignments/8Pipe/Lab8Pipe/Lab8Pipe.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dreg.v] -no_script -reset -force -quiet
remove_files  C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dreg.v
archive_project C:/Users/semen/VivadoAssignments/8Pipe/Lab8.xpr.zip -temp_dir C:/Users/semen/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11548-LAPTOP-TRB6KBSS -force -include_local_ip_cache
close_project
open_project C:/Users/semen/Assignment1/Assignment1.xpr
update_compile_order -fileset sources_1
close_project
create_project Lab1 C:/Users/semen/VivadoAssignments/Lab1 -part xc7a35tcpg236-1
file mkdir C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/factorial_FPGA.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/factorial_FPGA.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/mux.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/mux.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/CU.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/CU.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/register.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/register.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/count.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/count.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/multiply.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/multiply.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/DP.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/DP.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/buffer.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/buffer.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/CU_DP.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/CU_DP.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/compare.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/compare.v
update_compile_order -fileset sources_1
file mkdir C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/constrs_1
file mkdir C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/constrs_1/new
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/constrs_1/new/constraints.xdc
file mkdir C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sim_1/new/factorial_tb.v w ]
add_files -fileset sim_1 C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sim_1/new/factorial_tb.v
update_compile_order -fileset sim_1
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/HILO_MUX.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/HILO_MUX.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/bin2hex32.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/bin2hex32.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/clk_gen.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/clk_gen.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/button_debouncer.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/button_debouncer.v
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/LED_MUX.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/LED_MUX.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top factorial_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
open_project C:/Users/semen/Assignment1/Assignment1.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/semen/VivadoAssignments/Lab1/Lab1.xpr
update_compile_order -fileset sources_1
open_project C:/Users/semen/Assignment1/Assignment1.xpr
update_compile_order -fileset sources_1
current_project Lab1
close [ open C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/hex2led.v w ]
add_files C:/Users/semen/VivadoAssignments/Lab1/Lab1.srcs/sources_1/new/hex2led.v
update_compile_order -fileset sources_1
archive_project C:/Users/semen/VivadoAssignments/Lab1.xpr.zip -temp_dir C:/Users/semen/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11548-LAPTOP-TRB6KBSS -force -include_local_ip_cache
