-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sat Jul  6 01:43:34 2024
-- Host        : LiLen running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               l:/CLi_Projects/XC7Z010/ch48_acz702_ov5640_ddr3_vga_io_hdmi/ov5640_ddr3_vga_io_hdmi.srcs/sources_1/ip/ROM_6/ROM_6_sim_netlist.vhdl
-- Design      : ROM_6
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_6_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_6_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end ROM_6_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of ROM_6_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF0B5E7C1FFFFFFFFF82005C5FFFFFFFFF8039001FFFFFFFFF27FFFFFFFFFF",
      INITP_01 => X"FFE34872F5BE97FFFFF5102403F797FFFFF849ABF2C79FFFFFF95A184B0FFFFF",
      INITP_02 => X"FE52244B923AC7FFFC694B4551FEC7FFFC6503076C2F07FFFFFDD00064278FFF",
      INITP_03 => X"FE45B4770AD6367FFEAFB640016CE7FFFF6DE8F1F9A227FFFFE77ACD6E80C7FF",
      INITP_04 => X"FE8E1E3FF88C0F3FFEB01F1F85A1567FFE20041F8F40307FFE258DC73E0E2C7F",
      INITP_05 => X"FFE21EF530884A7FFC660E4171F8067FFC18100066F5E03FFE6FCD3FFACC203F",
      INITP_06 => X"FC1B000E1358E17FFE0D951263C80B7FFFE80A401DA8C47FFFEF7E226BF9167F",
      INITP_07 => X"FE71EB0E75800E7FFE7D0074FB8005BFFED3407477D8099FFCCA8000A738041F",
      INITP_08 => X"FDE41D460C000D7FFFEC01A626E035FFFC042C12E470287FFE270E31352001FF",
      INITP_09 => X"FD64391FF4E4657FFD70019FFAA40FFFFD8C30C7FB580F7FFD0451802C9A1D7F",
      INITP_0A => X"FDA0CD87F8A01BBFFDE49767FBE1827FFDDC2707FA50C87FFD381B87F301017F",
      INITP_0B => X"FC6019084C43369FFD0062D80100683FFCB480040B02963FFC286D07FA980E3F",
      INITP_0C => X"FDDE24C10A96B3FFFC74031471816A7FFE240C1B2E20187FFE8C1D1175838C1F",
      INITP_0D => X"FC96006E4A30BFFFFC17036CE8C9E7FFFC55236FACC0A7FFFCF03083941EC5FF",
      INITP_0E => X"FFF03BE05BFCFFFFFFE3DB72394EFFFFFFE7910A68DEBFFFFFDA8840804E1FFF",
      INITP_0F => X"FFFFFFC01FFFFFFFFFFFF01FC067FFFFFFF80028A001FFFFFFF81A850CF8FFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFFFFFFFEFEFF",
      INIT_04 => X"FEFDFEFDFDFDFEFEFEFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFDFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"FAFBFDFDFDFDFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDFEFDFDFEFDFCFBF9F9F9F8",
      INIT_08 => X"8C9DBCD2EBFAFDFDFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFEFDFEFDFDFCF7E3CEB69989696D6B6C",
      INIT_0A => X"1D1E1F2A537BBBEEFBFDFEFEFEFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDFCF8E5A46E48251E1D1C1B1A1B1B",
      INIT_0C => X"1A1A1A1A1A1A274399E1FBFDFEFFFFFFFFFEFEFDFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFDFEFDFCFAD07F38221C1B1A1A191A1A1B1A1A",
      INIT_0E => X"191919191A1B1B1B1E44A1EEFBFDFDFEFFFEFEFDFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFDE78B351B1B1C1B1A1A1919191A1A191A",
      INIT_10 => X"1A19191A1A1B1A1A1A1A2162D4FBFDFDFFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFCC9511D1A191A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_12 => X"1A19191A191B1A1A1A1A191A3DC1FBFDFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFEFEFEFFFFFEFEFBBE351B1C1A1A1A1C1B191A1A1A1A1A191919",
      INIT_14 => X"1A191A191A1A1A1B1B1B1B1B1B35BDFAFDFDFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFEFEFEFFFFFEFBBC361D1A1D1A1A1B1A19191A191A1A1A191A19",
      INIT_16 => X"191A1A1B1A1A1B1A1A1A1B191B1C35C0FDFDFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFEFEFDFEFDD4401B1C1A1A191A1A191A1A1A1B1A1A191A1919",
      INIT_18 => X"3E231B1A1B1B1B1A1B1A1A1A1A1A1A3AD3FAFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFDFDFDFDF15E1D1B1B1A191919191A1B1C1B1B1C2E4951504D",
      INIT_1A => X"DFB15F261B1B1A1B1B1A191A1A1A191A5EE8FDFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFDFCFDFBAA1F1B1C1B1B19191A191A1A1A1B3282C7EEF7F7F4",
      INIT_1C => X"FEFEF0B2381F1A1B1A1B191A19191A1A1F92F9FCFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFEFDFCED4A191B1B1B1B1A19191A191B1B4ECDF8FEFEFEFEFE",
      INIT_1E => X"FEFEFCFCCD411D1A1B1B1A191A19191A1A31D3FDFEFFFFFEFEFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFEFEFDB2261A1B1C1B1B1A19191A191A53E2FDFDFDFEFFFFFF",
      INIT_20 => X"FEFEFDFDFBC7351C1A1A1A1A1919191A1C1B6FF6FDFFFEFEFEFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFEFEF8771B1B1B1A1B1B1A1A1B1B1A34CDFDFDFEFEFEFFFFFF",
      INIT_22 => X"FFFEFEFEFDFAA11D1C1B1A1A1A1A1A1A1A1C28CBFEFEFEFEFEFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFEFEE8471C1C1B1A1A1A1A1A1C1C1F8CFAFEFEFEFFFFFFFFFF",
      INIT_24 => X"FFFEFEFEFEFDEE591B1A191A1A1A1A1B1C1B1D71F8FDFDFEFEFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFEFDD6292120201F1F1F1E1F1F2133D7FDFEFEFEFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFEFAB2251A1A1A19191A1A1A1A1D38DBFDFDFDFEFEFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFEFDE29698999999989898989797ADF3FCFEFEFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFDFBEC4B1B1A1A19191A1C1A1A1C209EFCFEFEFEFEFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFEFEFDFDFCFDFDFDFDFDFDFCFCFDFDFEFDFEFEFFFFFFFFFFFF",
      INIT_2A => X"FEFDFDFEFEFDFCF8911D19191A191A1B1B1B1A1C63F0FEFEFEFEFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFEFEFEFEFEFDFDFEFEFEFEFEFEFDFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2C => X"FCFDFDFDFEFEFEFDCA271919191A1A1A1A1A1A1A32DDFDFEFEFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFEFEFEFFFFFEFEFDFDFEFEFEFEFEFDFDFDFCFCFBF4F2F2F6FCFB",
      INIT_2E => X"ACD8EFFBFEFEFEFEE54A1A1A191A1A1A1A191A1A23B6FDFEFEFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFEFEFEFEFDFBF1DDAE836B5D5B5A616C81",
      INIT_30 => X"2128468DD6F9FDFDF86B1919191A1A191A1A1A191D7DFDFEFEFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFEFDFDFDFDFCFDF7CC944E29211D1B1C1B1B1B1B1B",
      INIT_32 => X"1A1A1A1B3985E2FBFB901D1A191A1A1A19191A1A1C5DFAFEFEFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFEFDFEFEFCF6CC69321B1A1B1C1A1B1C1A1A1A1A1A",
      INIT_34 => X"1A19191A1A1D4AC1F9AF221A191A1A1A1A1A1A1A1A47E9FDFEFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFEFEFEFEFDFCFCFBE3802D1B191A1B1A191A1A1A191A1A1B1A",
      INIT_36 => X"1A1A1A191A1A192FACCD2619191A1A1A1919191A1A36D7FDFEFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFEFEFEFEFEFCFBF8C1451C1A1A1A1A1A1A1A1A1A1A1A1919191A",
      INIT_38 => X"191A191A1A1B1B1B2C922719191A1A1A1A1A1A1A1A25C5FCFEFEFEFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFEFEFDFDFCFAF9B0331C1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_3A => X"1A1919191A1B1D1B19271C19191A1A1A1A1A1A1A1B1CB3FDFDFEFEFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFEFDFDFEF9B22C1B1B1A191A1A1A1A1A1A1A1919191A191A1A",
      INIT_3C => X"1B191919191A1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1BB2FDFDFEFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFEFEFDFDD539191A1B1A1A1A1A1A1A1A1A1A1919191A1B1A1A",
      INIT_3E => X"6E3F2D1B1A1B1A1B1B1A1A1A1A1A1A1A1A1A1A1A1B1BA2FCFEFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFEFEFDF1671A1A1A191919191A191A19191A1A1C2E496F7776",
      INIT_40 => X"F4ECCB7D321B1A1B1A1A191A1A1A1A1A1A1A1A1A1A1A99FBFDFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFEFEFCAF261A1919191A1A1A1A19191B1A1A3281D1EEF4F4F5",
      INIT_42 => X"FDFDFDFAD2591E1A1A1B19191A1A1A1A1A1A191A1B1A9DFCFEFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFEFEFEEE591A1A191A1A1A1A1B1A19191A1D52CCFAFDFEFEFDFC",
      INIT_44 => X"FEFEFDFEFCE75D1A1B1B191A1A1A1A1A1A1A19191A1BADFDFDFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFDFDC7271A19191A1A1A1A1A1A1A1A1A4CDDFCFDFEFEFDFDFE",
      INIT_46 => X"FEFEFEFEFDFCDA3C1A1A1A1A1A1A1A1A1A1A1A1A1B1BB2FDFEFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFEFDFB831E1A1A191A1A1A1A1A1919192AC0FCFDFEFEFEFDFDFE",
      INIT_48 => X"FEFEFFFEFDFDFCA8211A1A19191A191A1A1A1A19191BB5FDFEFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFEFDF44C1A1A1A191A1A1A191A191C1D82F9FDFEFEFEFEFEFEFE",
      INIT_4A => X"FFFFFFFFFFFEFDE740191A19191A1A1A1A1A1A1A1B25C6FDFEFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFEFDDD3A1A1A19191A1A1A1A1B1B1A2DD0FCFDFDFEFEFEFFFFFF",
      INIT_4C => X"FFFFFFFFFFFEFDF8771C191A1A191A1A1A1A1A1A1B2FD2FDFDFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFEFDC6271B1B1A1A1A1A1A1A1A1A1A57EEFDFDFEFEFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFEFDFEFCA81D191A1A191A1A1A19191A1A43E5FDFEFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFEFDB41F1B1A1A191A1A1A1A1B1B1979FCFDFEFEFEFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFEFEFDFDC21E1A1A1A1A1A191A1A1A1A1A54F4FDFEFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFEFDAA1A1B19191A1A1A1A1A1A1B1F99FDFDFDFEFEFEFEFFFFFF",
      INIT_52 => X"FFFFFFFFFFFEFDFCC41F1A1B1A1A1A1A19191A1A1B6AFCFEFEFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFEFDAB191A1B19191A1A1A1A1B1A1E9EFDFDFEFEFEFEFEFFFFFF",
      INIT_54 => X"FFFFFFFFFFFEFDFDC11F1B1A1A1A1A19191A1A1A1E9CFCFEFEFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFEFDB71F1B1A1A191A1A191A1A1B1E9CFDFDFEFDFDFEFEFFFFFF",
      INIT_56 => X"FFFFFFFFFFFEFCFBA91E191A1A1A1A1A1A1A1A1925CEFCFDFDFEFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFEFDC7281B1A1A1A1A1A191B1C1A1984FCFDFFFEFEFEFEFFFFFF",
      INIT_58 => X"FFFFFFFFFFFEFDF7711C1A19191A1A1A1A1A1A1A45E5FCFEFEFEFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFEFEDC381B1C191A1A1A1A191B1C1962F4FDFEFEFEFEFEFFFFFF",
      INIT_5A => X"FEFEFEFEFFFEFDE03A1A1A1A1A1A191A191A1A1B7DF6FCFEFEFEFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFEFEF34B1A1B1A191A1A191A1A1C1A32D5FCFEFEFEFEFEFFFEFE",
      INIT_5C => X"FEFEFEFEFEFEFA951E1A1A1A1A1A1A1C1A1B1B28BBFCFEFEFEFEFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFEFDFA801E1A1A1A1A1A1A19191A1A1C85F8FDFDFEFDFDFEFEFE",
      INIT_5E => X"FEFDFEFEFDFDCE311A1B1A1A1A1A191B1A1C1B45ECFDFDFEFDFEFEFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFEFEFCC5251A1A1A1A1A1A1A1A19191A30C9FCFCFEFEFDFEFEFE",
      INIT_60 => X"FEFDFDFDFCDF521D1B1A1A1A1A1A1B1B191A1C9EFBFDFEFEFEFEFEFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFEFDEC531A19191A1A1A1A1A1919191A4EDAFCFEFDFEFEFEFD",
      INIT_62 => X"FEFEFDFAC7511D1D1C1A191A1A1A1A1A1C1A42DFFDFEFEFEFEFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFEFEFC9D201A191A1A1A1A1A1A19191A1C54D2FAFDFDFEFDFD",
      INIT_64 => X"FCF6D28B2D1B1B1C1B1A1A1A1A1A1A1B1A219FFAFDFEFFFEFEFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFEFEFEFDE94C1B1A1A1A1A1A1A1A1A1A1B1C1C3797DEF8FBFCFC",
      INIT_66 => X"864E301A1B1A191A191A1A1B1A1B1B1A1B5AEDFBFDFEFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFEFDFDFDFCBD271D1B1A1A1A191A1A191A1A1B191C365E8EA49D",
      INIT_68 => X"1D1A1A191A191A1A1A1A1A1B1B1B1B1B3DD1FCFDFEFFFEFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFEFEFDFDFDF782201A1C1A1A19191A1A1A1A191A181A1A1D1E1E",
      INIT_6A => X"1B1A1B1A1B191A1A19191A1C1A1C1A2BB3FAFDFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFEFEFEFDFEFDE8631C1B1A1A191A1A1A1B1B1A19191A1B1B1B1B",
      INIT_6C => X"1B19191A1B1A1A1A19191A1A1B1A2CA7F9FDFDFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFEFEFEFEFEFDFCE7631B1A1A1A1A1A1A1B1B1A19191A1B1B1A1A",
      INIT_6E => X"1A1B1A1A1B1A191A1A1A1B1B1A2EA4F7FDFEFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFEFEFFFEFEFDFEFCE766201A1A1A1A1A1A1A1A19191A1B1D1B1A",
      INIT_70 => X"1B1A1A1C1A1A1A1A1A1B1A1A47BDF5FBFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFEFDFDFCF9EA8D2A1A1A1B1A1A1A1A191A1A1A1A1A1A",
      INIT_72 => X"1A1B1B1A1B1A1A1A1B1B2F85E5FDFDFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFDFDFDFBC85D251A1C1A1B1A1A1A1A1B1A191A",
      INIT_74 => X"1A1A1B1B1B1B1D20377BD0F6FDFDFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFDFDFDF0B363281E1C1A1B1B191A1A1B1A",
      INIT_76 => X"1A191A1B2B3E61A7DBF9FDFDFDFDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFDFDF1CC874F3521191A1A1A1A1A",
      INIT_78 => X"6E8898ACCBE7FAFCFDFDFDFDFDFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFDFDFCFBF5D7B89C88726B6C6B",
      INIT_7A => X"F3FAFDFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFEFDFDFDFCF9F3F2F2F2",
      INIT_7C => X"FDFDFEFEFEFEFEFEFEFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFDFDFDFDFD",
      INIT_7E => X"FEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_6_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_6_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_6_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \ROM_6_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFF490C3FFFFFFFFFFFDFFA3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFC2472F0F1EFFFFFFA5420032FEFFFFFFF82B0D3BFFFFFFFFFA23D9CFFFFFF",
      INITP_02 => X"FFA2240B80103FFFFFFA434550013FFFFFFE4507682AFFFFFFF8D000602CFFFF",
      INITP_03 => X"FFA2348FC6166FFFFF08349FD02C4FFFFE22686050225FFFFE14792F00007FFF",
      INITP_04 => X"FF601AFFFC8C28FFFF4016FFF920A1FFFFA005FFF7805FFFFFA0063FCF0EB7FF",
      INITP_05 => X"FFFDE9D83F884DFFFFF9F05D0EB809FFFFE7EFFF99F423FFFF8002FFFD0D0BFF",
      INITP_06 => X"FFE7800E12D8E0FFFFF05110678808FFFFF6A1200F68C3FFFFF02582BC3919FF",
      INITP_07 => X"FF81EB28200002FFFF9C00707800007FFF34407472B8047FFF0D0000A09806FF",
      INITP_08 => X"FEE41C39F10000FFFE6C0019D620327FFFE40DAC183022FFFFA70C37D020037F",
      INITP_09 => X"FE040CFFFA6462FFFE80027FFC64027FFE0C043FFDD806FFFE445E7FF09A1AFF",
      INITP_0A => X"FEC0A8FFFCA0187FFE84809FFC8185FFFECC04FFFC80C3FFFE98047FFC0106FF",
      INITP_0B => X"FF001A37B302517FFEA06627FE011BFFFFA492FFFC028DFFFF585CFFFCD80DFF",
      INITP_0C => X"FE08246CA2802FFFFF840094680047FFFF940C64D9A087FFFF0C1DAE8600ABFF",
      INITP_0D => X"FFE8806402025FFFFFE4006060C31FFFFFA6206004D4DFFFFF1930A794001FFF",
      INITP_0E => X"FFFFC2E04183FFFFFFFC1A100251FFFFFFF8B4020001FFFFFFE280401006FFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFD05FFFFFFFFFFFE3720E07FFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFF7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"7F7F7F7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7F7FFFFFFF7F7FFF",
      INIT_04 => X"7FFE7FFEFEFE7F7F7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7FFE7F7F7F7F7F7F7F7F7F",
      INIT_06 => X"7DFDFEFEFEFE7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7FFE7FFEFE7FFE7EFDFCFCFC7C",
      INIT_08 => X"47CE5E69F57DFEFE7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFF7FFE7FFEFE7EFB72685C4DC5B5373637",
      INIT_0A => X"8F8F90952A3EDD77FDFE7F7F7FFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7FFE7E7CF25237A493108F0F8E0E8E8E",
      INIT_0C => X"0E0E0E0E0E0E93A1CCF0FDFE7FFFFFFFFF7F7FFE7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFE7FFE7E7D68BF1C110E0E0E0E8D0E0E8E0E0E",
      INIT_0E => X"8D8D8D8D0E8E0E8E8F23D1F7FEFEFE7FFF7F7FFE7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFF7F7F7FFEFE74C61B0E8E0F0E0E0E8D8D8D0E0E8D0E",
      INIT_10 => X"0E8D8D0E0E8E0E0E0E0E91326BFDFEFEFF7F7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE7EE4A98F0E8D0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_12 => X"0E8D8D0E8D8E0E0E0E0E8D0E9FE0FDFE7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFF7F7F7FFFFF7F7FFD5F9A0E0F0E0E0E0F8E8D0E0E0E0E0E8D8D8D",
      INIT_14 => X"0E8D0E8D0E0E0E8E8E8E8E8E8E9ADE7DFEFE7F7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFF7F7F7FFFFF7FFD5E1B8E0E8F0E0E8E0E8D8D0E8D0E0E0E8D0E8D",
      INIT_16 => X"8D0E0E8E0E0E8E0E0E0E8E8D8E0E9A60FEFE7F7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFF7F7FFE7FFE6A208D0E0E0E8D0E0E8D0E0E0E8E0E0E8D0E8D8D",
      INIT_18 => X"20928E0E8E8E8E0E8E0E0E0E0E0E0E1EEAFD7F7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFEFEFEFE79308F8E8E0E8D8D8D8D0E8E0F8E8E0F18A5A929A7",
      INIT_1A => X"F0D9B0938E0E0E8E8E0E8D0E0E0E8D0E3075FE7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFE7EFEFD56908E0F8E8E8D8D0E8D0E0E0E8E99C1E4787C7CFA",
      INIT_1C => X"7F7F78591C100E8E0E8E8D0E8D8D0E0E90C9FC7E7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFF7FFE7EF6268D8E8E8E8E0E8D8D0E8D8E0E27E67C7F7F7F7F7F",
      INIT_1E => X"7F7F7E7EE6218F0E8E8E0E8D0E8D8D0E0E19E9FE7FFFFF7F7FFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFF7F7FFE59140E8E0F8E8E0E8D8D0E8D0E2A71FEFEFE7FFFFFFF",
      INIT_20 => X"7F7FFEFEFDE39B0F0E0E0E0E8D8D8D0E0F0EB77BFEFF7F7F7FFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFF7F7F7CBB0E0E8E0E8E8E0E0E0E8E8D1BE6FEFE7F7F7FFFFFFF",
      INIT_22 => X"FF7F7F7FFEFDD18F0F8E0E0E0E0E0E0E0E0F94E57F7F7F7F7FFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFF7F7F74A30E0E0E0E0E0E0E0E0E0E8F467D7F7F7FFFFFFFFFFF",
      INIT_24 => X"FF7F7F7F7FFE78AD8E0E8D0E0E0E0E8E0F8E0FB87CFEFE7F7FFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFF7FFE6B9490101010101010108F9099EBFE7F7F7FFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFF7F7E5A930E0E0E8D8D0E0E0E0E0F1CEDFEFEFE7F7FFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFF7FFE714B4CCCCCCC4C4C4C4CCBCBD6F97E7F7FFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFF7FFE77A68E0E0E8D8D0E0F0E0E8E104F7E7F7F7F7FFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFF7F7FFEFE7EFEFEFEFEFEFE7E7EFEFE7FFE7F7FFFFFFFFFFFFF",
      INIT_2A => X"7FFEFE7F7FFEFE7DC98F8D8D0E8D0E8E8E8E8D0E32787F7F7F7FFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFF7F7F7F7F7FFEFE7F7F7F7F7F7FFE7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_2C => X"7EFEFEFE7F7F7FFEE5948D8D8D0E0E0E0E0E0E0E19EEFE7F7FFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFF7F7F7FFFFF7F7FFEFE7F7F7F7F7FFEFEFE7E7EFD7A79797B7EFD",
      INIT_2E => X"566CF7FD7F7F7F7FF3260E0E8D0E0E0E0E8D0E0E915BFE7F7FFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFF7F7F7FFE7F7F7F7FFEFDF8EE57C1B5AEAD2DB036C0",
      INIT_30 => X"1194A347EB7DFEFEFCB68D8D8D0E0E8D0E0E0E8D0FBEFE7F7FFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFF7FFEFEFEFE7EFEFBE6CAA794110F0E8E0E0E0E8D0E",
      INIT_32 => X"0E0E0E8E9DC371FDFE498F0E8D0E0E0E8D8D0E0E0EAE7D7F7FFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFF7FFE7F7F7E7B66351A8E0E8E0F0E8E0F0E0E0E0E0E",
      INIT_34 => X"0E8D8D0E0E0FA5E1FDD8120E8D0E0E0E0E0E0E0E8D24F4FE7FFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFF7F7F7F7F7FFEFE7EF2C0170E8D0E8E0E8D0E0E0E8D0E0E8E0E",
      INIT_36 => X"0E0E0E8D0E0E8D9857E7148D8D0E0E0E8D8D8D0E0E1C6CFE7FFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFF7F7F7F7F7FFEFE7DE1A30F0E0E0E0E0E0E0E0E0E0E0E8D8D8D0E",
      INIT_38 => X"8D0E8D0E0E8E8E8E174A948D8D0E0E0E0E0E0E0E0E93637E7F7F7FFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFF7F7FFEFE7E7EFD599A0F8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3A => X"0E8D8D8D0E8E8F8E8D940F8D8D0E0E0E0E0E0E0E8E0F5AFEFE7F7FFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFF7FFEFE7FFD5A178E8E0E8D0E0E0E0E0E0E0E8D8D8D0E8D0E0E",
      INIT_3C => X"8E8D8D8D8D0E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E8E5AFEFE7FFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFF7F7FFEFEEB9D8D0E8E0E0E0E0E0E0E0E0E0E8D8D8D0E8E0E0E",
      INIT_3E => X"38A0978E0E8E0E8E8E0E0E0E0E0E0E0E0E0E0E0E8E8ED17E7FFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFF7F7FFEF8B40E0E0E8D8D8D8D0E8D0E8D8D0E0E0F18A5B8BC3C",
      INIT_40 => X"7B77E6BF1A8E0E8E0E0E8D0E0E0E0E0E0E0E0E0E0E0E4DFDFEFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFF7F7F7ED7140E8D8D8D0E0E0E0E8D8D8E0E0E1AC1E9787B7BFB",
      INIT_42 => X"FEFEFE7D69AC100E0E8E8D8D0E0E0E0E0E0E8D0E8E0E4F7E7FFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFF7F7F7F772D0E0E8D0E0E0E0E8E0E8D8D0E0F29667DFE7F7FFE7E",
      INIT_44 => X"7F7FFE7F7EF3AF0E8E8E8D0E0E0E0E0E0E0E8D8D0E8E57FEFEFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFEFEE3930E8D8D0E0E0E0E0E0E0E0E0EA6EE7EFE7F7FFEFE7F",
      INIT_46 => X"7F7F7F7FFEFE6E1F0E0E0E0E0E0E0E0E0E0E0E0E8E8E5AFE7FFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFF7FFEFDC18F0E0E8D0E0E0E0E0E8D8D8D16E07EFE7F7F7FFEFE7F",
      INIT_48 => X"7F7FFF7FFEFE7E54910E0E8D8D0E8D0E0E0E0E8D8D8E5BFE7FFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFF7FFE7A270E0E0E8D0E0E0E8D0E8D0F0F41FCFE7F7F7F7F7F7F7F",
      INIT_4A => X"FFFFFFFFFF7FFEF3218D0E8D8D0E0E0E0E0E0E0E8E93E3FE7FFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFF7FFEEE1E0E0E8D8D0E0E0E0E8E8E0E17687EFEFE7F7F7FFFFFFF",
      INIT_4C => X"FFFFFFFFFF7FFE7CBC0F8D0E0E8D0E0E0E0E0E0E8E98E9FEFEFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFF7FFE63948E8E0E0E0E0E0E0E0E0E0E2C77FEFE7F7FFFFFFFFFFF",
      INIT_4E => X"FFFFFFFF7FFE7F7ED48F8D0E0E8D0E0E0E8D8D0E0EA273FE7FFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFF7FFE5A908E0E0E8D0E0E0E0E8E8E8D3D7EFE7F7F7FFFFFFFFFFF",
      INIT_50 => X"FFFFFFFF7F7FFEFE62100E0E0E0E0E8D0E0E0E0E0E2B7BFE7FFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFF7FFE550E8E8D8D0E0E0E0E0E0E8E904DFEFEFE7F7F7F7FFFFFFF",
      INIT_52 => X"FFFFFFFFFF7FFE7E63900E8E0E0E0E0E8D8D0E0E8E367F7F7FFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFF7FFED58D0E8E8D8D0E0E0E0E8E0E10CFFEFE7F7F7F7F7FFFFFFF",
      INIT_54 => X"FFFFFFFFFF7FFEFEE1908E0E0E0E0E8D8D0E0E0E104FFE7F7FFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFF7FFEDB908E0E0E8D0E0E8D0E0E8E10CEFEFE7FFEFE7F7FFFFFFF",
      INIT_56 => X"FFFFFFFFFF7F7E7ED5108D0E0E0E0E0E0E0E0E8D9368FEFEFE7FFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFF7FFEE3158E0E0E0E0E0E8D8E0F0E8DC27EFEFF7F7F7F7FFFFFFF",
      INIT_58 => X"FFFFFFFFFF7FFE7CB90F0E8D8D0E0E0E0E0E0E0EA3F3FE7F7F7FFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFF7F7F6E1D8E0F8D0E0E0E0E8D8E0F8DB17AFE7F7F7F7F7FFFFFFF",
      INIT_5A => X"7F7F7F7FFF7FFEF01E0E0E0E0E0E8D0E8D0E0E8E3FFBFE7F7F7FFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFF7F7FF9268D8E0E8D0E0E8D0E0E0F0E1A6B7E7F7F7F7F7FFF7F7F",
      INIT_5C => X"7F7F7F7F7F7F7DCA100E0E0E0E0E0E0F0E8E8E15DD7E7F7F7F7FFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFF7FFE7D400F0E0E0E0E0E0E8D8D0E0E0FC37CFEFE7FFEFE7F7F7F",
      INIT_5E => X"7FFE7F7FFEFE67190E8E0E0E0E0E8D8E0E0F8EA376FEFE7FFE7F7FFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFF7F7F7EE2920E0E0E0E0E0E0E0E8D8D0E19E47E7E7F7FFE7F7F7F",
      INIT_60 => X"7FFEFEFE7EEF298E8E0E0E0E0E0E8E8E8D0E0F50FDFE7F7F7F7F7FFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFF7FFE762A0E8D8D0E0E0E0E0E8D8D8D0EA76D7E7FFE7F7F7FFE",
      INIT_62 => X"7F7FFE7DE3A88E0F0F0E8D0E0E0E0E0E0F0E22F0FE7F7F7F7FFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFF7F7F7ECE110E8D0E0E0E0E0E0E8D8D0E0E2A697DFEFE7FFEFE",
      INIT_64 => X"7EFBE9C6170E0E8E8E0E0E0E0E0E0E8E0E91D07EFE7FFF7F7FFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFF7F7F7FFEF4A60E8D0E0E0E0E0E0E0E0E8E8E0F1C4CEF7CFD7E7E",
      INIT_66 => X"4328190E8E0E8D0E8D0E0E8E0E8E8E0E8E2EF7FE7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFF7FFEFEFE7EDE938E8E0E0E0E8D0E0E8D0E0E8E8D0F1C2F4752CE",
      INIT_68 => X"8F0E0E8D0E8D0E0E0E0E0E8E8E8E8E0E9EE87E7F7FFF7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFF7F7FFEFEFEFB41100E0F0E0E8D8D0E0E0E0E8D0E0D0E0E0F8F8F",
      INIT_6A => X"8E0E8E0E8E8D0E0E8D8D0E0F0E0F0E16D97DFE7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFF7F7F7FFE7FFE74B10F8E0E0E8D0E0E0E8E8E0E8D8D0E8E8E8E8E",
      INIT_6C => X"8E8D8D0E8E0E0E0E8D8D0E0E8E0E17D3FCFEFE7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFF7F7F7F7F7FFE7EF3B28E0E0E0E0E0E0E8E8E0E8D8D0E8E8E0E0E",
      INIT_6E => X"0E8E0E0E8E0E8D0E0E0E8E8E0E18537CFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFF7F7FFF7F7FFE7FFEF434110E0E0E0E0E0E0E0E8D8D0E8E8F8E0E",
      INIT_70 => X"8E0E0E0F0E0E0E0E0E8E0E0EA4DFFB7E7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFF7FFEFE7EFD76C7160E0E8E0E0E0E0E8D0E0E0E0E0E0E",
      INIT_72 => X"0E8E8E0E8E0E0E0E8E8E18C2F2FEFE7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFF7F7FFEFEFEFD642F930E0F0E8E0E0E0E0E8E0E8D0E",
      INIT_74 => X"0E0E8E8E8E0E0F901CBD687BFEFEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFF7F7F7FFEFEFEFE78D9B1148F8E0E8E8E8D0E0E8E0E",
      INIT_76 => X"0E8D0E8E9620B0D3EDFCFEFEFEFE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7FFEFEF866C3A89B918D0E0E0E0E0E",
      INIT_78 => X"38444C56E5F37D7EFEFEFEFEFE7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7FFEFE7EFD7BEC5D4F453AB637B6",
      INIT_7A => X"FA7DFE7F7F7F7F7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7F7F7F7F7F7FFE7DFA7A7A7A",
      INIT_7C => X"FEFE7F7F7F7F7F7F7FFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7FFEFEFEFEFE",
      INIT_7E => X"7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_6_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_6_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_6_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \ROM_6_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_06 => X"3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3E3E",
      INIT_08 => X"23272F343A3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_09 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D39342E26221A1B1B1B",
      INIT_0A => X"0707080A151F2E3B3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E39291B120908070707070707",
      INIT_0C => X"070707070707091026383E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E341F0E0807070707060707070707",
      INIT_0E => X"06060606070707070711283B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3A230D07070707070706060607070607",
      INIT_10 => X"070606070707070707070819353E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_11 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3214070706070707070707070707070707",
      INIT_12 => X"0706060706070707070706070F303E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_13 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3E2F0D07070707070707060707070707060606",
      INIT_14 => X"070607060707070707070707070D2F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_15 => X"3F3F3F3F3F3F3F3F3F3F3F3F3E2F0D0707070707070706060706070707060706",
      INIT_16 => X"06070707070707070707070607070D303F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_17 => X"3F3F3F3F3F3F3F3F3F3F3F3F3510060707070607070607070707070706070606",
      INIT_18 => X"1009070707070707070707070707070F353E3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_19 => X"3F3F3F3F3F3F3F3F3F3F3F3C1807070707060606060707070707070C12141413",
      INIT_1A => X"382C1809070707070707060707070607183A3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1B => X"3F3F3F3F3F3F3F3F3F3F3E2B080707070706060706070707070C20323C3E3E3D",
      INIT_1C => X"3F3F3C2C0E080707070706070606070708243E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1D => X"3F3F3F3F3F3F3F3F3F3F3B1306070707070706060706070713333E3F3F3F3F3F",
      INIT_1E => X"3F3F3F3F331007070707070607060607070C343F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1F => X"3F3F3F3F3F3F3F3F3F3F2C0A070707070707060607060715383F3F3F3F3F3F3F",
      INIT_20 => X"3F3F3F3F3E310D07070707070606060707071B3D3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_21 => X"3F3F3F3F3F3F3F3F3F3E1D07070707070707070707060D333F3F3F3F3F3F3F3F",
      INIT_22 => X"3F3F3F3F3F3E2807070707070707070707070A323F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_23 => X"3F3F3F3F3F3F3F3F3F3A110707070707070707070707233E3F3F3F3F3F3F3F3F",
      INIT_24 => X"3F3F3F3F3F3F3C1607070607070707070707071C3E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_25 => X"3F3F3F3F3F3F3F3F3F350A080808080808080807080C353F3F3F3F3F3F3F3F3F",
      INIT_26 => X"3F3F3F3F3F3F3F2D09070707060607070707070E363F3F3F3F3F3F3F3F3F3F3F",
      INIT_27 => X"3F3F3F3F3F3F3F3F3F3825262626262626262625252B3C3F3F3F3F3F3F3F3F3F",
      INIT_28 => X"3F3F3F3F3F3F3F3B130707070606070707070708273F3F3F3F3F3F3F3F3F3F3F",
      INIT_29 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2A => X"3F3F3F3F3F3F3F3E240706060706070707070607193C3F3F3F3F3F3F3F3F3F3F",
      INIT_2B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2C => X"3F3F3F3F3F3F3F3F320A060606070707070707070C373F3F3F3F3F3F3F3F3F3F",
      INIT_2D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3D3C3C3D3F3E",
      INIT_2E => X"2B363B3E3F3F3F3F391307070607070707060707082D3F3F3F3F3F3F3F3F3F3F",
      INIT_2F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3C372B201A171616181B20",
      INIT_30 => X"080A1123353E3F3F3E1B06060607070607070706071F3F3F3F3F3F3F3F3F3F3F",
      INIT_31 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3325130A080707070707070607",
      INIT_32 => X"070707070E21383E3F240707060707070606070707173E3F3F3F3F3F3F3F3F3F",
      INIT_33 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D331A0D070707070707070707070707",
      INIT_34 => X"07060607070712303E2C0907060707070707070706123A3F3F3F3F3F3F3F3F3F",
      INIT_35 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F39200B0706070707060707070607070707",
      INIT_36 => X"070707060707060C2B330A060607070706060607070E363F3F3F3F3F3F3F3F3F",
      INIT_37 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3E301107070707070707070707070706060607",
      INIT_38 => X"06070607070707070B250A0606070707070707070709313F3F3F3F3F3F3F3F3F",
      INIT_39 => X"3F3F3F3F3F3F3F3F3F3F3F3F3E2C0D0707070707070707070707070707070707",
      INIT_3A => X"0706060607070707060A0706060707070707070707072D3F3F3F3F3F3F3F3F3F",
      INIT_3B => X"3F3F3F3F3F3F3F3F3F3F3F3E2D0B070707060707070707070706060607060707",
      INIT_3C => X"070606060607070707070707070707070707070707072D3F3F3F3F3F3F3F3F3F",
      INIT_3D => X"3F3F3F3F3F3F3F3F3F3F3F350E06070707070707070707070706060607070707",
      INIT_3E => X"1C100B07070707070707070707070707070707070707283F3F3F3F3F3F3F3F3F",
      INIT_3F => X"3F3F3F3F3F3F3F3F3F3F3C1A0707070606060607060706060707070C121C1E1E",
      INIT_40 => X"3D3B331F0D0707070707060707070707070707070707263E3F3F3F3F3F3F3F3F",
      INIT_41 => X"3F3F3F3F3F3F3F3F3F3F2B0A070606060707070706060707070D20343C3D3D3D",
      INIT_42 => X"3F3F3F3E341608070707060607070707070706070707273F3F3F3F3F3F3F3F3F",
      INIT_43 => X"3F3F3F3F3F3F3F3F3F3B160707060707070707070606070714333E3F3F3F3F3F",
      INIT_44 => X"3F3F3F3F3F39170707070607070707070707060607072B3F3F3F3F3F3F3F3F3F",
      INIT_45 => X"3F3F3F3F3F3F3F3F3F310907060607070707070707070713373F3F3F3F3F3F3F",
      INIT_46 => X"3F3F3F3F3F3F370F07070707070707070707070707072D3F3F3F3F3F3F3F3F3F",
      INIT_47 => X"3F3F3F3F3F3F3F3F3E200707070607070707070606060B303F3F3F3F3F3F3F3F",
      INIT_48 => X"3F3F3F3F3F3F3F2A08070706060706070707070606072D3F3F3F3F3F3F3F3F3F",
      INIT_49 => X"3F3F3F3F3F3F3F3F3D13070707060707070607060707203E3F3F3F3F3F3F3F3F",
      INIT_4A => X"3F3F3F3F3F3F3F391006070606070707070707070709313F3F3F3F3F3F3F3F3F",
      INIT_4B => X"3F3F3F3F3F3F3F3F370F07070606070707070707070B343F3F3F3F3F3F3F3F3F",
      INIT_4C => X"3F3F3F3F3F3F3F3E1E0706070706070707070707070C343F3F3F3F3F3F3F3F3F",
      INIT_4D => X"3F3F3F3F3F3F3F3F310A0707070707070707070707163B3F3F3F3F3F3F3F3F3F",
      INIT_4E => X"3F3F3F3F3F3F3F3F2A07060707060707070606070711393F3F3F3F3F3F3F3F3F",
      INIT_4F => X"3F3F3F3F3F3F3F3F2D0807070706070707070707061E3F3F3F3F3F3F3F3F3F3F",
      INIT_50 => X"3F3F3F3F3F3F3F3F31080707070707060707070707153D3F3F3F3F3F3F3F3F3F",
      INIT_51 => X"3F3F3F3F3F3F3F3F2A070706060707070707070708263F3F3F3F3F3F3F3F3F3F",
      INIT_52 => X"3F3F3F3F3F3F3F3F310807070707070706060707071B3F3F3F3F3F3F3F3F3F3F",
      INIT_53 => X"3F3F3F3F3F3F3F3F2A060707060607070707070708273F3F3F3F3F3F3F3F3F3F",
      INIT_54 => X"3F3F3F3F3F3F3F3F30080707070707060607070708273F3F3F3F3F3F3F3F3F3F",
      INIT_55 => X"3F3F3F3F3F3F3F3F2D080707070607070607070708273F3F3F3F3F3F3F3F3F3F",
      INIT_56 => X"3F3F3F3F3F3F3F3F2A080607070707070707070609343F3F3F3F3F3F3F3F3F3F",
      INIT_57 => X"3F3F3F3F3F3F3F3F310A0707070707070607070706213F3F3F3F3F3F3F3F3F3F",
      INIT_58 => X"3F3F3F3F3F3F3F3E1C070706060707070707070711393F3F3F3F3F3F3F3F3F3F",
      INIT_59 => X"3F3F3F3F3F3F3F3F370E0707060707070706070706183D3F3F3F3F3F3F3F3F3F",
      INIT_5A => X"3F3F3F3F3F3F3F380F07070707070607060707071F3D3F3F3F3F3F3F3F3F3F3F",
      INIT_5B => X"3F3F3F3F3F3F3F3F3C1306070706070706070707070D353F3F3F3F3F3F3F3F3F",
      INIT_5C => X"3F3F3F3F3F3F3E2508070707070707070707070A2E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5D => X"3F3F3F3F3F3F3F3F3E20070707070707070606070707213E3F3F3F3F3F3F3F3F",
      INIT_5E => X"3F3F3F3F3F3F330C0707070707070607070707113B3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5F => X"3F3F3F3F3F3F3F3F3F310907070707070707070606070C323F3F3F3F3F3F3F3F",
      INIT_60 => X"3F3F3F3F3F3714070707070707070707060707283E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_61 => X"3F3F3F3F3F3F3F3F3F3B1507060607070707070606060713363F3F3F3F3F3F3F",
      INIT_62 => X"3F3F3F3E311407070707060707070707070711383F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_63 => X"3F3F3F3F3F3F3F3F3F3F270807060707070707070606070715343E3F3F3F3F3F",
      INIT_64 => X"3F3D34230B07070707070707070707070708283F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_65 => X"3F3F3F3F3F3F3F3F3F3F3A13070607070707070707070707070E26373E3E3F3F",
      INIT_66 => X"21140C0707070607060707070707070707173B3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_67 => X"3F3F3F3F3F3F3F3F3F3F3F2F0907070707070607070607070706070E17232927",
      INIT_68 => X"070707060706070707070707070707070F343F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_69 => X"3F3F3F3F3F3F3F3F3F3F3F3D2008070707070606070707070607060707070707",
      INIT_6A => X"0707070707060707060607070707070B2C3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6B => X"3F3F3F3F3F3F3F3F3F3F3F3F3A18070707070607070707070706060707070707",
      INIT_6C => X"07060607070707070606070707070B293E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F39190707070707070707070706060707070707",
      INIT_6E => X"070707070707060707070707070C293E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3A1A08070707070707070706060707070707",
      INIT_70 => X"070707070707070707070707122F3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_71 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3B230B0707070707070706070707070707",
      INIT_72 => X"070707070707070707070C21393F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_73 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E321709070707070707070707070607",
      INIT_74 => X"07070707070707080E1E343D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_75 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3C2C180A07070707070607070707",
      INIT_76 => X"070607070B101829363E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_77 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3C3321140D08060707070707",
      INIT_78 => X"1C22262B32393E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3D362E27221D1B1B1B",
      INIT_7A => X"3D3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3D3D3D3D",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_6_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_6_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end ROM_6_blk_mem_gen_prim_width;

architecture STRUCTURE of ROM_6_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.ROM_6_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_6_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_6_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ROM_6_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ROM_6_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\ROM_6_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_6_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_6_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \ROM_6_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \ROM_6_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\ROM_6_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(5 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_6_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_6_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end ROM_6_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ROM_6_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.ROM_6_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\ROM_6_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(17 downto 9),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\ROM_6_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(23 downto 18),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_6_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_6_blk_mem_gen_top : entity is "blk_mem_gen_top";
end ROM_6_blk_mem_gen_top;

architecture STRUCTURE of ROM_6_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ROM_6_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_6_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_6_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end ROM_6_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of ROM_6_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ROM_6_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_6_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of ROM_6_blk_mem_gen_v8_4_2 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of ROM_6_blk_mem_gen_v8_4_2 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ROM_6_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of ROM_6_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of ROM_6_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of ROM_6_blk_mem_gen_v8_4_2 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of ROM_6_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of ROM_6_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of ROM_6_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of ROM_6_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     6.979199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of ROM_6_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of ROM_6_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of ROM_6_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of ROM_6_blk_mem_gen_v8_4_2 : entity is "ROM_6.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of ROM_6_blk_mem_gen_v8_4_2 : entity is "ROM_6.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of ROM_6_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of ROM_6_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of ROM_6_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of ROM_6_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of ROM_6_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of ROM_6_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of ROM_6_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of ROM_6_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of ROM_6_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of ROM_6_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of ROM_6_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_6_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_6_blk_mem_gen_v8_4_2 : entity is "yes";
end ROM_6_blk_mem_gen_v8_4_2;

architecture STRUCTURE of ROM_6_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.ROM_6_blk_mem_gen_v8_4_2_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_6 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ROM_6 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_6 : entity is "ROM_6,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_6 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_6 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end ROM_6;

architecture STRUCTURE of ROM_6 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.979199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_6.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_6.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.ROM_6_blk_mem_gen_v8_4_2
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => B"000000000000000000000000",
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => NLW_U0_doutb_UNCONNECTED(23 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
