- status: 0 - openlane design prep
  runtime_s: 1.9
  runtime_ts: 0h0m1s901ms
- status: 1 - synthesis - yosys
  runtime_s: 29.11
  runtime_ts: 0h0m29s106ms
- status: 2 - sta - openroad
  runtime_s: 3.05
  runtime_ts: 0h0m3s45ms
- status: 3 - sta - openroad
  runtime_s: 2.8
  runtime_ts: 0h0m2s798ms
- status: 4 - floorplan initialization - openroad
  runtime_s: 1.31
  runtime_ts: 0h0m1s310ms
- status: 5 - ioplace - openroad
  runtime_s: 0.42
  runtime_ts: 0h0m0s424ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 0.58
  runtime_ts: 0h0m0s580ms
- status: 7 - pdn generation - openroad
  runtime_s: 4.23
  runtime_ts: 0h0m4s227ms
- status: 8 - random global placement - openlane
  runtime_s: 1.32
  runtime_ts: 0h0m1s324ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 13.46
  runtime_ts: 0h0m13s457ms
- status: 10 - write verilog - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s564ms
- status: 11 - detailed placement - openroad
  runtime_s: 1.08
  runtime_ts: 0h0m1s78ms
