INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/Mux2to1/Mux2to1_GateLevel/Mux2to1_GateLevel.srcs/sources_1/new/Mux2to1_GateLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_GateLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/Mux2to1/Mux2to1_GateLevel/Mux2to1_GateLevel.srcs/sources_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
