---------- Begin Simulation Statistics ----------
simSeconds                                   0.002796                       # Number of seconds simulated (Second)
simTicks                                   2796304500                       # Number of ticks simulated (Tick)
finalTick                                4789997518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.98                       # Real time elapsed on the host (Second)
hostTickRate                               2856473620                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1265416                       # Number of bytes of host memory used (Byte)
simInsts                                    254636984                       # Number of instructions simulated (Count)
simOps                                      655624862                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                260105577                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  669703274                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           303                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         5601382                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                             10.532814                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.094941                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts              531803                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               1027458                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                10.532814                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.094941                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              3415                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          1003718                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          149079                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          99919                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         1778      0.17%      0.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       771088     75.05%     75.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult         2829      0.28%     75.50% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          337      0.03%     75.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd           74      0.01%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           52      0.01%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          210      0.02%     75.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     75.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          838      0.08%     75.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1290      0.13%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift           26      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       148534     14.46%     90.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        99915      9.72%     99.95% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead          483      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            4      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      1027458                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       108242                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        92651                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl        15110                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        72769                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl        35379                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall        12808                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn        12800                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data       230419                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total           230419                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data       232123                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total          232123                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         7618                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           7618                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         8458                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          8458                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data       238037                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total       238037                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data       240581                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total       240581                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.032003                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.032003                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.035157                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.035157                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks         3603                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total             3603                       # number of writebacks (Count)
system.cpu0.dcache.replacements                  5991                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data         3061                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total         3061                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data          857                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          857                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data         3918                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         3918                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.218734                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.218734                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data         3918                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         3918                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data         3918                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         3918                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data       138276                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total         138276                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data         4002                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total         4002                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data       142278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total       142278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.028128                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.028128                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data         1704                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total         1704                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data          840                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total          840                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data         2544                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total         2544                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.330189                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.330189                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data        92143                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total         92143                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data         3616                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         3616                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data        95759                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        95759                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.037761                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.037761                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          421.369220                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              238326                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              8066                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             29.546987                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   421.369220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.822987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.822987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          402                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          391                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.785156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           1001624                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          1001624                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::cpu0.mmu.dtb.walker          139                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total          139                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::cpu0.mmu.dtb.walker          139                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total          139                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker          266                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total          266                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker          266                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total          266                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker          405                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total          405                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker          405                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total          405                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker     0.656790                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.656790                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker     0.656790                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.656790                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total            4                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.replacements          207                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::cpu0.mmu.dtb.walker          139                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total          139                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker          266                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total          266                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker          405                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total          405                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.656790                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.656790                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    12.445249                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs          418                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs          265                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.577358                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker    12.445249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.777828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.777828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses         1076                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses         1076                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns        25608                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 4408959.930390                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 1192422.069610                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.212880                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.787120                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        248998                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses         3415                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads          5888                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         2624                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      1003718                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads      1340478                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       727143                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           248998                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       449478                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites         7910                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts               531803                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                1027458                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.094941                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            108242                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.019324                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst       701031                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total           701031                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst       701031                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total          701031                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2429                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2429                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2429                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2429                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst       703460                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total       703460                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst       703460                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total       703460                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003453                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003453                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003453                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003453                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2429                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2429                       # number of writebacks (Count)
system.cpu0.icache.replacements                  2429                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst       701031                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total         701031                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2429                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2429                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst       703460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total       703460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003453                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003453                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              443581                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2429                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            182.618773                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         1990                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           57                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          11257789                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         11257789                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::cpu0.mmu.itb.walker          220                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total          220                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::cpu0.mmu.itb.walker          220                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total          220                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::cpu0.mmu.itb.walker          406                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total          406                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::cpu0.mmu.itb.walker          406                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total          406                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandAccesses::cpu0.mmu.itb.walker          626                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total          626                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::cpu0.mmu.itb.walker          626                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total          626                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::cpu0.mmu.itb.walker     0.648562                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.648562                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::cpu0.mmu.itb.walker     0.648562                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.648562                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements          339                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::cpu0.mmu.itb.walker          220                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total          220                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::cpu0.mmu.itb.walker          406                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total          406                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::cpu0.mmu.itb.walker          626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total          626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.648562                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.648562                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse    11.379989                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs          600                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs          405                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.481481                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker    11.379989                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.711249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.711249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         1658                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         1658                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                 148814                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  99810                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       61                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       41                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 703500                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      157                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions            169                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           80                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 27512840.800000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 120983522.691261                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       540000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   1057976500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           80                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    800777736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   2201027264                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                         6225062                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              4.304841                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.232297                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts             1446061                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps               2736355                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 4.304841                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.232297                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              6777                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          2681132                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts          391200                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         229672                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        11741      0.43%      0.43% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      2093077     76.49%     76.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult         2173      0.08%     77.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv         4504      0.16%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            1      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu         1324      0.05%     77.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt         1370      0.05%     77.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc         1377      0.05%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            1      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     77.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       389741     14.24%     91.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       229669      8.39%     99.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         1371      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            3      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total      2736355                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       296468                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       259954                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl        35957                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       213265                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl        83103                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall        32499                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn        32514                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data       596599                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total           596599                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data       600270                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total          600270                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data         7224                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total           7224                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data         7574                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total          7574                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data       603823                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total       603823                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data       607844                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total       607844                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.011964                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.011964                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.012460                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.012460                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks         3470                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total             3470                       # number of writebacks (Count)
system.cpu1.dcache.replacements                  5344                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data         5463                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total         5463                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data          845                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total          845                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data         6308                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total         6308                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.133957                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.133957                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data         6308                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total         6308                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data         6308                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total         6308                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       376687                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         376687                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data         3906                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total         3906                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data       380593                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total       380593                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.010263                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.010263                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data         3671                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         3671                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data          350                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          350                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data         4021                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total         4021                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.087043                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.087043                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data       219912                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        219912                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data         3318                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total         3318                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data       223230                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       223230                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.014864                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.014864                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          463.263576                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs              389161                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs              7013                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             55.491373                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   463.263576                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.904812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.904812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          505                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           57                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          193                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          177                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           78                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.986328                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           2488933                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          2488933                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker          126                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total          126                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker          126                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total          126                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker          253                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total          253                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker          253                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total          253                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker          379                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total          379                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker          379                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total          379                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.667546                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.667546                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.667546                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.667546                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements          201                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker          126                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total          126                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker          253                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total          253                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker          379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total          379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.667546                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.667546                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     8.491460                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs          276                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs          240                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.150000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker     8.491460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.530716                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.530716                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses         1011                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses         1011                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns        65013                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 2655708.741652                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 3569353.258348                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.573384                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.426616                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        620872                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses         6777                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads         10810                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         5402                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses      2681132                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads      3693040                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      1943447                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs           620872                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      1161408                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites         8166                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts              1446061                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                2736355                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.232297                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            296468                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.047625                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst      1928684                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1928684                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1928684                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1928684                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         1709                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           1709                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         1709                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          1709                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst      1930393                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1930393                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1930393                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1930393                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000885                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000885                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000885                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000885                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         1709                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             1709                       # number of writebacks (Count)
system.cpu1.icache.replacements                  1709                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1928684                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1928684                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         1709                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         1709                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1930393                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1930393                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000885                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000885                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              516620                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              1709                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            302.293739                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          143                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         1765                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4           88                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          30887997                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         30887997                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker          223                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total          223                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker          223                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total          223                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker          457                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total          457                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker          457                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total          457                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker          680                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total          680                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker          680                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total          680                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.672059                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.672059                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.672059                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.672059                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements          368                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker          223                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total          223                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker          457                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total          457                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker          680                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total          680                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.672059                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.672059                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse    10.127339                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs          479                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs          441                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.086168                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker    10.127339                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.632959                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.632959                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses         1817                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses         1817                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                 391036                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 229664                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       53                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       43                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1930457                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      170                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions            202                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           99                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 14125734.383838                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 46966132.241460                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       464414                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    323604414                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           99                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   1603357296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   1398447704                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                         6216206                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                             14.338947                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.069740                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts              433519                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                831708                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                14.338947                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.069740                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts               103                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           815823                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts          119250                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          80420                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         1228      0.15%      0.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu       628552     75.57%     75.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult         1989      0.24%     75.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv          289      0.03%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            1      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu           12      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt           24      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc           31      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead       119140     14.32%     90.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite        80420      9.67%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead           22      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       831708                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        87305                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        73964                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl        12961                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        57956                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl        29243                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall        10843                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn        10818                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data       185310                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total           185310                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data       187011                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total          187011                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data         5918                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total           5918                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data         6239                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total          6239                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data       191228                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total       191228                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data       193250                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total       193250                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.030947                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.030947                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.032285                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.032285                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks         2481                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total             2481                       # number of writebacks (Count)
system.cpu2.dcache.replacements                  3927                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data         2159                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total         2159                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data          833                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total          833                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data         2992                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total         2992                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.278409                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.278409                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data         2992                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total         2992                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data         2992                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total         2992                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data       110815                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         110815                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data         3149                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total         3149                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data       113964                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total       113964                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.027632                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.027632                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         1701                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         1701                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data          321                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total          321                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data         2022                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total         2022                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.158754                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.158754                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data        74495                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total         74495                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data         2769                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total         2769                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data        77264                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total        77264                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.035838                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.035838                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          413.040193                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs              233007                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              5829                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             39.973752                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   413.040193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.806719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.806719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          401                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          392                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.783203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses            802749                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses           802749                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker           32                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total           32                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker           32                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total           32                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker           98                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total           98                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker           98                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total           98                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          130                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          130                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          130                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          130                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.753846                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.753846                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.753846                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.753846                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements           69                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker           32                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total           32                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker           98                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          130                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          130                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.753846                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.753846                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse     7.446301                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs          119                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs           91                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.307692                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     7.446301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.465394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.465394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses          358                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses          358                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns        21661                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 5142884.318988                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 1073321.681012                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.172665                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.827335                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts        199670                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses          103                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads           161                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites           79                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses       815823                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads      1089553                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       591049                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs           199670                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads       362716                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites         6021                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts               433519                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                 831708                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.069740                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             87305                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.014045                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst       572842                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           572842                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst       572842                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          572842                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         1276                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           1276                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         1276                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          1276                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst       574118                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       574118                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst       574118                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       574118                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.002223                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.002223                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.002223                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.002223                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         1276                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             1276                       # number of writebacks (Count)
system.cpu2.icache.replacements                  1276                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst       572842                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         572842                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         1276                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         1276                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst       574118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       574118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.002223                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.002223                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              689660                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              1276                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            540.485893                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         1575                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          473                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           9187164                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          9187164                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker           72                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total           72                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker           72                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total           72                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker          164                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total          164                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker          164                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total          164                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker          236                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total          236                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker          236                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total          236                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.694915                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.694915                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.694915                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.694915                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements          125                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker           72                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total           72                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker          164                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total          164                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker          236                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total          236                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.694915                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.694915                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse     7.626726                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs          172                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs          158                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.088608                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker     7.626726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.476670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.476670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses          636                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses          636                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                 119068                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  80366                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       22                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 574139                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       59                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions            222                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples          107                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 23541877.308411                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 109683472.888334                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10          107    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value       324500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   1057995500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total          107                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    482824128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   2518980872                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  1667                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1667                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                22966                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               22966                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         1058                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio         2872                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         3930                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        44718                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        44718                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          618                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          618                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    49266                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          598                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         1436                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         2034                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      1411768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      1411768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1236                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         1236                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   1415038                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandMisses::pc.south_bridge.ide        22359                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              22359                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        22359                       # number of overall misses (Count)
system.iocache.overallMisses::total             22359                       # number of overall misses (Count)
system.iocache.demandAccesses::pc.south_bridge.ide        22359                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            22359                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        22359                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           22359                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           22016                       # number of writebacks (Count)
system.iocache.writebacks::total                22016                       # number of writebacks (Count)
system.iocache.replacements                     22359                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide          343                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              343                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pc.south_bridge.ide          343                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            343                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        22016                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        22016                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        22016                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        22016                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   22359                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 22359                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                201231                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               201231                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb.walker          133                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.mmu.itb.walker          201                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst                   238                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1098                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker          132                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.itb.walker          226                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    94                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                  1596                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb.walker           31                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.itb.walker           62                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    99                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                   831                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      4741                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb.walker          133                       # number of overall hits (Count)
system.l2.overallHits::cpu0.mmu.itb.walker          201                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst                  238                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1098                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker          132                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.itb.walker          226                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   94                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                 1596                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb.walker           31                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.itb.walker           62                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   99                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                  831                       # number of overall hits (Count)
system.l2.overallHits::total                     4741                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.mmu.dtb.walker           29                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.mmu.itb.walker           37                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.inst                2191                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                4870                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.mmu.dtb.walker           18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.mmu.itb.walker           40                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                1615                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                3444                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.dtb.walker           17                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.itb.walker           15                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                1177                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data                2937                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   16390                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.mmu.dtb.walker           29                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.mmu.itb.walker           37                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.inst               2191                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data               4870                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.mmu.dtb.walker           18                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.mmu.itb.walker           40                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               1615                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data               3444                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.dtb.walker           17                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.itb.walker           15                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst               1177                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data               2937                       # number of overall misses (Count)
system.l2.overallMisses::total                  16390                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker          162                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.mmu.itb.walker          238                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst              2429                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data              5968                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker          150                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.itb.walker          266                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              1709                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data              5040                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb.walker           48                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.itb.walker           77                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              1276                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data              3768                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 21131                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker          162                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.itb.walker          238                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2429                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data             5968                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker          150                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.itb.walker          266                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             1709                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data             5040                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb.walker           48                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.itb.walker           77                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             1276                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data             3768                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                21131                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.mmu.dtb.walker     0.179012                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.mmu.itb.walker     0.155462                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.inst          0.902017                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.816019                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.mmu.dtb.walker     0.120000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.mmu.itb.walker     0.150376                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.944997                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.683333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.dtb.walker     0.354167                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.itb.walker     0.194805                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.922414                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.779459                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.775638                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.dtb.walker     0.179012                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.itb.walker     0.155462                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.902017                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.816019                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.mmu.dtb.walker     0.120000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.mmu.itb.walker     0.150376                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.944997                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.683333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.dtb.walker     0.354167                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.itb.walker     0.194805                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.922414                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.779459                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.775638                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 7169                       # number of writebacks (Count)
system.l2.writebacks::total                      7169                       # number of writebacks (Count)
system.l2.replacements                          24706                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            238                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             94                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             99                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                431                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2191                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         1615                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst         1177                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             4983                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst         2429                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         1709                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         1276                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5414                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.902017                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.944997                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.922414                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.920392                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data               282                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data               378                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data               252                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   912                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data            2211                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data            1834                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data            1439                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                5484                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data          2493                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data          2212                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data          1691                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.886883                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.829114                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.850976                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.857411                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.mmu.dtb.walker          133                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.mmu.itb.walker          201                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.data           816                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker          132                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.itb.walker          226                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data          1218                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.dtb.walker           31                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.itb.walker           62                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data           579                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3398                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.dtb.walker           29                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.itb.walker           37                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.data         2659                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.mmu.dtb.walker           18                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.mmu.itb.walker           40                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data         1610                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.mmu.dtb.walker           17                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.mmu.itb.walker           15                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data         1498                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            5923                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker          162                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.itb.walker          238                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data         3475                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker          150                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.itb.walker          266                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data         2828                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.dtb.walker           48                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.itb.walker           77                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data         2077                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          9321                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.mmu.dtb.walker     0.179012                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.mmu.itb.walker     0.155462                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.data     0.765180                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.mmu.dtb.walker     0.120000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.mmu.itb.walker     0.150376                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.569307                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.mmu.dtb.walker     0.354167                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.mmu.itb.walker     0.194805                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.721233                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.635447                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data              102                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data               80                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data               22                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  204                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data            122                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data             86                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data             80                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                288                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data          224                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data          166                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data          102                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              492                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.544643                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.518072                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.784314                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.585366                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         3096                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3096                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3096                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3096                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         9558                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             9558                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         9558                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         9558                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         1024                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        35347                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      24706                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.430705                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     306.291341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.dtb.walker     0.470013                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb.walker     0.719322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       42.711131                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      128.949705                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.mmu.dtb.walker     1.035051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.mmu.itb.walker     2.534988                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       98.699098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      320.955555                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.dtb.walker     0.379243                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.itb.walker     0.473948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst       26.243988                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data       94.536616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.299113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.dtb.walker     0.000459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb.walker     0.000702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.041710                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.125927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.mmu.dtb.walker     0.001011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.mmu.itb.walker     0.002476                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.096386                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.313433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.dtb.walker     0.000370                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.itb.walker     0.000463                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.025629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.092321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           1024                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  135                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  307                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  422                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  160                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     100184                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    100184                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb.walker         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb.walker         2368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst       140224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data       311040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb.walker         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb.walker         2560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst       103360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       219200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb.walker         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb.walker          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst        75328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data       187904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1047040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       140224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst       103360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst        75328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       318912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1867840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1867840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb.walker           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb.walker           37                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst         2191                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data         4860                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb.walker           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb.walker           40                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst         1615                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         3425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb.walker           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb.walker           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst         1177                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         2936                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           16360                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        29185                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          29185                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb.walker       663733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb.walker       846832                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst      50146184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     111232521                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb.walker       411972                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb.walker       915494                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst      36963070                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      78389174                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb.walker       389085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb.walker       343310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst      26938411                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      67197260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         374437047                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst     50146184                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst     36963070                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst     26938411                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     114047665                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    667967312                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        667967312                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    667967312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb.walker       663733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb.walker       846832                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst     50146184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    111232521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb.walker       411972                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb.walker       915494                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst     36963070                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     78389174                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb.walker       389085                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb.walker       343310                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst     26938411                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     67197260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1042404359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1073781120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1073781120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000069                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3001805000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1073781120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1073781120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000069                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3001805000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1326                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               12575                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                1270                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               1270                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         29185                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              6346                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              3745                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              293                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               5586                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              5479                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          11249                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          22016                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         22016                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder          206                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder          206                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder          206                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total          618                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port        67077                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total        67077                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port         3930                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio          216                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio          214                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio          210                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        50087                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        54657                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  122356                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder          412                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder          412                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder          412                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         1236                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      1430976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      1430976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port         2034                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio          432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio          428                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio          420                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1507456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1510770                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2942990                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              45192                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.008143                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.089872                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    44824     99.19%     99.19% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      368      0.81%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                45192                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          78127                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        43472                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          368                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          344                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      1409024                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          344                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                1326                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              20952                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                959                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               959                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         9558                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         5414                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             7013                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             3944                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            3944                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              8294                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             8294                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5414                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         14212                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7287                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        26185                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1151                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          739                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         5127                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port        23622                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1282                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          707                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         3828                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port        19637                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          453                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          265                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  90283                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       310912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       740909                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        25984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        17280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       218752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       677088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        29248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        16192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port       163328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       531941                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        10496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2748402                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           25284                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    458816                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             59198                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.763303                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.987954                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   28007     47.31%     47.31% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   22323     37.71%     85.02% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    5805      9.81%     94.83% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                    2314      3.91%     98.73% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     193      0.33%     99.06% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                      79      0.13%     99.19% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     195      0.33%     99.52% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     282      0.48%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               7                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               59198                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3001805000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         53849                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        24335                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        14636                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           14302                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         9882                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         4420                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       69                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

