#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fecff11c170 .scope module, "alu_tb" "alu_tb" 2 4;
 .timescale -9 -12;
v0x7fecff1369a0_0 .net "flags_tb", 2 0, L_0x7fecff1377d0;  1 drivers
v0x7fecff136a30_0 .var "instruction_tb", 31 0;
v0x7fecff136ac0_0 .var "regA_tb", 31 0;
v0x7fecff136b50_0 .var "regB_tb", 31 0;
v0x7fecff136c00_0 .net "result_tb", 31 0, L_0x7fecff137720;  1 drivers
S_0x7fecff11be10 .scope module, "uut" "alu" 2 12, 3 23 0, S_0x7fecff11c170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 32 "regA";
    .port_info 2 /INPUT 32 "regB";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 3 "flags";
L_0x7fecff137720 .functor BUFZ 32, v0x7fecff136700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fecff1377d0 .functor BUFZ 3, v0x7fecff136070_0, C4<000>, C4<000>, C4<000>;
v0x7fecff11a4a0_0 .net *"_ivl_13", 4 0, L_0x7fecff1372f0;  1 drivers
L_0x7fecff263008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fecff135c20_0 .net *"_ivl_17", 26 0, L_0x7fecff263008;  1 drivers
v0x7fecff135cc0_0 .net *"_ivl_7", 0 0, L_0x7fecff136fd0;  1 drivers
v0x7fecff135d70_0 .net *"_ivl_8", 15 0, L_0x7fecff1370b0;  1 drivers
v0x7fecff135e20_0 .var "alu_flags", 2 0;
v0x7fecff135f10_0 .var "alu_result", 31 0;
v0x7fecff135fc0_0 .net "flags", 2 0, L_0x7fecff1377d0;  alias, 1 drivers
v0x7fecff136070_0 .var "flags_reg", 2 0;
v0x7fecff136120_0 .net "funct", 5 0, L_0x7fecff136dd0;  1 drivers
v0x7fecff136230_0 .net "imm", 15 0, L_0x7fecff136e70;  1 drivers
v0x7fecff1362e0_0 .net "imm_ext", 31 0, L_0x7fecff137210;  1 drivers
v0x7fecff136390_0 .net "instruction", 31 0, v0x7fecff136a30_0;  1 drivers
v0x7fecff136440_0 .net "opcode", 5 0, L_0x7fecff136cd0;  1 drivers
v0x7fecff1364f0_0 .net "regA", 31 0, v0x7fecff136ac0_0;  1 drivers
v0x7fecff1365a0_0 .net "regB", 31 0, v0x7fecff136b50_0;  1 drivers
v0x7fecff136650_0 .net "result", 31 0, L_0x7fecff137720;  alias, 1 drivers
v0x7fecff136700_0 .var "result_reg", 31 0;
v0x7fecff136890_0 .net "shamt", 31 0, L_0x7fecff1375e0;  1 drivers
E_0x7fecff11b230 .event edge, v0x7fecff135e20_0, v0x7fecff135f10_0;
E_0x7fecff115910/0 .event edge, v0x7fecff136890_0, v0x7fecff1362e0_0, v0x7fecff1365a0_0, v0x7fecff1364f0_0;
E_0x7fecff115910/1 .event edge, v0x7fecff136120_0, v0x7fecff136440_0;
E_0x7fecff115910 .event/or E_0x7fecff115910/0, E_0x7fecff115910/1;
L_0x7fecff136cd0 .part v0x7fecff136a30_0, 26, 6;
L_0x7fecff136dd0 .part v0x7fecff136a30_0, 0, 6;
L_0x7fecff136e70 .part v0x7fecff136a30_0, 0, 16;
L_0x7fecff136fd0 .part L_0x7fecff136e70, 15, 1;
LS_0x7fecff1370b0_0_0 .concat [ 1 1 1 1], L_0x7fecff136fd0, L_0x7fecff136fd0, L_0x7fecff136fd0, L_0x7fecff136fd0;
LS_0x7fecff1370b0_0_4 .concat [ 1 1 1 1], L_0x7fecff136fd0, L_0x7fecff136fd0, L_0x7fecff136fd0, L_0x7fecff136fd0;
LS_0x7fecff1370b0_0_8 .concat [ 1 1 1 1], L_0x7fecff136fd0, L_0x7fecff136fd0, L_0x7fecff136fd0, L_0x7fecff136fd0;
LS_0x7fecff1370b0_0_12 .concat [ 1 1 1 1], L_0x7fecff136fd0, L_0x7fecff136fd0, L_0x7fecff136fd0, L_0x7fecff136fd0;
L_0x7fecff1370b0 .concat [ 4 4 4 4], LS_0x7fecff1370b0_0_0, LS_0x7fecff1370b0_0_4, LS_0x7fecff1370b0_0_8, LS_0x7fecff1370b0_0_12;
L_0x7fecff137210 .concat [ 16 16 0 0], L_0x7fecff136e70, L_0x7fecff1370b0;
L_0x7fecff1372f0 .part v0x7fecff136a30_0, 6, 5;
L_0x7fecff1375e0 .concat [ 5 27 0 0], L_0x7fecff1372f0, L_0x7fecff263008;
    .scope S_0x7fecff11be10;
T_0 ;
    %wait E_0x7fecff115910;
    %load/vec4 v0x7fecff136440_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %load/vec4 v0x7fecff136120_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.27;
T_0.13 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %add;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff1364f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7fecff1365a0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7fecff1364f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fecff1365a0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.28 ;
    %jmp T_0.27;
T_0.14 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %add;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.27;
T_0.15 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %sub;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff1364f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fecff1365a0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7fecff1364f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7fecff1365a0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.30 ;
    %jmp T_0.27;
T_0.16 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %sub;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.27;
T_0.17 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %and;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.27;
T_0.18 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %or;
    %inv;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.27;
T_0.19 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %or;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.27;
T_0.20 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %xor;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.27;
T_0.21 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.32, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.34 ;
    %jmp T_0.27;
T_0.22 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.37, 8;
T_0.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.37, 8;
 ; End of false expr.
    %blend;
T_0.37;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.38 ;
    %jmp T_0.27;
T_0.23 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.41, 8;
T_0.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.41, 8;
 ; End of false expr.
    %blend;
T_0.41;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.42 ;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.44, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.45, 8;
T_0.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.45, 8;
 ; End of false expr.
    %blend;
T_0.45;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.46 ;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0x7fecff136890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.55;
T_0.48 ;
    %load/vec4 v0x7fecff1364f0_0;
    %ix/getv 4, v0x7fecff136890_0;
    %shiftl 4;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.55;
T_0.49 ;
    %load/vec4 v0x7fecff1364f0_0;
    %ix/getv 4, v0x7fecff136890_0;
    %shiftl 4;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.55;
T_0.50 ;
    %load/vec4 v0x7fecff1364f0_0;
    %ix/getv 4, v0x7fecff136890_0;
    %shiftr 4;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.55;
T_0.51 ;
    %load/vec4 v0x7fecff1364f0_0;
    %ix/getv 4, v0x7fecff136890_0;
    %shiftr 4;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.55;
T_0.52 ;
    %load/vec4 v0x7fecff1364f0_0;
    %ix/getv 4, v0x7fecff136890_0;
    %shiftr/s 4;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.55;
T_0.53 ;
    %load/vec4 v0x7fecff1364f0_0;
    %ix/getv 4, v0x7fecff136890_0;
    %shiftr/s 4;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.55;
T_0.55 ;
    %pop/vec4 1;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.12;
T_0.0 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %add;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff1364f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7fecff1362e0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7fecff1364f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fecff1362e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.56, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.56 ;
    %jmp T_0.12;
T_0.1 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %add;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.12;
T_0.2 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %and;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.12;
T_0.3 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %or;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %xor;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %add;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %add;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %sub;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff135f10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.58 ;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %sub;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %load/vec4 v0x7fecff135f10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fecff136070_0, 4, 1;
T_0.60 ;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1365a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.62, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.63, 8;
T_0.62 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.63, 8;
 ; End of false expr.
    %blend;
T_0.63;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x7fecff1364f0_0;
    %load/vec4 v0x7fecff1362e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.65, 8;
T_0.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.65, 8;
 ; End of false expr.
    %blend;
T_0.65;
    %store/vec4 v0x7fecff135f10_0, 0, 32;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fecff135f10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.66, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_0.67, 8;
T_0.66 ; End of true expr.
    %load/vec4 v0x7fecff135f10_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %jmp/0 T_0.68, 9;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_0.69, 9;
T_0.68 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.69, 9;
 ; End of false expr.
    %blend;
T_0.69;
    %jmp/0 T_0.67, 8;
 ; End of false expr.
    %blend;
T_0.67;
    %store/vec4 v0x7fecff135e20_0, 0, 3;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fecff11be10;
T_1 ;
    %wait E_0x7fecff11b230;
    %load/vec4 v0x7fecff135f10_0;
    %assign/vec4 v0x7fecff136700_0, 0;
    %load/vec4 v0x7fecff135e20_0;
    %assign/vec4 v0x7fecff136070_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fecff11c170;
T_2 ;
    %vpi_call 2 21 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fecff11c170 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fecff136ac0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fecff136b50_0, 0, 32;
    %pushi/vec4 331808, 0, 32;
    %store/vec4 v0x7fecff136a30_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 554172427, 0, 32;
    %store/vec4 v0x7fecff136a30_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 331809, 0, 32;
    %store/vec4 v0x7fecff136a30_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 621281292, 0, 32;
    %store/vec4 v0x7fecff136a30_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 331810, 0, 32;
    %store/vec4 v0x7fecff136a30_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 331811, 0, 32;
    %store/vec4 v0x7fecff136a30_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_alu.v";
    "././alu.v";
