bnx2x_update_link_attr	,	F_62
bnx2x_int_link_reset	,	F_182
ext_phy_link_up	,	V_1075
"Link speed mismatch %x vs. %x\n"	,	L_4
LFA_LOOPBACK_ENABLED	,	V_32
MDIO_WC_REG_GP2_STATUS_GP_2_4	,	V_637
bnx2x_ets_e3b0_pbf_disabled	,	F_21
MDIO_WC_REG_GP2_STATUS_GP_2_1	,	V_963
cos0_bw	,	V_206
MDIO_WC_REG_GP2_STATUS_GP_2_0	,	V_770
MDIO_WC_REG_GP2_STATUS_GP_2_3	,	V_972
MDIO_AN_REG_8481_LEGACY_AN_ADV	,	V_1344
MDIO_WC_REG_RX2_ANARXCONTROL1G	,	V_744
MDIO_WC_REG_GP2_STATUS_GP_2_2	,	V_971
"NOT disabling PMD transmitter\n"	,	L_229
NIG_REG_LLH0_BRB1_NOT_MCP	,	V_1549
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK	,	V_847
MDIO_PMA_LASI_CTRL	,	V_1137
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722	,	V_1062
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727	,	V_1061
"Active Copper cable detected\n"	,	L_241
llfc_high_priority_classes	,	V_434
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726	,	V_1210
and_val	,	V_576
"EEE negotiated - 100M\n"	,	L_72
pause_val	,	V_214
"XGXS 8706 is initialized after %d ms\n"	,	L_276
UMAC_COMMAND_CONFIG_REG_SW_RESET	,	V_283
link_attr	,	V_397
str_ptr	,	V_1031
size	,	V_1520
REG_RD_DMAE	,	F_71
rx_lane_swap	,	V_831
media_types	,	V_814
EMAC_REG_RX_PFC_PARAM	,	V_357
BIGMAC2_REGISTER_BMAC_CONTROL	,	V_385
bnx2x_get_edc_mode	,	F_215
SHMEM2_RD	,	F_139
SHARED_HW_CFG_E3_I2C_MUX1_MASK	,	V_555
"8706/8726 rx_sd 0x%x pcs_status 0x%x 1Gbps"	,	L_274
UMAC_REG_UMAC_EEE_CTRL	,	V_295
MCP_REG_MCPR_GP_OUTPUTS	,	V_61
MDIO_PMA_REG_ROM_VER2	,	V_1120
SPEED_20000	,	V_90
flow_ctrl	,	V_220
actual_phy_idx	,	V_616
SUPPORTED_20000baseMLD2_Full	,	V_961
rx_status	,	V_915
MDIO_PMA_REG_ROM_VER1	,	V_1119
link_params	,	V_6
bnx2x_populate_preemphasis	,	F_285
bnx2x_cl45_read_or_write	,	F_92
MDIO_GP_STATUS_TOP_AN_STATUS1	,	V_948
BIGMAC2_REGISTER_PFC_CONTROL	,	V_383
NIG_LLH0_XCM_MASK_REG_LLH0_XCM_MASK_BCN	,	V_413
"Enable Auto Negotiation for KR\n"	,	L_94
PORT_FEATURE_FLOW_CONTROL_BOTH	,	V_1540
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705	,	V_1499
bnx2x_54618se_config_init	,	F_273
"Changing emac_mode from 0x%x to 0x%x\n"	,	L_38
i	,	V_134
PBF_REG_COS4_WEIGHT_P0	,	V_176
j	,	V_1200
"10G parallel detect link on port %d\n"	,	L_133
tx_equal	,	V_715
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_WARNING_MSG	,	V_1260
SFP_EEPROM_CON_TYPE_VAL_UNKNOWN	,	V_1228
LFA_SPEED_CAP_MISMATCH	,	V_42
netdev_err	,	F_77
"  (readback) %x\n"	,	L_101
PORT_HW_CFG_E3_OVER_CURRENT_MASK	,	V_1595
pri_cli_nig	,	V_193
ver_p	,	V_1038
bnx2x_ext_phy_resolve_fc	,	F_111
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706	,	V_1501
bnx2x_set_xgxs_loopback	,	F_173
bnx2x_ets_e3b0_sp_pri_to_cos_set	,	F_31
EMAC_MODE_25G_MODE	,	V_986
"phy_type 0x%x port %d found in index %d\n"	,	L_356
link_status	,	V_8
MISC_REGISTERS_GPIO_HIGH	,	V_1288
"Error: Invalid fault led mode 0x%x\n"	,	L_262
enable_cl73	,	V_854
bnx2x_check_half_open_conn	,	F_186
PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT	,	V_818
LINK_10GTFD	,	V_805
rx_sd	,	V_1166
FLAGS_MDC_MDIO_WA_G	,	V_491
cos_bw_bitmap	,	V_158
"Setting 1G Fiber\n"	,	L_105
pin_cfg	,	V_62
REG_WR_DMAE	,	F_58
bnx2x_reset_unicore	,	F_142
PORT_FEATURE_LINK_SPEED_2_5G	,	V_1534
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_DEFAULT	,	V_1285
bnx2x_8726_set_limiting_mode	,	F_221
alarm_ctrl_offset	,	V_1299
NIG_REG_XCM0_OUT_EN	,	V_427
MDIO_REG_BANK_TX1	,	V_983
MDIO_REG_BANK_TX0	,	V_981
MDIO_REG_BANK_TX3	,	V_982
"pin %x port %x mode %x\n"	,	L_261
MDIO_AN_REG_8727_MISC_CTRL	,	V_1312
lfa_sts	,	V_1551
ETH_PHY_XFP_FIBER	,	V_1081
"Found errors on XMAC\n"	,	L_174
PORT_HW_CFG_NET_SERDES_IF_MASK	,	V_776
EMAC_MDIO_STATUS_10MB	,	V_496
MDIO_XGXS_BLOCK2_TX_LN_SWAP	,	V_840
bnx2x_wait_reset_complete	,	F_165
pause_result	,	V_629
gp2_status_reg0	,	V_769
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK	,	V_883
additional_config	,	V_14
MISC_REG_CPMU_LP_MASK_EXT_P0	,	V_531
active_external_phy	,	V_1106
MDIO_REG_GPHY_EXP_ACCESS	,	V_1454
"bnx2x_ets_E3B0_config total BW should be 100\n"	,	L_17
MDIO_WC_REG_ETA_CL73_OUI1	,	V_659
EMAC_REG_RX_PFC_PARAM_PRIORITY_EN_BITSHIFT	,	V_359
MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS	,	V_950
bnx2x_bits_en	,	F_1
argc	,	V_1357
"Initializing BCM8726\n"	,	L_284
"Default config phy idx %x cfg 0x%x speed_cap_mask 0x%x\n"	,	L_358
MDIO_WC_REG_ETA_CL73_OUI3	,	V_661
bnx2x_power_sfp_module	,	F_228
MDIO_WC_REG_ETA_CL73_OUI2	,	V_660
ETS_BW_LIMIT_CREDIT_UPPER_BOUND	,	V_205
link_config	,	V_1476
ETH_OVREHEAD	,	V_365
MDIO_PMA_REG_PLL_BANDWIDTH	,	V_1157
req_fc_auto_adv	,	V_45
"enabling EMAC\n"	,	L_51
PBF_REG_P0_ARB_THRSH	,	V_469
"serdes_net_if = 0x%x\n"	,	L_108
bnx2x_8705_config_init	,	F_204
"bnx2x_ets_E3B0_config the number of COS "	,	L_28
"bnx2x_set_led: port %x, mode %d\n"	,	L_168
bnx2x_eee_calc_timer	,	F_82
PORT_HW_CFG_E3_I2C_MUX0_MASK	,	V_559
bnx2x_warpcore_reset_lane	,	F_125
SFP_EEPROM_10G_COMP_CODE_ADDR	,	V_1219
MAC_TYPE_UMAC	,	V_303
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY	,	V_1109
nig_cli_sp_bitmap	,	V_159
EMAC_REG_RX_PFC_MODE_RX_EN	,	V_354
temp_val	,	V_502
BIGMAC2_REGISTER_RX_MAX_SIZE	,	V_454
MDIO_WC_DEVAD	,	V_648
speed_cap_mask	,	V_41
PBF_REG_ETS_ARB_PRIORITY_CLIENT_P0	,	V_143
PBF_REG_ETS_ARB_PRIORITY_CLIENT_P1	,	V_142
E2_DEFAULT_PHY_DEV_ADDR	,	V_1495
bnx2x_flow_ctrl_resolve	,	F_153
is_link_up	,	V_929
tmp	,	V_480
CHIP_NUM_57840_2_20	,	V_307
MDIO_AN_REG_MASTER_STATUS	,	V_1438
lp_up2	,	V_974
bnx2x_54618se_link_reset	,	F_275
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE	,	V_1286
addr32	,	V_1201
MDIO_848xx_CMD_HDLR_STATUS	,	V_1359
NIG_REG_LED_CONTROL_BLINK_RATE_P0	,	V_1068
NIG_REG_EMAC0_PAUSE_OUT_EN	,	V_371
bnx2x_test_link	,	F_178
MISC_REGISTERS_GPIO_LOW	,	V_1290
cmd	,	V_1242
NIG_REG_P0_TX_ARB_NUM_STRICT_ARB_SLOTS	,	V_72
LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE	,	V_630
MDIO_OVER_1G_LP_UP1	,	V_956
NIG_STATUS_XGXS0_LINK10G	,	V_1024
"write phy register failed\n"	,	L_66
req_val	,	V_16
fiber_mode	,	V_753
MDIO_OVER_1G_LP_UP2	,	V_977
"Link is up in %dMbps, is_duplex_full= %d\n"	,	L_331
CHIP_IS_E3A0	,	F_26
bw_params	,	V_183
PIN_CFG_NA	,	V_63
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P1	,	V_1587
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P0	,	V_1583
"Analyze TX Fault\n"	,	L_389
MDIO_ACCESS_TIMEOUT	,	V_830
LINK_FLAGS_INT_DISABLED	,	V_1441
GP_STATUS_20G_DXGXS	,	V_945
PORT_HW_CFG_SWAP_PHY_POLARITY_ENABLED	,	V_1140
NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT	,	V_70
bnx2x_set_ieee_aneg_advertisement	,	F_148
bnx2x_8726_read_sfp_module_eeprom	,	F_210
PORT_HW_CFG_E3_MOD_ABS_MASK	,	V_764
NIG_REG_EGRESS_DRAIN0_MODE	,	V_1094
"XAUI workaround has completed\n"	,	L_199
"error.\n"	,	L_303
PORT_HW_CFG_MEDIA_TYPE_PHY1_MASK	,	V_817
REG_WR	,	F_3
NIG_REG_PPP_ENABLE_1	,	V_422
NIG_REG_PPP_ENABLE_0	,	V_423
epio_pin	,	V_54
MISC_REG_PORT4MODE_EN_OVWR	,	V_251
"XMAC already out of reset in 4-port mode\n"	,	L_44
"EEE mismatch %x vs. %x\n"	,	L_7
CHIP_IS_E3B0	,	F_23
MDIO_AN_REG_8481_LEGACY_MII_CTRL	,	V_1345
cnt	,	V_1001
EMAC_REG_EMAC_MAC_MATCH	,	V_262
cl72_ctrl	,	V_671
MDIO_PMA_REG_8481_LED1_MASK	,	V_1326
PHY_INIT	,	V_603
MDIO_PMA_DEVAD	,	V_675
bnx2x_init_mod_abs_int	,	F_323
"ustat_val(0x8371) = 0x%x\n"	,	L_141
prev_link_status	,	V_1101
SFP_EEPROM_PART_NO_SIZE	,	V_1248
phy	,	V_248
"XAUI work-around not required\n"	,	L_197
ipre_driver_val	,	V_718
MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET	,	V_1124
NIG_REG_LED_10G_P0	,	V_1052
XMAC_PFC_CTRL_HI_REG_FORCE_PFC_XON	,	V_229
bnx2x_set_preemphasis	,	F_162
EEE_MODE_ADV_LPI	,	V_52
LINK_STATUS_PFC_ENABLED	,	V_443
SFP_EEPROM_CON_TYPE_ADDR	,	V_1221
epio_mask	,	V_56
LED_MODE_OFF	,	V_1051
bnx2x_eee_time_to_nvram	,	F_81
CHIP_NUM_57840_OBSOLETE	,	V_308
EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT	,	V_242
"restart the system to clear this "	,	L_302
"Add 2.5G\n"	,	L_207
NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ	,	V_71
"Advertize 10G\n"	,	L_96
autoneg_val	,	V_1340
" reg 0x%x &lt;-- val 0x%x\n"	,	L_278
MDIO_AN_REG_8481_MII_CTRL_FORCE_1G	,	V_1391
bnx2x_ext_phy_10G_an_resolve	,	F_193
ieee_fc	,	V_608
MDIO_WC_REG_PMD_KR_CONTROL	,	V_679
MDIO_WC_REG_DIGITAL6_MP5_NEXTPAGECTRL	,	V_694
MDIO_WC_REG_RX66_SCW1_MASK	,	V_750
gp_mask	,	V_636
"Enabling PMD transmitter\n"	,	L_230
eee_mode	,	V_49
"Port 0x%x: LED MODE ON\n"	,	L_335
shmem_base	,	V_23
bnx2x_set_xumac_nig	,	F_48
"Unknown copper-cable-type\n"	,	L_243
fw_msgout	,	V_1121
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0	,	V_74
nig_pri_offset	,	V_195
"enable bmac loopback\n"	,	L_56
GP_STATUS_10G_KR	,	V_942
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL	,	V_1191
MDIO_CL73_USERB0_CL73_USTAT1	,	V_921
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_7	,	V_130
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_8	,	V_131
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_5	,	V_128
raw_ver	,	V_1439
SHARED_HW_CFG_MDC_MDIO_ACCESS1_MASK	,	V_1519
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_6	,	V_129
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_3	,	V_124
tmp1	,	V_1138
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_4	,	V_126
tmp2	,	V_1314
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1	,	V_75
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_2	,	V_122
MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN	,	V_857
MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR	,	V_1204
ext_phy_fw_version2	,	V_1521
bnx2x_cl22_read	,	F_75
crd	,	V_463
"Ext phy AN advertize 0x%x\n"	,	L_85
SHMEM_EEE_ADV_STATUS_SHIFT	,	V_534
SHMEM_EEE_LPI_REQUESTED_BIT	,	V_48
SINGLE_MEDIA_DIRECT	,	F_110
LINK_STATUS_SFP_TX_FAULT	,	V_811
"bnx2x_ets_e3b0_sp_set_pri_cli_reg not all "	,	L_26
EMAC_LED_10MB_OVERRIDE	,	V_1058
lane	,	V_578
bmac_addr	,	V_376
pbf_cli_subject2wfq_bitmap	,	V_162
bnx2x_link_update	,	F_188
UMAC_REG_EEE_WAKE_TIMER	,	V_297
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS	,	V_853
"EMAC timeout!\n"	,	L_40
MCP_REG_MCPR_GP_INPUTS	,	V_59
"Setting 10G SFI\n"	,	L_104
XMAC_REG_RX_LSS_STATUS	,	V_1607
bnx2x_8727_config_init	,	F_245
NIG_LLH1_XCM_MASK_REG_LLH1_XCM_MASK_BCN	,	V_412
"8727 RX_ALARM_STATUS 0x%x\n"	,	L_293
PORT_HW_CFG_E3_PHY_RESET_MASK	,	V_1385
NIG_MASK_XGXS0_LINK_STATUS	,	V_1005
MDIO_84833_TOP_CFG_FW_NO_EEE	,	V_1420
tx_drv_brdct	,	V_714
MDIO_PMA_REG_7107_LED_CNTL	,	V_1463
shared_hw_config	,	V_550
format_fw_ver	,	V_1041
bnx2x_ets_bw_limit_common	,	F_37
SHMEM_LINK_CONFIG_SIZE	,	V_1559
MDIO_84833_TOP_CFG_XGPHY_STRAP1	,	V_1424
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE	,	V_1193
REG_RD	,	F_2
NIG_STATUS_SERDES0_LINK_STATUS	,	V_1026
io_gpio	,	V_1580
"bnx2x_ets_disabled - chip not supported\n"	,	L_13
MDIO_PMA_REG_84823_BLINK_RATE_VAL_15P9HZ	,	V_1330
data_array	,	V_565
an_10_100_val	,	V_1342
len	,	V_1030
"setting link speed &amp; duplex\n"	,	L_153
LINK_STATUS_NONE	,	V_1608
MDIO_REMOTE_PHY_MISC_RX_STATUS	,	V_925
bnx2x_is_8483x_8485x	,	F_249
bnx2x_is_4_port_mode	,	F_45
"Begin Warpcore init, link_speed %d, "	,	L_107
bnx2x_7101_config_init	,	F_279
state	,	V_181
"807x Autoneg Restart: Advertise 1G=%x, 10G=%x\n"	,	L_209
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_2	,	V_121
MDIO_AN_REG_848xx_ID_MSB	,	V_1400
bnx2x_848xx_read_status	,	F_265
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_3	,	V_123
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_4	,	V_125
max_num_of_cos	,	V_188
bnx2x_8481_link_reset	,	F_269
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_5	,	V_127
"bnx2x_8073_8727_external_rom_boot port %x:"	,	L_194
ETH_PHY_NOT_PRESENT	,	V_1297
NIG_REG_P0_HWPFC_ENABLE	,	V_429
MISC_REG_PORT4MODE_EN	,	V_252
" Port %d\n"	,	L_126
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_0	,	V_119
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_1	,	V_120
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000	,	V_901
"Advertising 10M-FD\n"	,	L_313
PHY848xx_CMD_SET_EEE_MODE	,	V_1394
"ext_phy 0x%x common init not required\n"	,	L_378
SPEED_AUTO_NEG	,	V_623
MDIO_PMA_LASI_TXCTRL	,	V_1270
"flow_ctrl 0x%x\n"	,	L_136
EMAC_REG_EMAC_RX_MTU_SIZE	,	V_362
PORT_FEAT_CFG_EEE_POWER_MODE_LOW_LATENCY	,	V_510
bnx2x_ets_bw_limit	,	F_38
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE	,	V_861
ctrl	,	V_1002
read_status	,	F_179
LED_MODE_FRONT_PANEL_OFF	,	V_1050
"read status 8705\n"	,	L_225
bnx2x_ext_phy_common_init	,	F_312
"enabled XGXS interrupt\n"	,	L_158
MISC_REG_CHIP_REV	,	V_493
MCPR_IMC_COMMAND_OPERATION_BITSHIFT	,	V_570
"1G parallel detect link on port %d\n"	,	L_132
bnx2x_common_init_phy	,	F_313
read_func	,	V_1209
MDIO_WC_REG_TX0_TX_DRIVER	,	V_685
"BUG! init_crd 0x%x != crd 0x%x\n"	,	L_63
PORT_FEATURE_FLOW_CONTROL_AUTO	,	V_1537
BIGMAC2_REGISTER_RX_LSS_STAT	,	V_1610
PORT_HW_CFG_E3_MOD_ABS_SHIFT	,	V_765
bnx2x_ets_e3b0_sp_set_pri_cli_reg	,	F_35
PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P1	,	V_148
saved_val	,	V_15
PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P0	,	V_149
is_10g_plus	,	V_1023
"parameter There can't be two COS's with "	,	L_20
total_bw	,	V_165
PBF_REG_ETS_ENABLED	,	V_79
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS	,	V_852
EMAC_REG_RX_PFC_PARAM_OPCODE_BITSHIFT	,	V_358
bnx2x_8481_config_init	,	F_254
"bnx2x_ets_E3B0_config total BW shouldn't be 0\n"	,	L_16
EMAC_LED_OVERRIDE	,	V_1059
MDIO_WC_REG_CL49_USERB0_CTRL	,	V_664
MDIO_PMA_REG_TX_DISABLE	,	V_1171
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK	,	V_913
"bnx2x_8726_link_reset port %d\n"	,	L_288
config_loopback	,	F_298
bnx2x_set_bmac_rx	,	F_70
MISC_REGISTERS_GPIO_INPUT_HI_Z	,	V_1624
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE	,	V_908
"rd op timed out after %d try\n"	,	L_79
bnx2x_warpcore_power_module	,	F_211
EDC_MODE_LIMITING	,	V_1215
"Speed Cap mismatch %x vs. %x\n"	,	L_5
bnx2x_check_over_curr	,	F_314
SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE	,	V_1227
pri	,	V_185
MDIO_PMA_REG_8073_OPT_DIGITAL_CTRL	,	V_1141
"Setting 1G force\n"	,	L_285
SPEED_10	,	V_285
bnx2x_set_gpio	,	F_11
MISC_REG_FOUR_PORT_PORT_SWAP_OVWR	,	V_586
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1	,	V_858
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2	,	V_844
MDIO_WC_REG_EEE_COMBO_CONTROL0	,	V_668
lasi_ctrl	,	V_1320
bnx2x_ets_get_min_w_val_nig	,	F_15
MDIO_PMA_REG_MISC_CTRL	,	V_1161
ENABLE_TX	,	V_1269
"8705 LASI status 0x%x\n"	,	L_226
"Unable to read 848xx "	,	L_306
MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0	,	V_1626
bnx2x_ets_e3b0_set_credit_upper_bound_pbf	,	F_20
bnx2x_is_sfp_module_plugged	,	F_128
"0x%x retry left\n"	,	L_103
"bnx2x_ets_E3B0_config BW"	,	L_14
phy_index	,	V_246
"Disabling TX on EXT_PHY2\n"	,	L_183
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK	,	V_340
link_change_count	,	V_1099
MDIO_PMA_REG_CDR_BANDWIDTH	,	V_1158
bnx2x_8727_hw_reset	,	F_243
bnx2x_8727_handle_mod_abs	,	F_246
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK	,	V_907
temp_vars	,	V_1077
SHARED_HW_CFG_LED_MAC1	,	V_1054
NIG_REG_INGRESS_BMAC0_MEM	,	V_378
mdc_mdio_access	,	V_472
bnx2x_warpcore_set_20G_force_KR2	,	F_122
"enabled SerDes interrupt\n"	,	L_160
FEATURE_CONFIG_BC_SUPPORTS_OPT_MDL_VRFY	,	V_1255
MDIO_WC_REG_TX_FIR_TAP	,	V_740
bnx2x_sfp_tx_fault_detection	,	F_317
"Set fault module-detected led "	,	L_260
hwpfc_enable	,	V_407
MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS	,	V_949
tx_en	,	V_780
ifir_val	,	V_716
bnx2x_bsc_module_sel	,	F_89
EMAC_RD	,	F_175
MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE	,	V_258
phy_ver	,	V_1145
"Invalid link indication"	,	L_181
"8705 1.c809 val=0x%x\n"	,	L_227
"KR PMA status 0x%x-&gt;0x%x,"	,	L_215
"Port 0x%x: LED MODE FRONT PANEL OFF\n"	,	L_334
config_init	,	V_1086
XMAC_CTRL_REG_TX_EN	,	V_316
MDIO_OVER_1G_UP1_10G	,	V_889
PORT_1	,	V_1575
UMAC_UMAC_EEE_CTRL_REG_EEE_EN	,	V_296
PORT_0	,	V_1574
MISC_REGISTERS_RESET_REG_2_CLEAR	,	V_257
PHY84858_STATUS_CMD_SYSTEM_BUSY	,	V_1361
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG	,	V_927
MDIO_PMA_REG_M8051_MSGOUT_REG	,	V_1126
e3_cmn_pin_cfg1	,	V_1594
I2C_BSC1	,	V_554
LED_BLINK_RATE_VAL_E1X_E2	,	V_1070
actual_phy_selection	,	V_1396
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX	,	V_876
EMAC_REG_RX_PFC_MODE_TX_EN	,	V_355
" init_preceding = %d\n"	,	L_191
I2C_BSC0	,	V_552
GP_STATUS_1G_KX	,	V_935
"an_link_status=0x%x\n"	,	L_216
MDIO_WC_REG_RX66_SCW0	,	V_745
MDIO_WC_REG_RX66_SCW1	,	V_746
SFP_EEPROM_PAGE_SIZE	,	V_1188
bnx2x_bsc_read	,	F_90
FLAGS_WC_DUAL_MODE	,	V_593
ETS_E3B0_PBF_MIN_W_VAL	,	V_140
"Begin common phy init\n"	,	L_379
bnx2x_e3b0_sp_get_pri_cli_reg	,	F_32
EEE_MODE_NVRAM_MASK	,	V_517
MDIO_WC_REG_RX66_SCW2	,	V_747
phy_gpio_reset	,	V_1582
MDIO_WC_REG_RX66_SCW3	,	V_748
MDIO_WC_REG_XGXSBLK1_LANECTRL2	,	V_790
MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR	,	V_1190
"No BP\n"	,	L_396
MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE	,	V_839
MDIO_WC_REG_XGXSBLK1_LANECTRL0	,	V_706
MDIO_WC_REG_XGXSBLK1_LANECTRL1	,	V_707
PORT_HW_CFG_EXT_PHY_GPIO_RST_MASK	,	V_1387
SFP_EEPROM_OPTIONS_ADDR	,	V_1239
XMAC_CTRL_REG_SOFT_RESET	,	V_1569
bnx2x_84833_get_reset_gpios	,	F_259
options	,	V_1237
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT	,	V_341
bnx2x_7101_read_status	,	F_280
"Module verification failed!!\n"	,	L_268
bnx2x_cannot_avoid_link_flap	,	F_303
ETH_PHY_DA_TWINAX	,	V_1082
cl37_val	,	V_1134
MDIO_PMA_REG_84823_CTL_SLOW_CLK_CNT_HIGH	,	V_1329
strict_cos	,	V_211
"Setting Fault LED to %d using pin cfg %d\n"	,	L_263
"54618SE cfg init\n"	,	L_338
NIG_LATCH_BC_ENABLE_MI_INT	,	V_1339
GP_STATUS_10M	,	V_932
lnkup_kr	,	V_774
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_NO_ENFORCEMENT	,	V_1252
"Advertising 10M-HD\n"	,	L_314
DEFAULT_TX_DRV_IPRE_DRIVER	,	V_730
"2PMA/PMD ext_phy_loopback: 54618se\n"	,	L_345
"Ext PHY pause result 0x%x\n"	,	L_90
FLAGS_FAN_FAILURE_DET_REQ	,	V_1621
"Begin phy probe\n"	,	L_359
wb_data	,	V_375
shmem2_region	,	V_47
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT_SD	,	V_1000
MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF	,	V_1194
LINK_STATUS_LINK_UP	,	V_27
xfer_size	,	V_1207
PORT_HW_CFG_FAULT_MODULE_LED_GPIO0	,	V_1275
PORT_HW_CFG_FAULT_MODULE_LED_GPIO1	,	V_1276
PORT_HW_CFG_FAULT_MODULE_LED_GPIO2	,	V_1277
"Setting 20G DXGXS\n"	,	L_115
PORT_HW_CFG_FAULT_MODULE_LED_GPIO3	,	V_1278
bnx2x_avoid_link_flap	,	F_302
cos_bw_nig	,	V_169
XMAC_PFC_CTRL_HI_REG_PFC_REFRESH_EN	,	V_225
"No LFA due to DCC flap after clp exit\n"	,	L_1
bnx2x_get_gpio	,	F_13
BMAC_CONTROL_RX_ENABLE	,	V_461
bnx2x_reg_set	,	V_646
"Enabling BigMAC1\n"	,	L_60
"Cannot avoid link flap lfa_sta=0x%x\n"	,	L_370
SWITCH_CFG_1G	,	V_1490
lp_pause	,	V_633
SHARED_HW_CFG_RX_LANE0_POL_FLIP_ENABLED	,	V_704
PORT_HW_CFG_PHY_SWAPPED_ENABLED	,	V_620
set_serdes	,	V_825
EMAC_TX_MODE_EXT_PAUSE_EN	,	V_349
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK	,	V_881
MDIO_REG_INTR_MASK	,	V_1448
bnx2x_get_emac_base	,	F_73
pause_enable	,	V_403
"Advertise 1GBase-T EEE\n"	,	L_71
copper_module_type	,	V_1223
"Enabling Auto-GrEEEn\n"	,	L_340
EMAC_MODE_PORT_MII_10M	,	V_987
MDIO_WC_REG_GP2_STATUS_GP_2_4_CL73_AN_CMPL	,	V_638
"that SFP+ module has been removed"	,	L_383
bnx2x_warpcore_set_limiting_mode	,	F_229
PORT_HW_CFG_TX_DRV_POST2_MASK	,	V_734
"             addr=0x%x, mdio_ctl=0x%x\n"	,	L_357
FEATURE_CONFIG_BC_SUPPORTS_DUAL_PHY_OPT_MDL_VRFY	,	V_1253
LINK_FLAP_AVOIDANCE_COUNT_MASK	,	V_1554
gpio_val	,	V_768
bnx2x_sfp_e1e2_set_transmitter	,	F_208
"Phy Initialization started\n"	,	L_365
LFA_FLOW_CTRL_MISMATCH	,	V_38
remove_leading_zeros	,	V_1034
BNX2X_FLOW_CTRL_BOTH	,	V_611
pfc0_val	,	V_215
EEE_MODE_NVRAM_BALANCED_TIME	,	V_507
":chip_id = 0x%x\n"	,	L_352
SHARED_HW_CFG_LED_MODE_SHIFT	,	V_1064
speed_capability_mask2	,	V_1526
"ETS enabled strict configuration\n"	,	L_37
bnx2x_prepare_xgxs	,	F_164
bnx2x_get_ext_phy_reset_gpio	,	F_309
PORT_HW_CFG_NET_SERDES_IF_SFI	,	V_786
SFP_EEPROM_FC_TX_TECH_ADDR	,	V_1213
NO_LFA_DUE_TO_DCC_MASK	,	V_20
link_up	,	V_88
base_weight	,	V_141
MDIO_WC_REG_ETA_CL73_LD_UD_CODE	,	V_663
MDIO_848xx_CMD_HDLR_DATA1	,	V_1362
XMAC_PFC_CTRL_HI_REG_RX_PFC_EN	,	V_227
"807x autoneg val = 0x%x\n"	,	L_206
"Setting SGMII mode\n"	,	L_109
MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK	,	V_985
MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL	,	V_681
sigdet	,	V_1619
GP_STATUS_SPEED_MASK	,	V_951
MDIO_WC_REG_CL73_BAM_CODE_FIELD	,	V_658
ver_addr	,	V_1040
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4	,	V_875
"Configure WC for LPI pass through\n"	,	L_93
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE	,	V_865
num_of_cos	,	V_180
"SFP+ module initialization took %d ms\n"	,	L_255
NIG_REG_EGRESS_EMAC0_OUT_EN	,	V_372
"KR2 recovery\n"	,	L_394
bnx2x_nig_brb_pfc_port_params	,	V_399
SFP_EEPROM_10G_COMP_CODE_SR_MASK	,	V_1231
def_md_devad	,	V_606
"bnx2x_set_led: Invalid led mode %d\n"	,	L_170
" to prevent failure of the card."	,	L_384
MDIO_AN_REG_CTRL	,	V_721
pri_offset	,	V_191
PORT_HW_CFG_TX_EQUALIZATION_MASK	,	V_727
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_LOCAL_FAULT_STATUS	,	V_324
PBF_REG_COS0_UPPER_BOUND	,	V_82
EMAC_MODE_HALF_DUPLEX	,	V_988
CHIP_REV	,	F_288
MDIO_CL73_IEEEB1_AN_ADV2	,	V_874
bnx2x_update_adv_fc	,	F_152
MDIO_CL73_IEEEB1_AN_ADV1	,	V_894
"invalid There can't be two COS's with"	,	L_24
bnx2x_update_pfc	,	F_66
PIN_CFG_EPIO0	,	V_64
bnx2x_bmac_enable	,	F_69
MAC_TYPE_XMAC	,	V_334
process	,	V_1366
temp	,	V_1398
bnx2x_warpcore_enable_AN_KR	,	F_117
MAC_TYPE_BMAC	,	V_459
MDIO_TX0_TX_DRIVER	,	V_984
clear	,	V_1098
"invalid cos entry\n"	,	L_23
bnx2x_xmac_enable	,	F_55
MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1	,	V_912
EMAC_MODE_PORT_GMII	,	V_990
MDIO_WC_REG_TX66_CONTROL	,	V_708
bnx2x_set_sfp_module_fault_led	,	F_226
phy_idx	,	V_1048
MDIO_CTL_REG_84823_MEDIA_PRIORITY_COPPER	,	V_1410
"Failed to get valid module type\n"	,	L_267
loopback_mode	,	V_31
rx_tx_in_reset	,	V_1293
cfg_size	,	V_11
MDIO_WC_REG_CL72_USERB0_CL72_OS_DEF_CTRL	,	V_686
bnx2x_8073_xaui_wa	,	F_197
cos_sp_bitmap	,	V_157
"Setting MOD_ABS (GPIO%d_P%d) AEU to 0x%x\n"	,	L_399
bnx2x_check_lfa	,	F_5
LFA_DCC_LFA_DISABLED	,	V_22
"Active external phy selected: %x\n"	,	L_184
MDIO_PMA_REG_10G_CTRL2	,	V_1132
MDIO_84833_TOP_CFG_FW_REV	,	V_1418
path	,	V_581
EMAC_REG_RX_PFC_MODE	,	V_353
dev	,	V_498
FLAGS_4_PORT_MODE	,	V_1480
PORT_HW_CFG_RJ45_PAIR_SWAP_MASK	,	V_1380
"Speed not supported: 0x%x\n"	,	L_99
"port %x, XGXS?%x, int_status 0x%x\n"	,	L_177
MDIO_PMA_LASI_RXCTRL	,	V_1136
cos_bw_pbf	,	V_170
MDIO_WC_REG_DIGITAL4_MISC3	,	V_724
XMAC_REG_EEE_TIMERS_HI	,	V_328
MDIO_WC_REG_DIGITAL4_MISC5	,	V_669
BIGMAC2_REGISTER_RX_CONTROL	,	V_381
BIGMAC_REGISTER_RX_MAX_SIZE	,	V_447
shmem_region	,	V_24
"Setting XMAC for EEE\n"	,	L_50
ARRAY_SIZE	,	F_113
bnx2x_set_warpcore_loopback	,	F_136
"Failed to configure EEE timers\n"	,	L_327
XMAC_REG_CLEAR_RX_LSS_STATUS	,	V_323
bnx2x_warpcore_set_sgmii_speed	,	F_124
fault_detected	,	V_1107
"req_flow_ctrl %x, req_line_speed %x,"	,	L_83
"Disabling PMD transmitter\n"	,	L_228
MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK	,	V_1206
PORT_HW_CFG_TX_LASER_MASK	,	V_1176
prio_cfg	,	V_1541
MDIO_WC_REG_PAR_DET_10G_STATUS	,	V_968
MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37	,	V_923
"mode = %x\n"	,	L_232
MDIO_REG_GPHY_SHADOW_LED_SEL2	,	V_1446
MDIO_REG_GPHY_SHADOW_LED_SEL1	,	V_1459
PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY	,	V_1110
"FW cmd: FW not ready.\n"	,	L_318
reg_val	,	V_855
bnx2x_7101_set_link_led	,	F_284
bnx2x_54618se_config_loopback	,	F_277
PORT_HW_CFG_LANE_SWAP_CFG_RX_SHIFT	,	V_834
dev_addr	,	V_1184
"Approved module\n"	,	L_252
I2C_WA_RETRY_CNT	,	V_1203
bnx2x_8073_config_init	,	F_201
"KR 0x9003 0x%x\n"	,	L_212
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC	,	V_613
UMAC_REG_COMMAND_CONFIG	,	V_276
phy_flags	,	V_336
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_LSB	,	V_110
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4	,	V_886
MDIO_PMA_REG_8073_SPEED_LINK_STATUS	,	V_1130
NIG_REG_LED_MODE_P0	,	V_1053
MDIO_CTL_REG_84823_MEDIA_PRIORITY_FIBER	,	V_1411
"bnx2x_ets_E3B0_config SP failed\n"	,	L_34
"FW cmd failed.\n"	,	L_319
bnx2x_e3b0_sp_get_pri_cli_reg_nig	,	F_33
PIN_CFG_GPIO3_P1	,	V_766
LINK_FLAP_COUNT_MASK	,	V_1561
MISC_REG_FOUR_PORT_PORT_SWAP	,	V_587
CL22_WR_OVER_CL45	,	F_99
bnx2x_get_cfg_pin	,	F_12
EMAC_RX_MODE_KEEP_VLAN_TAG	,	V_351
bnx2x_8727_read_sfp_module_eeprom	,	F_213
SHMEM_LFA_DONT_CLEAR_STAT	,	V_1552
"duplex %x  flow_ctrl 0x%x link_status 0x%x\n"	,	L_149
req_line_speed	,	V_39
WC_TX_FIR	,	F_121
DRV_MSG_CODE_VRFY_SPECIFIC_PHY_OPT_MDL	,	V_1254
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN	,	V_859
"8703 LASI status 0x%x\n"	,	L_210
"lane %d gp_speed 0x%x\n"	,	L_152
NIG_REG_P1_MAC_PAUSE_OUT_EN	,	V_269
NIG_REG_EGRESS_EMAC0_PORT	,	V_280
MDIO_AN_REG_8481_EXPANSION_REG_ACCESS	,	V_1422
MISC_REG_CPMU_LP_DR_ENABLE	,	V_1097
FEATURE_CONFIG_MT_SUPPORT	,	V_1545
MDIO_PMA_REG_DIGITAL_CTRL	,	V_1305
"bnx2x_ets_e3b0_sp_pri_to_cos_set invalid "	,	L_18
BNX2X_FLOW_CTRL_TX	,	V_223
MDIO_COMBO_IEEE0_AUTO_NEG_ADV	,	V_893
"Found errors on BMAC\n"	,	L_176
SHMEM_EEE_TIMER_MASK	,	V_524
i2c_val	,	V_549
PORT_FEATURE_FLOW_CONTROL_RX	,	V_1539
MDIO_84833_SUPER_ISOLATE	,	V_1425
MDIO_CTL_REG_84823_USER_CTRL_REG	,	V_1416
count	,	V_464
pri_bitmask	,	V_199
mod_abs	,	V_1313
MDIO_CTL_REG_84823_MEDIA	,	V_1402
bnx2x_set_disable_pmd_transmit	,	F_206
reset_gpio	,	V_1590
i2c_pins	,	V_547
"Setting the SFX7101 LASI indication\n"	,	L_346
FEATURE_CONFIG_BC_SUPPORTS_AFEX	,	V_1114
"Reading from eeprom is limited to 16 bytes\n"	,	L_238
bnx2x_ets_strict	,	F_39
MDIO_WIS_REG_LASI_STATUS	,	V_1167
LINK_ATTR_84858	,	V_1375
"Flow Control: TX only\n"	,	L_86
BIGMAC2_REGISTER_TX_MAX_SIZE	,	V_455
"EDC mode is set to 0x%x\n"	,	L_249
nig_led_mode	,	V_1063
"reset external PHY\n"	,	L_172
bnx2x_sfp_mask_fault	,	F_233
MISC_REGISTERS_GPIO_INT_OUTPUT_CLR	,	V_1292
is_power_up	,	V_1261
tx_lane_swap	,	V_832
"Link changed:[%x %x]-&gt;%x\n"	,	L_391
PHY_HALF_OPEN_CONN_FLAG	,	V_810
BIGMAC_REGISTER_BMAC_XGXS_CONTROL	,	V_444
BNX2X_FLOW_CTRL_RX	,	V_221
"bnx2x_check_fallback_to_cl37\n"	,	L_137
bnx2x_848xx_pair_swap_cfg	,	F_258
PORT_FEATURE_FLOW_CONTROL_TX	,	V_1538
bnx2x_get_mod_abs_int_cfg	,	F_127
"phy probe failed in phy index %d\n"	,	L_362
"BCM54618SE: link speed is %d\n"	,	L_344
FEATURE_CONFIG_BOOT_FROM_SAN	,	V_30
"isn't supported\n"	,	L_29
bnx2x_phy_read	,	F_94
cos_idx	,	V_178
SHMEM_EEE_TIME_OUTPUT_BIT	,	V_525
PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P1	,	V_150
PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P0	,	V_151
phy_serdes	,	V_1492
"Advertising 100M-HD\n"	,	L_312
MDIO_WC_REG_PAR_DET_10G_CTRL	,	V_684
bnx2x_sync_link	,	F_137
LINK_10THD	,	V_796
hw_reset	,	V_1622
bnx2x_calc_ieee_aneg_adv	,	F_104
MDIO_WIS_DEVAD	,	V_1164
bnx2x_umac_enable	,	F_50
bnx2x_fw_command	,	F_189
bnx2x_set_mdio_emac_per_phy	,	F_44
SHARED_HW_CFG_MDC_MDIO_ACCESS1_PHY_TYPE	,	V_473
"Enabling LPI assertion\n"	,	L_175
media_type	,	V_778
action	,	V_602
"XGXS 1G loopback enable\n"	,	L_167
NIG_REG_LED_CONTROL_TRAFFIC_P0	,	V_1072
XMAC_PFC_CTRL_HI_REG_TX_PFC_EN	,	V_228
FLAGS_NOC	,	V_1262
"807x PCS status 0x%x-&gt;0x%x\n"	,	L_211
PBF_REG_HIGH_PRIORITY_COS_NUM	,	V_78
ETH_PHY_KR	,	V_973
CHIP_NUM	,	F_53
bnx2x_set_rx_filter	,	F_301
bits	,	V_4
MISC_REGISTERS_RESET_REG_3_SET	,	V_599
MDIO_WC_REG_IEEE0BLK_MIICNTL	,	V_670
LFA_EEE_MISMATCH	,	V_53
e3_sfp_ctrl	,	V_763
PORT_FEATURE_LINK_SPEED_10G_CX4	,	V_1535
SPEED_1000	,	V_287
bnx2x_848x3_link_reset	,	F_270
status	,	V_1037
LOOPBACK_UMAC	,	V_1565
XMAC_REG_TX_CTRL	,	V_327
MDIO_AN_REG_8481_10GBASE_T_AN_CTRL	,	V_1354
"PMA_REG_STATUS=0x%x\n"	,	L_214
PORT_HW_CFG_TX_DRV_IFIR_MASK	,	V_732
MDIO_OVER_1G_UP1	,	V_891
other_shmem_base_addr	,	V_1390
"enabling UMAC\n"	,	L_41
LINK_10TFD	,	V_797
"BCM848x3: link speed is %d\n"	,	L_332
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK	,	V_1192
MDIO_REG_BANK_REMOTE_PHY	,	V_924
MDIO_OVER_1G_UP3	,	V_892
notify	,	V_1600
MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK	,	V_1195
MISC_REG_TWO_PORT_PATH_SWAP	,	V_589
EMAC_WR	,	F_47
PORT_HW_CFG_E3_FAULT_MDL_LED_SHIFT	,	V_1280
NIG_REG_XGXS0_STATUS_LINK10G	,	V_1017
tx_en_mode	,	V_1175
SFP_EEPROM_1G_COMP_CODE_BASE_T	,	V_1236
SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH	,	V_477
MAC_TYPE_NONE	,	V_809
"Total BW can't be zero\n"	,	L_36
EMAC_RX_MTU_SIZE_JUMBO_ENA	,	V_363
DCBX_E3B0_MAX_NUM_COS_PORT0	,	V_136
"populate_phy failed\n"	,	L_374
DCBX_E3B0_MAX_NUM_COS_PORT1	,	V_138
"not SGMII, no AN\n"	,	L_154
bnx2x_rearm_latch_signal	,	F_167
bnx2x_7101_config_loopback	,	F_278
SWITCH_CFG_10G	,	V_1008
FLAGS_MDC_MDIO_WA_B0	,	V_494
line_speed	,	V_89
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC	,	V_1135
"ETS E2E3 disabled configuration\n"	,	L_11
MISC_REG_CPMU_LP_IDLE_THR_P0	,	V_523
"media_types = 0x%x\n"	,	L_122
"Warning: PHY was not initialized,"	,	L_125
bnx2x_warpcore_set_10G_XFI	,	F_120
"Advertising 1G\n"	,	L_310
"CL73 state-machine is not stable. "	,	L_140
ext_phy_type	,	V_1591
edc_mode	,	V_1212
LINK_2500TFD	,	V_804
BIGMAC_REGISTER_RX_LSS_STATUS	,	V_1611
gp_speed	,	V_959
PORT_FEATURE_FLOW_CONTROL_MASK	,	V_1536
MDIO_PMA_REG_RX_SD	,	V_1168
bnx2x_update_mng_eee	,	F_87
MDIO_WC_REG_RX1_PCI_CTRL	,	V_700
chip_id	,	V_236
NIG_REG_BMAC0_REGS_OUT_EN	,	V_373
pd_10g	,	V_902
"FW version 0x%x:0x%x for port %d\n"	,	L_192
cur_link_up	,	V_1102
BIGMAC_REGISTER_RX_CONTROL	,	V_379
bnx2x_8726_link_reset	,	F_241
eee_status	,	V_17
"pause_result CL73 0x%x\n"	,	L_134
LINK_1000TFD	,	V_802
MDIO_PMA_REG_PHY_IDENTIFIER	,	V_1162
FW_PARAM_SET	,	F_218
"EEE enable failed.\n"	,	L_324
GRCBASE_MISC	,	V_256
SUPPORTED_10baseT_Full	,	V_1348
phy_54618se	,	V_1513
MCPR_IMC_COMMAND_WRITE_OP	,	V_569
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_POWER_DOWN	,	V_1289
prev_line_speed	,	V_1105
bnx2x_sfp_module_detection	,	F_134
LINK_2500THD	,	V_803
MDIO_AN_REG_LP_AUTO_NEG2	,	V_969
"Setting the SFX7101 LED to blink on traffic\n"	,	L_347
MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED	,	V_905
ext_phy_config	,	V_1473
XMAC_REG_CTRL_SA_LO	,	V_233
XMAC_CTRL_REG_RX_EN	,	V_317
MDIO_WC_REG_CL82_USERB1_TX_CTRL9	,	V_652
EMAC_REG_RX_PFC_MODE_PRIORITIES	,	V_356
tx_driver_val	,	V_712
PORT_HW_CFG_E3_PHY_RESET_SHIFT	,	V_1386
NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_MSB	,	V_109
bnx2x_3_seq_format_ver	,	F_170
PORT_HW_CFG_NET_SERDES_IF_SGMII	,	V_782
GP_STATUS_6G	,	V_938
MISC_REGISTERS_RESET_REG_2_MSTAT0	,	V_1553
MDIO_WC_REG_CL82_USERB1_TX_CTRL5	,	V_649
"Advertising 10G\n"	,	L_317
MDIO_WC_REG_CL82_USERB1_TX_CTRL6	,	V_651
MDIO_WC_REG_CL82_USERB1_TX_CTRL7	,	V_650
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK	,	V_1251
XGXS_EXT_PHY_TYPE	,	F_290
"MDC/MDIO access timeout\n"	,	L_68
LINK_1000THD	,	V_801
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE	,	V_634
UMAC_COMMAND_CONFIG_REG_NO_LGTH_CHECK	,	V_284
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P1	,	V_1588
MDIO_PMA_REG_8727_PCS_GP	,	V_1311
NIG_MASK_SERDES0_LINK_STATUS	,	V_1011
"the 8073\n"	,	L_222
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P0	,	V_1584
"Setting transmitter tx_en=%x for port %x "	,	L_231
cos1_bw	,	V_207
PORT_HW_CFG_NET_SERDES_IF_KR	,	V_777
GP_STATUS_5G	,	V_937
"0x81d1 = 0x%x\n"	,	L_151
bnx2x_8073_8727_external_rom_boot	,	F_195
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN	,	V_1517
MDIO_CL73_IEEEB1_AN_LP_ADV2	,	V_952
MDIO_CL73_IEEEB1_AN_LP_ADV1	,	V_910
reset_pin	,	V_1383
NIG_REG_BMAC0_OUT_EN	,	V_369
MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE	,	V_841
"EMAC reset reg is %u\n"	,	L_39
MDIO_REG_GPHY_EXP_TOP_2K_BUF	,	V_1456
XMAC_PFC_CTRL_HI_REG_PFC_STATS_EN	,	V_226
bank	,	V_976
bnx2x_warpcore_config_init	,	F_133
MDIO_PMA_REG_STATUS	,	V_1155
NIG_REG_XGXS0_CTRL_PHY_ADDR	,	V_1493
MDIO_REG_BANK_AER_BLOCK	,	V_594
NIG_REG_P1_HWPFC_ENABLE	,	V_428
REQ_FC_AUTO_ADV_MASK	,	V_43
SHMEM_EEE_1G_ADV	,	V_533
"Flow Ctrl AN mismatch %x vs. %x\n"	,	L_6
"Flow Control: RX &amp; TX\n"	,	L_88
clc_cnt	,	V_240
EMAC_REG_EMAC_MODE	,	V_260
EMAC_REG_EMAC_RX_MODE	,	V_344
"84833 hw reset on pin values 0x%x\n"	,	L_321
PHY84833_STATUS_CMD_COMPLETE_PASS	,	V_1370
PBF_REG_COS3_WEIGHT_P0	,	V_175
"configured UMAC for EEE\n"	,	L_43
MDIO_XGXS_BLOCK2_TEST_MODE_LANE	,	V_824
PORT_HW_CFG_MEDIA_TYPE_PHY2_SHIFT	,	V_820
aer_val	,	V_591
MDIO_PMA_REG_8481_LED5_MASK	,	V_1331
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK	,	V_978
oc_port	,	V_1319
bnx2x_init_xgxs_loopback	,	F_300
BIGMAC2_REGISTER_BMAC_XGXS_CONTROL	,	V_451
bnx2x_warpcore_clear_regs	,	F_126
"Enabling TXONOFF_PWRDN_DIS\n"	,	L_281
fw_resp	,	V_1243
bnx2x_status	,	V_154
bnx2x_8726_external_rom_boot	,	F_238
PHY84833_MB_PROCESS3	,	V_1374
"Don't Advertise 1GBase-T EEE\n"	,	L_339
MDIO_AN_REG_ADV_PAUSE_MASK	,	V_643
PHY84833_MB_PROCESS2	,	V_1367
"EEE disable failed.\n"	,	L_323
PHY84833_MB_PROCESS1	,	V_1373
PORT_HW_CFG_NET_SERDES_IF_XFI	,	V_785
speed_mask	,	V_930
bnx2x_kr2_recovery	,	F_318
NIG_REG_SERDES0_CTRL_PHY_ADDR	,	V_1491
XMAC_REG_CTRL_SA_HI	,	V_235
MDIO_PMA_REG_8726_TX_CTRL1	,	V_1307
SFP_EEPROM_VENDOR_NAME_ADDR	,	V_1258
bnx2x_fan_failure_det_req	,	F_321
PORT_HW_CFG_EXT_PHY_GPIO_RST_SHIFT	,	V_1389
MDIO_REG_BANK_OVER_1G	,	V_890
USES_WARPCORE	,	F_43
rx_tx_asic_rst	,	V_695
LINK_STATUS_LINK_PARTNER_10TFD_CAPABLE	,	V_1432
FLAGS_DUMMY_READ	,	V_501
FLAGS_SFP_NOT_APPROVED	,	V_1249
legacy_speed	,	V_1428
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE	,	V_1010
MDIO_PMA_REG_GEN_CTRL	,	V_1122
sp_pri_to_cos	,	V_184
"1G SFP module detected\n"	,	L_244
PORT_HW_CFG_E3_TX_FAULT_SHIFT	,	V_1615
MDIO_XS_DEVAD	,	V_1159
phy_null	,	V_1516
bnx2x_get_link_speed_duplex	,	F_156
max_cos	,	V_133
PBF_REG_COS1_WEIGHT_P1	,	V_171
AEU_INPUTS_ATTN_BITS_GPIO0_FUNCTION_0	,	V_1625
PBF_REG_COS1_WEIGHT_P0	,	V_172
GP_STATUS_1G	,	V_934
MDIO_PMA_REG_CMU_PLL_BYPASS	,	V_1163
pri_cli_nig_msb	,	V_202
"to prevent failure of the card. "	,	L_300
MCP_REG_MCPR_GP_OENABLE	,	V_58
PHY84833_STATUS_CMD_OPEN_OVERRIDE	,	V_1368
sfp_ctrl	,	V_546
duplex	,	V_291
"Enabling BigMAC2\n"	,	L_61
bnx2x_update_link_up	,	F_185
MDIO_AN_REG_8073_2_5G	,	V_1144
PBF_REG_P0_INIT_CRD	,	V_466
NIG_REG_XGXS0_CTRL_MD_ST	,	V_604
"Disable 2.5G\n"	,	L_208
MDIO_PMA_REG_EDC_FFE_MAIN	,	V_1147
wc_regs	,	V_761
"Setting RX Equalizer to BCM8706"	,	L_277
EMAC_REG_EMAC_MDIO_COMM	,	V_485
bnx2x_ets_e3b0_sp_pri_to_cos_init	,	F_30
multi_phy_config	,	V_619
MISC_REGISTERS_GPIO_PORT_SHIFT	,	V_1578
XGXS_EXT_PHY_ADDR	,	F_291
NIG_REG_P0_RX_COS4_PRIORITY_MASK	,	V_395
ppp_enable	,	V_402
"Internal phy port=%d, addr=0x%x, mdio_ctl=0x%x\n"	,	L_355
"FW does not support OPT MDL verification\n"	,	L_251
bnx2x_pbf_update	,	F_72
"Init 8073\n"	,	L_202
PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK	,	V_815
port_mb	,	V_25
idx	,	V_544
bnx2x_phy_selection	,	F_181
bnx2x_set_cfg_pin	,	F_10
BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS	,	V_453
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN	,	V_897
lc_addr	,	V_563
PBF_REG_COS1_UPPER_BOUND	,	V_83
LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE	,	V_631
MDIO_REG_BANK_COMBO_IEEE0	,	V_827
bnx2x_cl45_read	,	F_76
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN	,	V_871
PBF_REG_COS5_WEIGHT_P0	,	V_177
MCP_REG_MCPR_IMC_DATAREG0	,	V_574
bnx2x_get_gpio_port	,	F_207
"Invalid phy_index %d\n"	,	L_351
bnx2x_get_ext_phy_config	,	F_286
speed	,	V_1046
bnx2x_8727_specific_func	,	F_223
"Please remove the SFP+ module and "	,	L_301
MDIO_WC_REG_RX66_SCW3_MASK	,	V_752
NIG_REG_STATUS_INTERRUPT_PORT0	,	V_1014
SERDES_RESET_BITS	,	V_597
speed_capability_mask	,	V_1527
MDIO_AN_REG_8481_1000T_CTRL	,	V_1343
MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK	,	V_911
bnx2x_warpcore_hw_reset	,	F_227
PORT_HW_CFG_LANE_SWAP_CFG_TX_MASK	,	V_835
gpio_num	,	V_65
mask	,	V_1004
hw_led_mode	,	V_1047
led_mode_bitmask	,	V_1309
"port %x: External link is down\n"	,	L_220
pbf_pri_offset	,	V_197
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE	,	V_909
GRCBASE_UMAC1	,	V_272
"Shutdown SFP+ module!!\n"	,	L_269
GRCBASE_UMAC0	,	V_273
"Warning: Link speed was forced to 1000Mbps. Current SFP module in port %d is not compliant with 10G Ethernet\n"	,	L_245
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN	,	V_845
"mpc=0x%x. DISABLING LINK !!!\n"	,	L_182
MISC_REG_LCPLL_E40_RESETB_DIG	,	V_1284
BIGMAC_REGISTER_BMAC_CONTROL	,	V_446
PORT_HW_CFG_FAULT_MODULE_LED_MASK	,	V_1273
PHY_OVER_CURRENT_FLAG	,	V_1597
SHMEM_EEE_ACTIVE_BIT	,	V_543
CL22_RD_OVER_CL45	,	F_141
MDIO_CTL_DEVAD	,	V_1324
sp_params	,	V_204
"Analyze UNKNOWN\n"	,	L_390
EMAC_REG_EMAC_TX_MODE	,	V_346
bnx2x_update_pfc_xmac	,	F_40
MAC_TYPE_EMAC	,	V_374
UMAC_COMMAND_CONFIG_REG_LOOP_ENA	,	V_300
MISC_REG_CPMU_LP_FW_ENABLE_P0	,	V_527
"ext_phy_link_up = %d, int_link_up = %d,"	,	L_190
GP_STATUS_2_5G	,	V_936
MDIO_REG_GPHY_SHADOW_INVERT_FIB_SD	,	V_1452
"XGXS 10G loopback enable\n"	,	L_166
" speed_cap_mask %x\n"	,	L_84
NIG_REG_EMAC0_IN_EN	,	V_370
"Legacy speed status = 0x%x\n"	,	L_330
"been detected and the power to "	,	L_298
bnx2x_cl45_read_and_write	,	F_93
"Setting BSC switch\n"	,	L_76
UMAC_COMMAND_CONFIG_REG_PAUSE_IGNORE	,	V_290
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_REMOTE_FAULT_STATUS	,	V_325
"PFC is disabled\n"	,	L_55
pbf_cos_offset	,	V_196
"About to update PFC in BMAC\n"	,	L_58
"speed 0x%x, hw_led_mode 0x%x\n"	,	L_169
vendor_pn	,	V_1247
gpio_pins_bitmask	,	V_1310
is_init	,	V_1187
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X3	,	V_720
MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT	,	V_980
enable	,	V_264
EEE_MODE_NVRAM_LATENCY_TIME	,	V_511
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2	,	V_674
"Invalid line_speed 0x%x\n"	,	L_64
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1	,	V_702
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT	,	V_979
EDC_MODE_ACTIVE_DAC	,	V_1225
digctrl_kx1	,	V_755
digctrl_kx2	,	V_756
val	,	V_5
NIG_REG_XGXS0_STATUS_LINK_STATUS	,	V_1018
PBF_REG_P0_PAUSE_ENABLE	,	V_468
gp_oenable	,	V_57
DISABLE_TX	,	V_1112
bnx2x_8727_read_status	,	F_247
xgxs_config_tx	,	V_1471
EMAC_MDIO_MODE_CLAUSE_45	,	V_244
MDIO_AN_REG_ADV2	,	V_1148
NIG_REG_P0_RX_COS0_PRIORITY_MASK	,	V_389
min_w_val_nig	,	V_164
"XGXS\n"	,	L_52
sl_addr	,	V_562
PORT_HW_CFG_NET_SERDES_IF_KR2	,	V_789
LINK_STATUS_LINK_PARTNER_100TXFD_CAPABLE	,	V_1434
gpio_mode	,	V_1183
cl37_fsm_received	,	V_917
latch_status	,	V_1020
PORT_HW_CFG_E3_TX_FAULT_MASK	,	V_1614
NIG_REG_SERDES0_STATUS_LINK_STATUS	,	V_1016
bnx2x_8727_link_reset	,	F_248
MDIO_84833_TOP_CFG_FW_EEE	,	V_1419
link_10g	,	V_1096
PORT_HW_CFG_MEDIA_TYPE_PHY0_SHIFT	,	V_816
"bnx2x_ets_e3b0_sp_set_pri_cli_reg "	,	L_22
an1000_status	,	V_1151
bnx2x_sfp_e3_set_transmitter	,	F_132
"Tx is disabled\n"	,	L_283
PORT_HW_CFG_FAULT_MODULE_LED_DISABLED	,	V_1274
bnx2x_warpcore_set_10G_KR	,	F_119
"Ext PHY CL37 pause result 0x%x\n"	,	L_193
set_link_led	,	V_1049
EMAC_MODE_RESET	,	V_261
bnx2x_8485x_format_ver	,	F_266
rx_preemphasis	,	V_995
bnx2x_848xx_set_link_led	,	F_271
"phy link up\n"	,	L_120
min_w_val	,	V_87
UMAC_COMMAND_CONFIG_REG_IGNORE_TX_PAUSE	,	V_289
"Unknown WC interface type 0x%x\n"	,	L_353
"54618x set link led (mode=%x)\n"	,	L_342
"EEE is active\n"	,	L_75
MDIO_RX0_RX_STATUS_SIGDET	,	V_920
bnx2x_848xx_format_ver	,	F_267
xgxs_config_rx	,	V_1470
udelay	,	F_41
link_cfg_idx	,	V_617
"phy_config_swapped %x, phy_index %x,"	,	L_360
DUAL_MEDIA	,	F_217
"link speed unsupported gp_status 0x%x\n"	,	L_146
MDIO_PMA_REG_8481_LED2_MASK	,	V_1327
MDIO_COMBO_IEEE0_MII_CONTROL	,	V_828
PHY84858_STATUS_CMD_COMPLETE_ERROR	,	V_1365
switch_cfg	,	V_1007
bnx2x_populate_ext_phy	,	F_289
bnx2x_84858_cmd_hdlr	,	F_255
bnx2x_7101_hw_reset	,	F_283
bnx2x_eee_nvram_to_time	,	F_80
"bit 15 went off\n"	,	L_198
reset_ext_phy	,	V_1566
BIGMAC2_REGISTER_TX_PAUSE_CONTROL	,	V_384
MDIO_XS_REG_8073_RX_CTRL_PCIE	,	V_1160
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_SHIFT	,	V_1444
MDIO_WC_REG_COMBO_IEEE0_MIICTRL	,	V_757
bnx2x_bmac1_enable	,	F_67
"PBF updated to speed %d credit %d\n"	,	L_65
EEE_MODE_OUTPUT_TIME	,	V_515
MDIO_WC_REG_RX66_SCW0_MASK	,	V_749
EMAC_RX_MODE_RESET	,	V_345
fw_ver1	,	V_1117
"54618SE read_status: 0x%x\n"	,	L_343
fw_ver2	,	V_1118
offset	,	V_590
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_MSB	,	V_111
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT	,	V_69
phy_84858	,	V_1511
bnx2x_8726_config_loopback	,	F_237
user_data	,	V_1208
bnx2x_update_pfc_nig	,	F_64
SUPPORTED_Pause	,	V_1483
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL	,	V_742
MDIO_PMA_REG_8726_TX_CTRL2	,	V_1308
bnx2x_update_link_down	,	F_184
mac_base	,	V_1606
bnx2x_8705_read_status	,	F_205
PORT_HW_CFG_ENABLE_BAM_ON_KR_ENABLED	,	V_693
LOOPBACK_XMAC	,	V_1564
MDIO_REG_BANK_BAM_NEXT_PAGE	,	V_863
link_config2	,	V_1525
NIG_REG_P1_MAC_IN_EN	,	V_265
MDIO_WC_REG_DIGITAL5_MISC6	,	V_760
MDIO_WC_REG_DIGITAL5_MISC7	,	V_697
port_hw_config	,	V_557
PHY_SFP_TX_FAULT_FLAG	,	V_812
cfg_pin	,	V_762
"EEE negotiated - 10G\n"	,	L_74
value	,	V_1612
cos_entry	,	V_163
MDIO_REG_GPHY_AUX_STATUS	,	V_1460
MDIO_CTL_REG_84823_MEDIA_LINE_XAUI_L	,	V_1409
MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_REQ	,	V_691
EDC_MODE_LINEAR	,	V_1241
MCPR_IMC_COMMAND_IMC_STATUS_BITSHIFT	,	V_572
NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0	,	V_1073
"Flow control mismatch %x vs. %x\n"	,	L_3
BIGMAC_REGISTER_TX_MAX_SIZE	,	V_448
"line_speed %x  duplex %x  flow_ctrl 0x%x\n"	,	L_124
ret_val	,	V_487
SUPPORTED_1000baseT_Full	,	V_1481
MDIO_WC_REG_CL72_USERB0_CL72_TX_FIR_TAP	,	V_680
EMAC_RX_MODE_FLOW_EN	,	V_348
LINK_FLAP_AVOIDANCE_COUNT_OFFSET	,	V_1555
"port %x: External link up in 1G\n"	,	L_219
bnx2x_sfp_set_transmitter	,	F_209
PORT_FEATURE_LINK_SPEED_MASK	,	V_1528
"About to update PFC in EMAC\n"	,	L_59
MISC_REGISTERS_GPIO_OUTPUT_HIGH	,	V_1116
"XGXS 8706 force 10Gbps\n"	,	L_279
"bnx2x_xgxs_deassert\n"	,	L_81
link_10g_plus	,	V_791
phy_addr	,	V_577
MDIO_AN_REG_ADV_PAUSE	,	V_625
bmac_loopback	,	V_441
fw_cmd	,	V_1355
bnx2x_8726_common_init_phy	,	F_308
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_5	,	V_103
NIG_STATUS_EMAC0_MI_INT	,	V_1022
"Duplex mismatch %x vs. %x\n"	,	L_2
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_4	,	V_101
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_3	,	V_99
BIGMAC_REGISTER_CNT_MAX_SIZE	,	V_449
MDIO_REG_BANK_SERDES_DIGITAL	,	V_843
MISC_REGISTERS_GPIO_INT_OUTPUT_SET	,	V_1296
"Download complete. fw version = 0x%x\n"	,	L_196
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_2	,	V_97
is_mi_int	,	V_1103
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_1	,	V_96
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_0	,	V_95
nig_bmac_enable	,	V_460
"enabled external phy int\n"	,	L_159
"phy in index %d link is up\n"	,	L_179
"Enabling 8727 TX laser\n"	,	L_304
"Advertise 10GBase-T EEE\n"	,	L_70
MDIO_REG_BANK_RX1	,	V_993
MDIO_REG_BANK_RX0	,	V_918
MDIO_REG_BANK_RX3	,	V_992
bnx2x_check_fallback_to_cl37	,	F_154
FLAGS_EEE	,	V_1453
xcm_mask	,	V_401
"Unsupported Serdes Net Interface 0x%x\n"	,	L_117
"Setting WC TX to %d\n"	,	L_106
version	,	V_1036
PHY848xx_CMDHDLR_WAIT	,	V_1358
bnx2x_link_int_ack	,	F_168
MDIO_PMA_REG_84833_CTL_LED_CTL_1	,	V_1334
MCPR_IMC_COMMAND_TRANSFER_ADDRESS_BITSHIFT	,	V_571
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH	,	V_895
MDIO_CTL_REG_84823_MEDIA_COPPER_CORE_DOWN	,	V_1405
phy_84823	,	V_1508
SUPPORTED_Asym_Pause	,	V_1484
control2	,	V_842
SFP_EEPROM_CON_TYPE_VAL_RJ45	,	V_1230
LFA_LINK_DOWN	,	V_28
control1	,	V_898
bnx2x_populate_phy	,	F_292
bnx2x_null_format_ver	,	F_171
"Error: Power fault on Port %d has "	,	L_297
LOOPBACK_BMAC	,	V_442
"set SGMII AUTONEG\n"	,	L_98
bnx2x_bits_dis	,	F_4
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN	,	V_877
UMAC_COMMAND_CONFIG_REG_RX_ENA	,	V_278
MISC_REG_FOUR_PORT_PATH_SWAP	,	V_585
" link speed %d\n"	,	L_189
shmem_base_path	,	V_1382
NIG_REG_LLH1_BRB1_NOT_MCP	,	V_1548
MDIO_AN_REG_LP_AUTO_NEG	,	V_640
"Exit config init\n"	,	L_118
ipost2_val	,	V_717
mac_type	,	V_302
phy_84833	,	V_1509
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_1	,	V_435
phy_84834	,	V_1510
port_swap_ovr	,	V_583
EMAC_RX_MODE_KEEP_MAC_CONTROL	,	V_360
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_0	,	V_436
nig_reg_adress_crd_weight	,	V_167
XGXS_RESET_BITS	,	V_607
MDIO_WC_REG_FX100_CTRL3	,	V_723
credit_upper_bound	,	V_93
MDIO_WC_REG_FX100_CTRL1	,	V_722
"read phy register failed\n"	,	L_67
EEE_MODE_OVERRIDE_NVRAM	,	V_514
MDIO_AN_REG_CL37_FC_LP	,	V_642
MDIO_WC_REG_CL82_USERB1_RX_CTRL11	,	V_653
MDIO_AN_REG_CL37_FC_LD	,	V_641
MDIO_WC_REG_CL82_USERB1_RX_CTRL10	,	V_654
MDIO_PMA_LASI_RXSTAT	,	V_1139
"phy fw version(1)\n"	,	L_307
pkt_priority_to_cos	,	V_408
PORT_HW_CFG_E3_TX_LASER_MASK	,	V_781
"Setting KR 10G-Force\n"	,	L_110
"set SGMII force speed %d\n"	,	L_100
GP_STATUS_10G_XFI	,	V_944
bnx2x_eee_disable	,	F_85
bnx2x_emac_program	,	F_160
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE	,	V_899
initialize	,	V_1395
"XGXS 8706/8726\n"	,	L_272
MISC_REGISTERS_RESET_REG_2_RST_BMAC0	,	V_335
eee_idle	,	V_513
"Enable CL37 BAM on KR\n"	,	L_97
PBF_REG_COS0_WEIGHT_P1	,	V_153
"SGMII\n"	,	L_156
is_duplex	,	V_931
bnx2x_8483x_enable_eee	,	F_263
gport	,	V_1235
PBF_REG_COS0_WEIGHT_P0	,	V_152
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN	,	V_870
PORT_HW_CFG_LANE_SWAP_CFG_RX_MASK	,	V_833
bnx2x_set_gpio_int	,	F_232
DP	,	F_7
umac_base	,	V_271
MDIO_COMBO_IEEO_MII_CONTROL_AN_EN	,	V_856
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_NOT_CONN	,	V_1012
"10G-base-T PMA status 0x%x-&gt;0x%x\n"	,	L_349
UMAC_COMMAND_CONFIG_REG_PROMIS_EN	,	V_281
PORT_HW_CFG_E3_I2C_MUX1_MASK	,	V_560
reg	,	V_3
SHMEM_EEE_LP_ADV_STATUS_MASK	,	V_541
tx_preemphasis	,	V_996
MDIO_CL73_USERB0_CL73_UCTRL	,	V_868
MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT	,	V_1189
bnx2x_set_brcm_cl37_advertisement	,	F_147
EMAC_MDIO_COMM_START_BUSY	,	V_484
bnx2x_8727_power_module	,	F_220
EEE_MODE_TIMER_MASK	,	V_516
default_cfg	,	V_692
ret	,	V_644
bnx2x_disable_kr2	,	F_114
"Before rom RX_ALARM(port1): 0x%x\n"	,	L_203
MDIO_CTL_REG_84823_MEDIA_LINE_MASK	,	V_1404
phy_blk	,	V_1572
EMAC_REG_EMAC_LED	,	V_1055
serdes_net_if	,	V_771
"Warning: Unqualified SFP+ module detected,"	,	L_253
vendor_name	,	V_1245
"8727 LASI status 0x%x\n"	,	L_295
MISC_REG_TWO_PORT_PATH_SWAP_OVWR	,	V_588
NIG_REG_MASK_INTERRUPT_PORT0	,	V_1013
PHY84833_STATUS_CMD_OPEN_FOR_CMDS	,	V_1369
dont_clear_stat	,	V_1550
xmac_base	,	V_213
EMAC_MDIO_COMM_COMMAND_READ_22	,	V_488
bnx2x_8706_read_status	,	F_236
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101	,	V_1514
adv	,	V_535
port	,	V_26
bnx2x_emac_enable	,	F_56
tap_val	,	V_711
bnx2x_5461x_set_link_led	,	F_274
MDIO_AN_REG_STATUS	,	V_965
cur_req_fc_auto_adv	,	V_13
"control reg 0x%x (after %d ms)\n"	,	L_157
bnx2x_save_848xx_spirom_version	,	F_250
MDIO_WC_REG_TX_FIR_TAP_ENABLE	,	V_741
PBF_REG_DISABLE_NEW_TASK_PROC_P0	,	V_465
MISC_REGISTERS_RESET_REG_2_XMAC_SOFT	,	V_313
"Setting SFP+ power to %x\n"	,	L_265
MISC_REG_FOUR_PORT_PATH_SWAP_OVWR	,	V_584
NIG_REG_LLH0_BRB1_DRV_MASK_MF	,	V_1547
swap_override	,	V_1173
PHY84833_STATUS_CMD_COMPLETE_ERROR	,	V_1371
SPEED_10000	,	V_312
next_page	,	V_1617
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN	,	V_850
"Failed to read Option field from module EEPROM\n"	,	L_248
bnx2x_ets_e2e3a0_disabled	,	F_14
LINK_STATUS_PHYSICAL_LINK_FLAG	,	V_792
bnx2x_848x3_config_init	,	F_264
MDIO_RX0_RX_EQ_BOOST	,	V_994
SHARED_HW_CFG_LED_PHY1	,	V_1066
bnx2x_pfc_nig_rx_priority_mask	,	F_60
"bnx2x_restart_autoneg mii_control before = 0x%x\n"	,	L_131
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG	,	V_926
MDIO_PMA_REG_8727_TX_CTRL2	,	V_1316
MDIO_PMA_REG_8727_TX_CTRL1	,	V_1315
PHY84833_CONSTANT_LATENCY	,	V_1413
cos_bit_to_set	,	V_200
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH	,	V_612
o_buf	,	V_1186
port_swap	,	V_582
EMAC_MDIO_COMM_COMMAND_READ_45	,	V_499
NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0	,	V_1067
bnx2x_8726_config_init	,	F_240
bnx2x_8073_resolve_fc	,	F_194
feature_config_flags	,	V_29
mii_ctrl	,	V_1044
bnx2x_cos_state_strict	,	V_203
MDIO_PMA_REG_8481_SIGNAL_MASK	,	V_1442
cur_mode	,	V_239
MDIO_PMA_REG_BCM_CTRL	,	V_1133
NIG_REG_P0_RX_COS5_PRIORITY_MASK	,	V_396
MDIO_XS_SFX7101_XGXS_TEST1	,	V_1462
ld_pause	,	V_632
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER	,	V_1291
NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_LSB	,	V_108
or_val	,	V_575
LINK_100TXHD	,	V_798
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL	,	V_864
MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC	,	V_627
bnx2x_8073_common_init_phy	,	F_307
FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED	,	V_998
MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK	,	V_922
clear_latch_ind	,	V_1567
BCM84858_PHY_ID	,	V_1401
MDIO_AN_REG_ADV	,	V_1143
bnx2x_link_settings_status	,	F_157
sfi_tap_values	,	V_726
MISC_REG_XMAC_PHY_PORT_MODE	,	V_311
num_of_rx_cos_priority_mask	,	V_430
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT	,	V_860
"10G Optic module detected\n"	,	L_246
UMAC_COMMAND_CONFIG_REG_PAD_EN	,	V_282
PIN_CFG_GPIO0_P0	,	V_66
"Download failed. fw version = 0x%x\n"	,	L_195
bnx2x_cl22_write	,	F_74
"Invalid TX_LASER_MDIO 0x%x\n"	,	L_233
LINK_ATTR_SYNC_KR2_ENABLE	,	V_665
is_lb	,	V_212
always_autoneg	,	V_754
tx_driver	,	V_975
bnx2x_set_xmac_rxtx	,	F_54
MDIO_WC_REG_IEEE0BLK_AUTONEGNP	,	V_676
MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX	,	V_880
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT	,	V_848
" Please remove the SFP+ module and"	,	L_385
PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P1	,	V_144
PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P0	,	V_145
MDIO_XS_8706_REG_BANK_RX1	,	V_1304
MDIO_XS_8706_REG_BANK_RX0	,	V_1303
MDIO_WC_REG_RX0_ANARXCONTROL1G	,	V_743
MDIO_PMA_REG_8073_CHIP_REV	,	V_1128
MCP_REG_MCPR_IMC_SLAVE_CONTROL	,	V_568
"Unable to determine module type 0x%x !!!\n"	,	L_247
MDIO_REG_BANK_XGXS_BLOCK2	,	V_823
legacy_status	,	V_1427
"the same strict pri\n"	,	L_21
MDIO_PMA_REG_8481_LED3_BLINK	,	V_1332
bnx2x_ets_e3b0_disabled	,	F_22
NIG_REG_P1_TX_ARB_CLIENT_IS_SUBJECT2WFQ	,	V_118
mode	,	V_481
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54616	,	V_1512
neg	,	V_538
bnx2x_84833_cmd_hdlr	,	F_256
PHY848xx_CMDHDLR_MAX_ARGS	,	V_1378
MDIO_REG_GPHY_EXP_ACCESS_GATE	,	V_1457
bnx2x_link_int_enable	,	F_166
MAX_PHYS	,	V_1042
alarm_status_offset	,	V_1298
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL	,	V_849
"rx_status(0x80b0) = 0x%x\n"	,	L_139
PORT_FEATURE_LINK_SPEED_10M_HALF	,	V_1529
DCBX_MAX_NUM_COS	,	V_186
"Init XMAC to 20G x 2 ports per path\n"	,	L_47
sl_devid	,	V_561
gpio_port	,	V_67
PORT_HW_CFG_E3_PWR_DIS_SHIFT	,	V_1199
"PMA/PMD ext_phy_loopback: 8726\n"	,	L_282
aeu_mask	,	V_1623
"Init XMAC to 2 ports x 10G per path\n"	,	L_45
"port %x: External link up in 2.5G\n"	,	L_218
SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE	,	V_1224
LINK_SFP_EEPROM_COMP_CODE_MASK	,	V_1218
"Change TX_Fault LED: -&gt;%x\n"	,	L_393
PORT_HW_CFG_E3_PWR_DIS_MASK	,	V_1198
mii_control	,	V_826
"No phy found for initialization !!\n"	,	L_371
bnx2x_ets_e3b0_config	,	F_36
EMAC_MDIO_COMM_DATA	,	V_489
PBF_REG_NUM_STRICT_ARB_SLOTS	,	V_84
MDIO_AN_REG_LP_EEE_ADV	,	V_539
PHY_XGXS_FLAG	,	V_337
"Setting 8073 port %d into low power mode\n"	,	L_223
LOOPBACK_EXT	,	V_784
MDIO_PMA_REG_CTRL	,	V_1003
bnx2x_8706_config_init	,	F_235
"enabling XMAC\n"	,	L_49
LINK_100TXFD	,	V_800
"Setting LINK_SIGNAL\n"	,	L_337
NIG_REG_STRAP_OVERRIDE	,	V_1174
EXT_PHY1	,	V_621
EXT_PHY2	,	V_622
"Setting 10M force\n"	,	L_316
SHMEM_EEE_SUPPORTED_SHIFT	,	V_526
MDIO_AN_REG_ADV_PAUSE_BOTH	,	V_626
MDIO_CTL_REG_84823_MEDIA_PRIORITY_MASK	,	V_1406
MDIO_CL73_IEEEB0_CL73_AN_CONTROL	,	V_879
xgbt_phy_cfg	,	V_1379
status2_1000x	,	V_903
spirom_ver	,	V_1035
GRCBASE_EMAC0	,	V_254
MDIO_REG_BANK_CL73_IEEEB0	,	V_878
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073	,	V_1127
GRCBASE_EMAC1	,	V_253
MDIO_REG_BANK_CL73_IEEEB1	,	V_873
"phy link down\n"	,	L_121
" ext_phy_line_speed = %d\n"	,	L_186
"link_status 0x%x  phy_link_up %x int_mask 0x%x\n"	,	L_123
LED_MODE_ON	,	V_1060
SHARED_HW_CFG_E3_I2C_MUX0_MASK	,	V_553
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF	,	V_1347
MDIO_AN_CL73_OR_37_COMPLETE	,	V_914
LINK_STATUS_RX_FLOW_CONTROL_ENABLED	,	V_808
bnx2x_period_func	,	F_320
"Enabling 20G-KR2\n"	,	L_91
bnx2x_get_epio	,	F_8
shift	,	V_1032
PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT	,	V_1108
shmem_lfa	,	V_19
msleep	,	F_174
MDIO_PMA_REG_8073_XAUI_WA	,	V_1131
SHARED_HW_CFG_LED_EXTPHY1	,	V_1440
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P0	,	V_1585
SHARED_HW_CFG_LED_EXTPHY2	,	V_1065
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P1	,	V_1589
NIG_REG_PORT_SWAP	,	V_475
check_limiting_mode	,	V_1214
external_phy_config	,	V_1474
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL	,	V_1346
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT	,	V_592
"Advertising 100M-FD\n"	,	L_311
" 10G %x, XGXS_LINK %x\n"	,	L_163
PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G	,	V_887
"Init XMAC to 10G x 1 port per path\n"	,	L_46
bnx2x_848xx_cmn_config_init	,	F_253
reset_gpios	,	V_1384
"phy-&gt;speed_cap_mask = 0x%x, control2 = 0x%x\n"	,	L_128
bnx2x_ext_phy_hw_reset	,	F_190
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL	,	V_884
"Setting 100M force\n"	,	L_315
bnx2x_phy_write	,	F_95
phy_specific_func	,	V_1111
bnx2x_phy_probe	,	F_294
"updating pfc nig parameters\n"	,	L_57
mdio_ctrl	,	V_249
bnx2x_set_serdes_access	,	F_100
pri_cli_nig_lsb	,	V_201
"bnx2x_restart_autoneg\n"	,	L_130
NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_LSB	,	V_113
NIG_REG_LLFC_OUT_EN_1	,	V_416
MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT2	,	V_689
MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT1	,	V_688
bnx2x_hw_reset_phy	,	F_322
"Setting LIMITING MODE\n"	,	L_257
req_flow_ctrl	,	V_37
link_reset	,	V_1568
req_duplex	,	V_35
bnx2x_warpcore_enable_AN_KR2	,	F_112
SUPPORTED_10baseT_Half	,	V_1350
"Ext phy AN advertize cl37 0x%x\n"	,	L_201
" the same strict pri\n"	,	L_25
SFP_EEPROM_VENDOR_NAME_SIZE	,	V_1246
phy_8727	,	V_1505
phy_8726	,	V_1503
"that SFP+ module has been removed "	,	L_299
PORT_HW_CFG_PHY_SELECTION_SECOND_PHY	,	V_1412
NIG_REG_LLFC_OUT_EN_0	,	V_417
BIGMAC_REGISTER_RX_LLFC_MSG_FLDS	,	V_450
bnx2x_cl45_write	,	F_78
EDC_MODE_PASSIVE_DAC	,	V_1226
XMAC_PAUSE_CTRL_REG_RX_PAUSE_EN	,	V_222
"Function 0x%x not supported by 8727\n"	,	L_259
XMAC_REG_RX_LSS_CTRL	,	V_320
xcm_out_en	,	V_406
bnx2x_set_epio	,	F_9
bnx2x_8706_8726_read_status	,	F_234
EMAC_LED_1000MB_OVERRIDE	,	V_1056
"invalid dev_addr 0x%x\n"	,	L_239
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G	,	V_683
supported	,	V_330
bnx2x_848xx_cmd_hdlr	,	F_257
"ETS enabled BW limit configuration\n"	,	L_35
MISC_REGISTERS_RESET_REG_2_XMAC	,	V_309
"SFP+ module plugged in/out detected on port %d\n"	,	L_266
"bnx2x_serdes_deassert\n"	,	L_80
reg_set	,	V_647
cms_enable	,	V_1414
FLAGS_REARM_LATCH_SIGNAL	,	V_1113
NIG_REG_BMAC0_PAUSE_OUT_EN	,	V_368
NIG_REG_NIG_EMAC0_EN	,	V_361
NIG_REG_P0_RX_COS1_PRIORITY_MASK	,	V_391
"No sigdet\n"	,	L_395
reset_bmac	,	V_457
phy_8706	,	V_1502
ser_lane	,	V_338
MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M	,	V_885
FEATURE_CONFIG_BC_SUPPORTS_SFP_TX_DISABLED	,	V_1170
phy_8705	,	V_1500
MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP	,	V_1125
bnx2x_ets_e3b0_get_total_bw	,	F_29
XMAC_PAUSE_CTRL_REG_TX_PAUSE_EN	,	V_224
UMAC_COMMAND_CONFIG_REG_TX_ENA	,	V_277
pfc_ctrl	,	V_314
PORT_MAX	,	V_1571
NIG_REG_P1_TX_ARB_CLIENT_IS_STRICT	,	V_117
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF	,	V_1349
MISC_REG_GPIO_EVENT_EN	,	V_1577
PORT_HW_CFG_LANE_SWAP_CFG_TX_SHIFT	,	V_836
cos_offset	,	V_189
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481	,	V_1506
BIGMAC2_REGISTER_TX_CONTROL	,	V_382
port_feature_config	,	V_519
cur_speed_cap_mask	,	V_12
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_MASK	,	V_1443
MDIO_AN_REG_ADV_PAUSE_PAUSE	,	V_628
bnx2x_eee_set_timers	,	F_83
CHIP_NUM_57840_4_10	,	V_306
LINK_STATUS_AUTO_NEGOTIATE_ENABLED	,	V_624
NIG_REG_P0_PKT_PRIORITY_TO_COS	,	V_439
PORT_HW_CFG_TX_DRV_IFIR_SHIFT	,	V_735
bnx2x_xgxs_specific_func	,	F_102
LOOPBACK_NONE	,	V_787
NIG_REG_LLFC_EGRESS_SRC_ENABLE_0	,	V_425
LFA_LINK_FLAP_REASON_MASK	,	V_1556
NIG_REG_LLFC_EGRESS_SRC_ENABLE_1	,	V_424
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE	,	V_615
PHY_SGMII_FLAG	,	V_783
BIGMAC_REGISTER_TX_CONTROL	,	V_380
LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE	,	V_1437
is_port4mode	,	V_305
base_upper_bound	,	V_132
I2C_WA_PWR_ITER	,	V_1202
"init 8705\n"	,	L_224
NIG_REG_P0_RX_COS3_PRIORITY_MASK	,	V_394
FLAGS_TX_ERROR_CHECK	,	V_319
"phy in index %d link is down\n"	,	L_180
MDIO_REG_GPHY_SHADOW_AUTO_DET_MED	,	V_1451
bnx2x_set_aer_mmd	,	F_98
"port %x: External link up in 10G\n"	,	L_217
LINK_SFP_EEPROM_COMP_CODE_SHIFT	,	V_1220
ETS_E3B0_NIG_MIN_W_VAL_UP_TO_10GBPS	,	V_92
WC_TX_DRIVER	,	F_118
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100	,	V_900
__BIG_ENDIAN	,	F_91
bnx2x_verify_sfp_module	,	F_216
XMAC_RX_LSS_CTRL_REG_REMOTE_FAULT_DISABLE	,	V_322
MDIO_AN_REG_EEE_ADV	,	V_529
remain_len	,	V_1039
ETH_PHY_SFPP_10G_FIBER	,	V_1080
I2C_DEV_ADDR_A0	,	V_1217
"entries were set\n"	,	L_27
bnx2x_set_e3_module_fault_led	,	F_225
pfc1_val	,	V_216
NIG_REG_P0_MAC_PAUSE_OUT_EN	,	V_270
bnx2x_save_bcm_spirom_ver	,	F_192
PORT_FEATURE_CONNECTED_SWITCH_MASK	,	V_1477
MISC_REG_WC0_RESET	,	V_1281
llfc_enable	,	V_405
bnx2x_8073_is_snr_needed	,	F_196
GP_STATUS_100M	,	V_933
bnx2x_eee_initial_config	,	F_84
MISC_REGISTERS_RESET_REG_3_CLEAR	,	V_598
MISC_REG_LCPLL_E40_PWRDWN	,	V_1282
MDIO_RX0_RX_STATUS	,	V_919
"Swapping polarity for the 8073\n"	,	L_204
bnx2x_handle_module_detect_int	,	F_231
LINK_STATUS_LINK_PARTNER_100T4_CAPABLE	,	V_1435
bnx2x_xgxs_config_init	,	F_163
MDIO_CTL_REG_84823_MEDIA_MAC_MASK	,	V_1403
UMAC_REG_MAC_ADDR1	,	V_299
NIG_REG_EMAC0_STATUS_MISC_MI_INT	,	V_1015
SFP_EEPROM_10G_COMP_CODE_LR_MASK	,	V_1232
DCBX_INVALID_COS	,	V_187
rx_cos_priority_mask	,	V_431
"Setting SFP+ module power to %d using pin cfg %d\n"	,	L_237
GP_STATUS_10G_SFI	,	V_943
bnx2x_8726_read_status	,	F_239
e3_cmn_pin_cfg	,	V_558
reset	,	V_759
PHY84858_STATUS_CMD_COMPLETE_PASS	,	V_1364
MDIO_WC_REG_RX66_SCW2_MASK	,	V_751
bnx2x_ets_disabled	,	F_24
"Initializing BCM8727\n"	,	L_290
PHY84858_STATUS_CMD_IN_PROGRESS	,	V_1360
serdes_phy_type	,	V_1076
SUPPORTED_100baseT_Full	,	V_1352
xgxs_config2_rx	,	V_1472
SFP_EEPROM_1G_COMP_CODE_ADDR	,	V_1234
flags	,	V_318
devad	,	V_490
bnx2x_848xx_specific_func	,	F_252
DRV_MSG_CODE_LINK_STATUS_CHANGED	,	V_1115
SUPPORTED_Autoneg	,	V_1482
bnx2x_analyze_link_error	,	F_315
xfer_cnt	,	V_564
CHIP_REV_Ax	,	V_1489
bnx2x_ets_e3b0_set_credit_upper_bound_nig	,	F_18
bnx2x_wait_for_sfp_module_initialized	,	F_219
tmp_val	,	V_1558
MDIO_PMA_REG_MISC_CTRL0	,	V_1266
MDIO_PMA_REG_MISC_CTRL1	,	V_1123
" link_status 0x%x\n"	,	L_275
pin_val	,	V_1593
LOOPBACK_EMAC	,	V_1563
offsetof	,	F_6
PBF_REG_COS0_WEIGHT	,	V_80
" Port %d from %s part number %s\n"	,	L_254
MDIO_PMA_REG_8481_PMD_SIGNAL	,	V_1426
MDIO_AN_DEVAD	,	V_528
"wr 0 byte timed out after %d try\n"	,	L_78
NIG_REG_P1_RX_COS2_PRIORITY_MASK	,	V_392
ETH_PHY_SFP_1G_FIBER	,	V_779
return_cfg	,	V_1542
MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE	,	V_838
pair_swap	,	V_1376
MISC_REG_GEN_PURP_HWG	,	V_1592
MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_LP_AN_CAP	,	V_639
bnx2x_warpcore_link_reset	,	F_135
NIG_REG_INGRESS_BMAC1_MEM	,	V_377
MISC_REG_CPMU_LP_MASK_ENT_P0	,	V_1095
board	,	V_551
"NOT enforcing module verification\n"	,	L_250
swap_val	,	V_1172
NIG_REG_LATCH_BC_0	,	V_1338
SUPPORTED_10000baseT_Full	,	V_1486
num	,	V_1028
MDIO_PMA_REG_84823_CTL_LED_CTL_1	,	V_1335
NIG_REG_BRB1_PAUSE_IN_EN	,	V_414
" different than the external"	,	L_188
"Port 0x%x: LED MODE OPER\n"	,	L_336
"No cfg pin %x for module detect indication\n"	,	L_102
MDIO_AN_REG_8481_LEGACY_AN_EXPANSION	,	V_1430
bnx2x_phy_init	,	F_305
MDIO_AN_REG_8481_LEGACY_MII_STATUS	,	V_1429
SHMEM_EEE_ADV_STATUS_MASK	,	V_294
bnx2x_link_reset	,	F_304
DEFAULT_TX_DRV_IFIR	,	V_728
"Analyze Remote Fault\n"	,	L_388
bnx2x_eee_an_resolve	,	F_88
cur_limiting_mode	,	V_1264
"MOD_ABS indication show module is present\n"	,	L_292
MDIO_PMA_REG_8727_PCS_OPT_CTRL	,	V_1271
bnx2x_set_led	,	F_161
phy_warpcore	,	V_1479
"(1) req_speed %d, req_flowctrl %d\n"	,	L_366
pbf_reg_adress_crd_weight	,	V_168
"MDIO_REG_BANK_SERDES_DIGITAL = 0x%x\n"	,	L_129
FW_MSG_CODE_VRFY_OPT_MDL_SUCCESS	,	V_1257
"duplex = 0x%x\n"	,	L_305
NIG_REG_P0_MAC_OUT_EN	,	V_268
bnx2x_xgxs_deassert	,	F_103
bnx2x_8727_config_speed	,	F_244
SHARED_HW_CFG_MDC_MDIO_ACCESS2_MASK	,	V_1522
NIG_REG_LLH0_XCM_MASK	,	V_411
MDIO_WC_REG_ETA_CL73_LD_BAM_CODE	,	V_662
"8727 RX_ALARM_STATUS  0x%x\n"	,	L_294
PORT_HW_CFG_TX_DRV_POST2_SHIFT	,	V_737
link_flag	,	V_1599
MDIO_REG_BANK_10G_PARALLEL_DETECT	,	V_846
LINK_20GTFD	,	V_806
MDIO_AN_REG_CL37_AN	,	V_1146
lfa_status	,	V_1557
cnt1	,	V_1129
bnx2x_ets_get_credit_upper_bound	,	F_16
bnx2x_8073_link_reset	,	F_203
DEFAULT_TX_DRV_BRDCT	,	V_731
PORT_FEATURE_LINK_SPEED_100M_HALF	,	V_1531
PORT_HW_CFG_MEDIA_TYPE_PHY2_MASK	,	V_819
bnx2x_8073_set_pause_cl37	,	F_199
board_cfg	,	V_545
bnx2x_warpcore_config_runtime	,	F_130
"Advertize 1G\n"	,	L_95
"Setting Warpcore loopback type %x, speed %d\n"	,	L_119
SHMEM_EEE_LP_ADV_STATUS_SHIFT	,	V_542
gp_status1	,	V_772
MIDO_AN_REG_8481_EXT_CTRL_FORCE_LEDS_OFF	,	V_1393
MDIO_REG_GPHY_EXP_ACCESS_TOP	,	V_1455
gp_status4	,	V_967
"Loading spirom for phy address 0x%x\n"	,	L_375
DEFAULT_PHY_DEV_ADDR	,	V_601
UMAC_REG_MAC_ADDR0	,	V_298
exp_mi_int	,	V_1019
lss_status	,	V_1605
addr	,	V_482
thresh	,	V_470
pbf_cli_sp_bitmap	,	V_160
PBF_REG_COS0_UPPER_BOUND_P0	,	V_135
PBF_REG_COS0_UPPER_BOUND_P1	,	V_137
NIG_REG_XCM1_OUT_EN	,	V_426
"Disabling 20G-KR2\n"	,	L_92
"Setting EPIO pin %d to %d\n"	,	L_10
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_MSB	,	V_116
LOOPBACK_XGXS	,	V_997
BIGMAC2_REGISTER_TX_SOURCE_ADDR	,	V_452
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KR	,	V_954
"BP=0x%x, NP=0x%x\n"	,	L_397
"BCM848xx: PMD_SIGNAL 1.a811 = 0x%x\n"	,	L_329
link_flags	,	V_1294
"Unable to read 848xx phy fw "	,	L_308
EMAC_LED_100MB_OVERRIDE	,	V_1057
lss_status_reg	,	V_1609
bnx2x_link_initialize	,	F_180
ETS_E3B0_NIG_MIN_W_VAL_20GBPS	,	V_91
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL	,	V_999
"Swapping 1G polarity for"	,	L_221
MAX_KR_LINK_RETRY	,	V_696
phy_8073	,	V_1498
PHY848xx_CMD_SET_PAIR_SWAP	,	V_1381
"int_mask 0x%x MI_INT %x, SERDES_LINK %x\n"	,	L_178
bnx2x_phy	,	V_479
LINK_STATUS_SERDES_LINK	,	V_1088
MDIO_CTL_REG_84823_USER_CTRL_CMS	,	V_1417
"Fault detection failed\n"	,	L_398
PORT_FEAT_CFG_EEE_POWER_MODE_AGGRESSIVE	,	V_508
MISC_REGISTERS_GPIO_3	,	V_767
"SFP+ module is not initialized\n"	,	L_271
path_swap	,	V_579
MISC_REGISTERS_GPIO_2	,	V_1092
bnx2x_initialize_sgmii_process	,	F_150
MISC_REGISTERS_GPIO_1	,	V_1090
MISC_REGISTERS_GPIO_0	,	V_1579
LINK_FLAP_COUNT_OFFSET	,	V_1562
EMAC_MDIO_MODE_AUTO_POLL	,	V_245
LED_BLINK_RATE_VAL_E3	,	V_1069
MAXVAL	,	F_17
DEFAULT_TX_DRV_POST2	,	V_729
GP_STATUS_10G_HIG	,	V_940
NIG_REG_P1_RX_COS0_PRIORITY_MASK	,	V_388
FLAGS_INIT_XGXS_FIRST	,	V_1084
"10G-base-T LASI status 0x%x-&gt;0x%x\n"	,	L_348
not_kr2_device	,	V_1618
LFA_MFW_IS_TOO_OLD	,	V_33
bnx2x_eee_has_cap	,	F_79
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE	,	V_645
external_phy_config2	,	V_1475
bnx2x_warpcore_read_sfp_module_eeprom	,	F_212
led3_blink_rate	,	V_1325
bnx2x_init_xmac_loopback	,	F_297
"pause_result CL37 0x%x\n"	,	L_135
EMAC_MDIO_COMM_COMMAND_WRITE_22	,	V_483
"Not initializing second phy\n"	,	L_171
bnx2x_7101_format_ver	,	F_281
port4mode_ovwr_val	,	V_250
lfa_base	,	V_18
LINK_CONFIG_IDX	,	F_106
fault_led_gpio	,	V_1272
bnx2x_warpcore_set_20G_DXGXS	,	F_123
MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0	,	V_1627
idle_timer	,	V_505
bnx2x_8727_set_limiting_mode	,	F_222
SHARED_HW_CFG_MDC_MDIO_ACCESS2_SHIFT	,	V_1523
usleep_range	,	F_51
BP_PATH	,	F_97
PBF_REG_P0_CREDIT	,	V_467
" error.\n"	,	L_387
bp	,	V_2
bnx2x_set_swap_lanes	,	F_143
MDIO_PMA_LASI_STAT	,	V_1152
shmem2_base	,	V_46
emac_base	,	V_237
MDIO_PCS_REG_STATUS	,	V_1154
bw	,	V_166
NIG_REG_LATCH_STATUS_0	,	V_1021
"84833 reset pulse on pin values 0x%x\n"	,	L_377
MDIO_PMA_REG_TX_POWER_DOWN	,	V_1576
LINK_STATUS_LINK_PARTNER_10THD_CAPABLE	,	V_1431
link_vars	,	V_85
LINK_STATUS_LINK_PARTNER_2500XFD_CAPABLE	,	V_957
SFP_EEPROM_10G_COMP_CODE_LRM_MASK	,	V_1233
EOPNOTSUPP	,	V_1211
min_w_val_pbf	,	V_139
NIG_REG_P1_TX_ARB_NUM_STRICT_ARB_SLOTS	,	V_112
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC	,	V_1504
NIG_REG_XGXS_LANE_SEL_P0	,	V_342
rx_alarm_status	,	V_1318
"version(2)\n"	,	L_309
LINK_UPDATE_MASK	,	V_1093
config	,	V_1250
MDIO_CTL_REG_84823_MEDIA_FIBER_1G	,	V_1407
base_page	,	V_1616
"PCS RX link status = 0x%x--&gt;0x%x\n"	,	L_150
ext_phy_line_speed	,	V_1104
cfg_idx	,	V_9
MCPR_IMC_COMMAND_ENABLE	,	V_567
PORT_FEAT_CFG_EEE_POWER_MODE_BALANCED	,	V_506
an_link	,	V_964
mac_addr	,	V_234
bnx2x_set_mdio_clk	,	F_42
"Failed to set EEE advertisement\n"	,	L_328
bnx2x_xgxs_an_resolve	,	F_155
bnx2x_bmac2_enable	,	F_68
temp_link_up	,	V_962
link_attr_sync	,	V_398
phy_flag	,	V_1598
digit	,	V_1033
"Cfg AutogrEEEn failed.\n"	,	L_326
MCPR_IMC_COMMAND_READ_OP	,	V_573
MDIO_REG_INTR_STATUS	,	V_1461
"ieee_fc = 0x%x\n"	,	L_82
"Disabling CL73, and restarting CL37 autoneg\n"	,	L_144
PORT_HW_CFG_TX_DRV_IPREDRIVER_SHIFT	,	V_736
en	,	V_55
bnx2x	,	V_1
bnx2x_eee_advertise	,	F_86
EMAC_MODE_PORT_MII	,	V_989
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK	,	V_896
FEATURE_CONFIG_PFC_ENABLED	,	V_219
"populate phy failed\n"	,	L_376
shmem2_base_path	,	V_1570
ets_params	,	V_156
bnx2x_link_status_update	,	F_138
"port %x, is_xgxs %x, int_status 0x%x\n"	,	L_161
MDIO_PMA_REG_8481_LINK_SIGNAL	,	V_1333
"vars-&gt;flow_ctrl = 0x%x, vars-&gt;link_status = 0x%x,"	,	L_185
"Don't Adv. EEE\n"	,	L_341
bnx2x_8073_specific_func	,	F_200
"(2) req_speed %d, req_flowctrl %d\n"	,	L_367
set_phy_vars	,	F_105
" phy_link_up %x line_speed %d\n"	,	L_147
pcs_status	,	V_1301
timeout	,	V_255
non_ext_phy	,	V_1083
"Multi_phy config = 0x%x, Media control = 0x%x\n"	,	L_325
phy_type	,	V_1496
BIGMAC_REGISTER_TX_SOURCE_ADDR	,	V_445
MISC_REG_WC0_CTRL_PHY_ADDR	,	V_1478
MDIO_CL73_USERB0_CL73_BAM_CTRL1	,	V_869
bnx2x_init_emac_loopback	,	F_296
bnx2x_init_umac_loopback	,	F_299
MAX_PACKET_SIZE	,	V_94
SPEED_2500	,	V_288
bnx2x_check_kr2_wa	,	F_319
XMAC_CTRL_REG_XLGMII_ALIGN_ENB	,	V_332
"No CL37 FSM were received. "	,	L_142
LINK_STATUS_TX_FLOW_CONTROL_ENABLED	,	V_807
MDIO_OVER_1G_UP1_10GH	,	V_958
MDIO_AN_REG_1000T_STATUS	,	V_1436
MDIO_PMA_REG_7107_LINK_LED_CNTL	,	V_1467
MDIO_REG_GPHY_SHADOW_WR_ENA	,	V_1447
gpio_pin	,	V_1182
MDIO_REG_BANK_GP_STATUS	,	V_947
NIG_REG_P1_PKT_PRIORITY_TO_COS	,	V_438
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SWAPPED	,	V_478
"Setting SFP+ transmitter to %d\n"	,	L_234
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_DAC	,	V_1287
"Pairswap OK, val=0x%x\n"	,	L_320
byte_cnt	,	V_1185
modes	,	V_530
MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF	,	V_1205
bnx2x_e3b0_sp_get_pri_cli_reg_pbf	,	F_34
val2	,	V_1150
val1	,	V_1149
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN	,	V_866
CHIP_IS_E1x	,	F_176
LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE	,	V_953
bnx2x_set_master_ln	,	F_140
read_sfp_module_eeprom_func_p	,	T_4
"Invalid speed for UMAC %d\n"	,	L_42
MISC_REG_XMAC_CORE_PORT_MODE	,	V_310
phy_link_up	,	V_794
bnx2x_8073_read_status	,	F_202
bnx2x_set_mult_gpio	,	F_261
"bnx2x_ets_e3b0_config set cos bw failed\n"	,	L_32
nig_cos_offset	,	V_194
sync_offset	,	V_813
phy_8481	,	V_1507
GP_STATUS_10G_CX4	,	V_941
params	,	V_7
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P0	,	V_1388
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P1	,	V_1586
"Got bad status 0x%x when reading from SFP+ EEPROM\n"	,	L_236
bnx2x_populate_int_phy	,	F_287
XMAC_RX_LSS_CTRL_REG_LOCAL_FAULT_DISABLE	,	V_321
MDIO_PMA_REG_8727_OPT_CFG_REG	,	V_1317
bnx2x_save_spirom_version	,	F_191
EMAC_REG_EMAC_MDIO_MODE	,	V_241
"Current Limiting mode is 0x%x\n"	,	L_256
SFP_EEPROM_CON_TYPE_VAL_COPPER	,	V_1222
hw_rev	,	V_1399
bnx2x_84833_common_init_phy	,	F_311
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY	,	V_1089
fw_cmd_param	,	V_1244
"8706/8726 LASI status 0x%x--&gt; 0x%x\n"	,	L_273
pfc_params	,	V_440
"KR PCS status 0x%x\n"	,	L_213
bnx2x_warpcore_read_status	,	F_158
XMAC_REG_EEE_CTRL	,	V_329
"Failed to get MOD_ABS interrupt config\n"	,	L_270
FLAGS_MDC_MDIO_WA	,	V_500
"Setting SFP+ module fault LED to %d\n"	,	L_264
u16	,	V_44
MISC_REG_LCPLL_E40_RESETB_ANA	,	V_1283
DUPLEX_FULL	,	V_758
bnx2x_8727_common_init_phy	,	F_310
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_7	,	V_106
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_6	,	V_105
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_5	,	V_104
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_4	,	V_102
"Setting KR 20G-Force\n"	,	L_116
SFP_EEPROM_PART_NO_ADDR	,	V_1259
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_8	,	V_107
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SHIFT	,	V_1524
PORT_HW_CFG_NET_SERDES_IF_DXGXS	,	V_788
SUPPORTED_20000baseKR2_Full	,	V_331
EFAULT	,	V_486
NIG_STATUS_XGXS0_LINK_STATUS	,	V_1025
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_3	,	V_100
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_2	,	V_98
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1	,	V_77
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0	,	V_76
"Setting 10G XFI\n"	,	L_111
"Internal link speed %d is"	,	L_187
entry_size	,	V_192
lb	,	V_279
" actual_phy_idx %x\n"	,	L_361
ETH_MAX_JUMBO_PACKET_SIZE	,	V_364
PBF_REG_INIT_P0	,	V_471
cos1_credit_weight	,	V_209
"misc_rx_status(0x8330) = 0x%x\n"	,	L_143
SUPPORTED_1000baseKX_Full	,	V_1487
config2	,	V_1497
bnx2x_ets_e3b0_cli_map	,	F_27
int_phy	,	V_1078
phy_7101	,	V_1515
lp	,	V_536
set_pfc	,	V_409
GRCBASE_XMAC1	,	V_217
MDIO_WC_REG_DIGITAL3_LP_UP1	,	V_970
GRCBASE_XMAC0	,	V_218
LINK_STATUS_LINK_PARTNER_100TXHD_CAPABLE	,	V_1433
PORT_HW_CFG_PHY_SELECTION_MASK	,	V_1543
"8727 Power fault has been detected on port %d\n"	,	L_296
NIG_REG_SERDES0_CTRL_MD_ST	,	V_596
PORT_FEATURE_LINK_SPEED_100M_FULL	,	V_1532
u32	,	T_1
alarm_status	,	V_1300
EMAC_TX_MODE_RESET	,	V_347
MDIO_PMA_REG_84823_LED3_STRETCH_EN	,	V_1337
"Num of phys on board: %d\n"	,	L_372
EEE_MODE_NVRAM_AGGRESSIVE_TIME	,	V_509
MDIO_PMA_REG_8481_LED3_MASK	,	V_1328
ETS_BW_LIMIT_CREDIT_WEIGHT	,	V_210
SPEED_100	,	V_286
fan_failure_det_req	,	V_1620
"invalid xfer_cnt %d. Max is 16 bytes\n"	,	L_77
bnx2x_ets_params	,	V_155
lnkup	,	V_773
"Invalid switch_cfg\n"	,	L_354
MDIO_PMA_REG_84858_ALLOW_GPHY_ACT	,	V_1336
bnx2x_warpcore_restart_AN_KR	,	F_116
EMAC_MDIO_COMM_COMMAND_ADDRESS	,	V_497
MDIO_PMA_LASI_TXSTAT	,	V_1302
bnx2x_update_mng	,	F_61
"Speed not supported yet\n"	,	L_114
tx_pause_en	,	V_263
"Port 0x%x: LED MODE OFF\n"	,	L_333
PORT_HW_CFG_TX_LASER_GPIO0	,	V_1178
"Reading from eeprom is limited to 0xf\n"	,	L_235
aeu_int_mask	,	V_821
XMAC_REG_PFC_CTRL	,	V_231
MDIO_WC_REG_CL72_USERB0_CL72_2P5_DEF_CTRL	,	V_687
bnx2x_set_limiting_mode	,	F_230
PORT_HW_CFG_TX_LASER_GPIO3	,	V_1181
NIG_STATUS_XGXS0_LINK_STATUS_SIZE	,	V_1027
PORT_HW_CFG_TX_LASER_GPIO2	,	V_1180
bnx2x_phy_def_cfg	,	F_293
PORT_HW_CFG_TX_LASER_GPIO1	,	V_1179
SHMEM_EEE_SUPPORTED_MASK	,	V_1421
bnx2x_emac_init	,	F_46
is_serdes	,	V_1074
nig_reg_rx_priority_mask_add	,	V_387
phy_xgxs	,	V_1494
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET	,	V_862
MDIO_CTL_REG_84823_CTRL_MAC_XFI	,	V_1408
"End phy probe. #phys found %x\n"	,	L_363
lp_adv	,	V_537
MDIO_WC_REG_SERDESDIGITAL_MISC2	,	V_678
MDIO_WC_REG_SERDESDIGITAL_MISC1	,	V_725
"Flow Control: None\n"	,	L_89
MDIO_WC_REG_DIGITAL3_UP1	,	V_698
phy_vars	,	V_1100
bnx2x_init_bmac_loopback	,	F_295
MDIO_WC_REG_CL73_BAM_CTRL3	,	V_657
old_status	,	V_1602
SUPPORTED_100baseT_Half	,	V_1351
bnx2x_chng_link_count	,	F_187
CHIP_IS_E1	,	F_177
CHIP_IS_E2	,	F_25
"Calling PHY specific func\n"	,	L_364
MDIO_WC_REG_RX66_CONTROL	,	V_677
bnx2x_54618se_specific_func	,	F_272
MDIO_AN_REG_CL37_CL73	,	V_1306
MDIO_WC_REG_CL73_BAM_CTRL1	,	V_656
bnx2x_set_autoneg	,	F_145
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE	,	V_955
"Invalid EPIO pin %d to get\n"	,	L_8
u64	,	T_3
pd	,	V_966
PORT_HW_CFG_E3_OVER_CURRENT_SHIFT	,	V_1596
MDIO_848xx_CMD_HDLR_COMMAND	,	V_1363
bnx2x_get_warpcore_lane	,	F_96
EEE_MODE_ENABLE_LPI	,	V_50
CHIP_IS_E3	,	F_65
MDIO_PMA_REG_8727_GPIO_CTRL	,	V_1263
"Link Flap Avoidance in progress\n"	,	L_369
"Invalid EPIO pin %d to set\n"	,	L_9
EMAC_MDIO_COMM_COMMAND_WRITE_45	,	V_503
NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_MSB	,	V_114
PORT_FEAT_CFG_EEE_POWER_MODE_DISABLED	,	V_512
PORT_HW_CFG_TX_DRV_IPREDRIVER_MASK	,	V_733
"MOD_ABS indication show module is absent\n"	,	L_291
MCP_REG_MCPR_IMC_COMMAND	,	V_566
bnx2x_cos_state_bw	,	V_182
SUPPORTED_10000baseKR_Full	,	V_1488
path_swap_ovr	,	V_580
"parameter Illegal strict priority\n"	,	L_19
MDIO_WC_REG_XGXS_X2_CONTROL3	,	V_701
vars	,	V_86
"Ack link up interrupt with mask 0x%x\n"	,	L_165
bnx2x_pause_resolve	,	F_108
nig_cli_subject2wfq_bitmap	,	V_161
PORT_HW_CFG_TX_LASER_MDIO	,	V_1177
EMAC_TX_MODE_FLOW_EN	,	V_350
init_crd	,	V_462
NIG_MASK_XGXS0_LINK10G	,	V_1009
s8	,	T_5
MDIO_PCS_DEVAD	,	V_1153
NIG_REG_NIG_INGRESS_EMAC0_NO_CRC	,	V_366
bnx2x_lfa_reset	,	F_306
"bnx2x_ets_E3B0_config set_pri_cli_reg failed\n"	,	L_33
I2C_SWITCH_WIDTH	,	V_548
PORT_FEATURE_LINK_SPEED_1G	,	V_1533
str	,	V_1029
rc	,	V_458
EMAC_REG_EMAC_MDIO_STATUS	,	V_495
PORT_HW_CFG_SPEED_CAPABILITY_D0_20G	,	V_699
MDIO_SERDES_DIGITAL_A_1000X_STATUS2	,	V_904
NIG_REG_LLH0_BRB1_DRV_MASK	,	V_1546
NIG_REG_P1_MAC_OUT_EN	,	V_267
pmd_dis	,	V_1169
"Passive Copper cable detected\n"	,	L_242
gp_status	,	V_635
rx	,	V_1468
nig_params	,	V_400
NIG_REG_PAUSE_ENABLE_0	,	V_421
"Failed to read pin 0x%02x\n"	,	L_392
MISC_REGISTERS_GPIO_OUTPUT_LOW	,	V_1091
LINK_STATUS_PARALLEL_DETECTION_USED	,	V_928
cfg_tap_val	,	V_713
NIG_REG_PAUSE_ENABLE_1	,	V_420
"SFX7101 AN status 0x%x-&gt;Master=%x\n"	,	L_350
PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P1	,	V_146
bnx2x_ets_e3b0_set_cos_bw	,	F_28
led_change	,	V_1613
PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P0	,	V_147
cos0_credit_weight	,	V_208
NIG_REG_P0_MAC_IN_EN	,	V_266
an_adv	,	V_672
"1.7 = 0x%x\n"	,	L_289
u8	,	T_2
MISC_REGISTERS_RESET_REG_2_UMAC0	,	V_275
MDIO_WC_REG_RX0_PCI_CTRL	,	V_703
rom_ver2_val	,	V_1268
XMAC_REG_CTRL	,	V_315
ETH_PHY_BASE_T	,	V_1485
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G	,	V_851
BNX2X_FLOW_CTRL_AUTO	,	V_610
MDIO_AN_REG_8481_1G_100T_EXT_CTRL	,	V_1392
MDIO_AER_BLOCK_AER_REG	,	V_595
LOOPBACK_EXT_PHY	,	V_1085
NIG_MASK_MI_INT	,	V_1006
SHMEM_EEE_10G_ADV	,	V_532
DRV_MSG_CODE_VRFY_FIRST_PHY_OPT_MDL	,	V_1256
"bnx2x_ets_E3B0_config get_total_bw failed\n"	,	L_30
bnx2x_ext_phy_update_adv_fc	,	F_109
EMAC_MDIO_MODE_CLOCK_CNT	,	V_243
NIG_REG_BRB0_PAUSE_IN_EN	,	V_415
"bnx2x_ets_e3b0_disabled the chip isn't E3B0\n"	,	L_12
priority_mask	,	V_386
tx	,	V_1469
bnx2x_set_e1e2_module_fault_led	,	F_224
"1G Fiber\n"	,	L_112
an_1000_val	,	V_1341
LFA_LINK_FLAP_REASON_OFFSET	,	V_1560
check_kr2_recovery_cnt	,	V_666
NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0	,	V_1071
FEATURE_CONFIG_DISABLE_REMOTE_FAULT_DET	,	V_1544
"PFC is enabled\n"	,	L_54
"req_adv_flow_ctrl 0x%x\n"	,	L_368
MDIO_PMA_REG_LRM_MODE	,	V_1265
bnx2x_ets_e3b0_nig_disabled	,	F_19
PHY_PHYSICAL_LINK_FLAG	,	V_793
MDIO_AN_REG_8481_AUX_CTRL	,	V_1353
"EEE negotiated - 1G\n"	,	L_73
NETIF_MSG_LINK	,	V_21
bnx2x_get_ext_phy_fw_version	,	F_172
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823	,	V_1397
gp_output	,	V_60
MDIO_WC_REG_CL73_USERB0_CTRL	,	V_655
MDIO_SERDES_DIGITAL_MISC1	,	V_882
NIG_REG_LLH1_XCM_MASK	,	V_410
MDIO_WIS_REG_LASI_CNTL	,	V_1165
EMAC_RX_MODE_PROMISCUOUS	,	V_352
"was set to 0\n"	,	L_15
"gp_status 0x%x, is_link_up %d, speed_mask 0x%x\n"	,	L_148
bnx2x_8481_hw_reset	,	F_268
ext_phy_fw_version	,	V_1518
NIG_REG_BMAC0_IN_EN	,	V_367
NIG_REG_XGXS_SERDES0_MODE_SEL	,	V_343
NIG_REG_XGXS0_CTRL_MD_DEVAD	,	V_605
led_mode	,	V_1601
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834	,	V_1322
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833	,	V_1321
MDIO_PMA_REG_7101_VER2	,	V_1465
MDIO_PMA_REG_7101_VER1	,	V_1464
io_port	,	V_1581
MISC_REGISTERS_RESET_REG_2_SET	,	V_259
GP_STATUS_20G_KR2	,	V_946
MDIO_REG_GPHY_SHADOW	,	V_1445
"Not doing common init; phy ver is 0x%x\n"	,	L_380
SFP_EEPROM_OPTIONS_LINEAR_RX_OUT_MASK	,	V_1240
"Setting LRM MODE\n"	,	L_258
" restart the system to clear this"	,	L_386
lane_config	,	V_339
" int_mask 0x%x, MI_INT %x, SERDES_LINK %x\n"	,	L_162
turn_to_run_wc_rt	,	V_775
LFA_DUPLEX_MISMATCH	,	V_36
MISC_REG_RESET_REG_2	,	V_274
md_devad	,	V_1043
MDIO_COMBO_IEEO_MII_CONTROL_RESET	,	V_829
"Failed to read from SFP+ module EEPROM\n"	,	L_240
bnx2x_read_sfp_module_eeprom	,	F_214
PBF_REG_COS1_WEIGHT	,	V_81
bnx2x_8727_set_link_led	,	F_242
bnx2x_set_gmii_tx_driver	,	F_159
"Disable XMAC on port %x\n"	,	L_48
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP	,	V_73
nvram_mode	,	V_504
NIG_REG_SERDES0_CTRL_MD_DEVAD	,	V_600
cmd_args	,	V_1356
bnx2x_sfx7101_sp_sw_reset	,	F_282
ETH_PHY_UNSPECIFIED	,	V_1216
bnx2x_warpcore_get_sigdet	,	F_129
MDIO_PMA_REG_7101_RESET	,	V_1466
new_mode	,	V_238
bnx2x_notify_link_changed	,	F_316
NIG_REG_P0_RX_COS2_PRIORITY_MASK	,	V_393
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84858	,	V_1323
bnx2x_set_umac_rxtx	,	F_49
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_1	,	V_432
is_xfi	,	V_709
dev_info	,	V_518
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_0	,	V_433
MDIO_AN_REG_LINK_STATUS	,	V_1156
bnx2x_direct_parallel_detect_used	,	F_151
bnx2x_84833_hw_reset_phy	,	F_260
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE	,	V_1196
"Don't Advertise 10GBase-T EEE\n"	,	L_322
"10/100/1G SGMII\n"	,	L_113
misc1_val	,	V_710
GP_STATUS_10G_KX4	,	V_939
bnx2x_ext_phy_set_pause	,	F_107
"init_crd 0x%x  crd 0x%x\n"	,	L_62
new_master_ln	,	V_822
llfc_out_en	,	V_404
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_LSB	,	V_115
fc_val	,	V_1450
"Setting 1G clause37\n"	,	L_286
PORT_HW_CFG_TX_DRV_BROADCAST_MASK	,	V_738
LED_MODE_OPER	,	V_991
XMAC_REG_RX_MAX_SIZE	,	V_326
PORT_FEAT_CFG_EEE_POWER_MODE_MASK	,	V_521
ESRCH	,	V_1079
SFP_EEPROM_OPTIONS_SIZE	,	V_1238
LINK_STATUS_SPEED_AND_DUPLEX_MASK	,	V_795
eee_power_mode	,	V_520
bnx2x_54618se_read_status	,	F_276
MDIO_AN_REG_8481_EXPANSION_REG_RD_RW	,	V_1423
NIG_REG_LLFC_ENABLE_0	,	V_419
NIG_REG_LLFC_ENABLE_1	,	V_418
num_phys	,	V_34
"Forced speed 10G on 807X\n"	,	L_205
PORT_HW_CFG_E3_FAULT_MDL_LED_MASK	,	V_1279
bnx2x_warpcore_set_lpi_passthrough	,	F_115
llfc_low_priority_classes	,	V_437
BIGMAC2_REGISTER_CNT_MAX_SIZE	,	V_456
"XGXS 8706 AutoNeg\n"	,	L_280
"Resetting the link of port %d\n"	,	L_373
power	,	V_1197
SHMEM_EEE_REQUESTED_BIT	,	V_51
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX	,	V_609
phy_config_swapped	,	V_618
MDIO_REG_BANK_CL73_USERB0	,	V_867
periodic_flags	,	V_1603
"Error: Tx LPI is enabled with timer 0\n"	,	L_69
XMAC_REG_PFC_CTRL_HI	,	V_232
bnx2x_restart_autoneg	,	F_149
EINVAL	,	V_68
MDIO_AN_REG_8073_BAM	,	V_1142
UMAC_REG_MAXFR	,	V_301
MISC_REG_CHIP_NUM	,	V_492
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G	,	V_682
"BUG! XGXS is still in reset!\n"	,	L_127
XMAC_CTRL_REG_LINE_LOCAL_LPBK	,	V_333
"Warning: XAUI work-around timeout !!!\n"	,	L_200
INT_PHY	,	V_247
LFA_LINK_SPEED_MISMATCH	,	V_40
"Error:  Power fault on Port %d has"	,	L_381
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN	,	V_872
NIG_REG_P1_RX_COS1_PRIORITY_MASK	,	V_390
MDIO_REG_INTR_MASK_LINK_STATUS	,	V_1449
bnx2x_8483x_disable_eee	,	F_262
SHMEM2_HAS	,	F_63
data	,	V_1377
phy_identifier	,	V_1267
bnx2x_848xx_set_led	,	F_251
MDIO_XGXS_BLOCK2_RX_LN_SWAP	,	V_837
"Flow Control: RX only\n"	,	L_87
"not SGMII, AN\n"	,	L_155
bnx2x_serdes_deassert	,	F_101
PHY_INITIALIZED	,	V_1295
bnx2x_warpcore_config_sfi	,	F_131
" been detected and the power to "	,	L_382
bnx2x_program_serdes	,	F_146
DUPLEX_HALF	,	V_292
CHECK_KR2_RECOVERY_CNT	,	V_667
FEATURE_CONFIG_AUTOGREEEN_ENABLED	,	V_1458
lfa_mask	,	V_10
max_speed	,	V_304
val16	,	V_705
bnx2x_format_ver	,	F_169
"Setting TX_CTRL1 0x%x, TX_CTRL2 0x%x\n"	,	L_287
MDIO_WC_REG_DSC2B0_DSC_MISC_CTRL0	,	V_719
MDIO_OVER_1G_UP1_2_5G	,	V_888
port_of_path	,	V_1573
bnx2x_update_pfc_bmac2	,	F_59
bnx2x_xmac_init	,	F_52
bnx2x_update_pfc_bmac1	,	F_57
PORT_FEAT_CFG_EEE_POWER_MODE_SHIFT	,	V_522
XMAC_REG_PAUSE_CTRL	,	V_230
SHARED_HW_CFG_E3_I2C_MUX1_SHIFT	,	V_556
LINK_100T4	,	V_799
PHY84833_STATUS_CMD_CLEAR_COMPLETE	,	V_1372
BNX2X_FLOW_CTRL_NONE	,	V_614
PBF_REG_COS2_WEIGHT_P0	,	V_174
pri_cli_pbf	,	V_198
UMAC_COMMAND_CONFIG_REG_HD_ENA	,	V_293
PBF_REG_COS2_WEIGHT_P1	,	V_173
bnx2x_set_parallel_detection	,	F_144
"link speed unsupported  gp_status 0x%x\n"	,	L_145
MDIO_WC_REG_DIGITAL5_LINK_STATUS	,	V_960
"bnx2x_ets_e3b0_config cos state not valid\n"	,	L_31
SUPPORTED_FIBRE	,	V_1087
SFP_EEPROM_CON_TYPE_VAL_LC	,	V_1229
"SerDes\n"	,	L_53
MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK	,	V_1045
PORT_HW_CFG_TX_DRV_BROADCAST_SHIFT	,	V_739
SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1	,	V_476
SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC0	,	V_474
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS	,	V_906
PORT_HW_CFG_ENABLE_CMS_MASK	,	V_1415
bnx2x_807x_force_10G	,	F_198
PERIODIC_FLAGS_LINK_EVENT	,	V_1604
wc_lane_config	,	V_673
is_bw_cos_exist	,	V_179
SHMEM_EEE_100M_ADV	,	V_540
bnx2x_common_ext_link_reset	,	F_183
MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_ABILITY	,	V_690
PORT_FEATURE_LINK_SPEED_10M_FULL	,	V_1530
"latch_status = 0x%x\n"	,	L_164
pri_set	,	V_190
"Port %x: Link is down\n"	,	L_173
ustat_val	,	V_916
"Signal is not detected. Restoring CL73."	,	L_138
