// Seed: 399268379
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri0 id_4
);
  wire id_6;
  ;
  id_7 :
  assert property (@(posedge id_7) -1)
  else $signed(22);
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri id_8,
    output wor id_9,
    inout wire id_10,
    output wor id_11
);
  logic [7:0] id_13;
  wire id_14;
  parameter id_15 = 1;
  assign id_13[1] = id_7;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_11,
      id_9
  );
endmodule
