{
  "design": {
    "design_info": {
      "boundary_crc": "0x9A5C73F67CC0B42E",
      "device": "xc7z007sclg225-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "DSP": {
        "DSP_registers_0": "",
        "FFTInputBitsConverter_0": "",
        "FFTOutputBitsConvert_0": "",
        "axi_bram_ctrl_source": "",
        "axi_bram_ctrl_result": "",
        "blk_mem_gen_0": "",
        "blk_mem_gen_1": "",
        "xfft_0": ""
      },
      "UIF": {
        "UIF_AXI_0": "",
        "UIF_SerialSlave_1": "",
        "UIF_SerialMasterCont_0": "",
        "fifo_generator_2": "",
        "fifo_generator_3": ""
      },
      "prescaler_0": "",
      "xlconcat_0": "",
      "rst_ps7_0_50M": "",
      "processing_system7_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_pc": ""
        }
      },
      "myip_0": "",
      "UIF2": {
        "UIF_AXI_0": "",
        "UIF_SerialSlave_1": "",
        "UIF_SerialMasterCont_0": "",
        "fifo_generator_2": "",
        "fifo_generator_3": ""
      },
      "UIF3": {
        "UIF_AXI_0": "",
        "UIF_SerialSlave_1": "",
        "UIF_SerialMasterCont_0": "",
        "fifo_generator_2": "",
        "fifo_generator_3": ""
      }
    },
    "interface_ports": {
      "UIF_Master_1": {
        "mode": "Master",
        "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0"
      },
      "DDR_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "UIF_Master_2": {
        "mode": "Master",
        "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0"
      },
      "UIF_Master_3": {
        "mode": "Master",
        "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0"
      }
    },
    "ports": {
      "SPI_Master_CSn_1": {
        "direction": "O"
      },
      "RGB_OUT_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "SPI_Master_CSn_2": {
        "direction": "O"
      },
      "SPI_Master_CSn_3": {
        "direction": "O"
      }
    },
    "components": {
      "DSP": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "sysClk": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "nResetSysClk": {
            "direction": "O"
          },
          "audioClkInterrupt": {
            "direction": "O"
          },
          "audioSample": {
            "direction": "I"
          },
          "fftCompleteInterrupt": {
            "direction": "O"
          }
        },
        "components": {
          "DSP_registers_0": {
            "vlnv": "xilinx.com:module_ref:DSP_registers:1.0",
            "xci_name": "design_1_DSP_registers_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DSP_registers",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "sysNReset": {
                "direction": "O"
              },
              "outDataValid": {
                "direction": "O"
              },
              "audioClkInterrupt": {
                "direction": "O"
              },
              "fftCompleteInterrupt": {
                "direction": "O"
              },
              "debugData": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "synth0Gain": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "fft_start": {
                "direction": "O"
              },
              "fft_scale": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "fftComplete": {
                "direction": "I"
              },
              "audioSample": {
                "direction": "I"
              }
            }
          },
          "FFTInputBitsConverter_0": {
            "vlnv": "xilinx.com:module_ref:FFTInputBitsConverter:1.0",
            "xci_name": "design_1_FFTInputBitsConverter_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FFTInputBitsConverter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis_config": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "28",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_config_tdata",
                    "direction": "O",
                    "left": "223",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_config_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_config_tready",
                    "direction": "I"
                  }
                }
              },
              "m_axis_data": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_data_tdata",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_data_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_data_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis_config:m_axis_data",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "bram_clk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "bram_rst",
                    "value_src": "constant"
                  }
                }
              },
              "bram_rst": {
                "type": "rst",
                "direction": "O"
              },
              "nReset": {
                "direction": "I"
              },
              "bram_addr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_rddata": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "bram_en": {
                "direction": "O"
              },
              "bram_we": {
                "direction": "O"
              },
              "start": {
                "direction": "I"
              },
              "scale": {
                "direction": "I",
                "left": "19",
                "right": "0"
              }
            }
          },
          "FFTOutputBitsConvert_0": {
            "vlnv": "xilinx.com:module_ref:FFTOutputBitsConverter:1.0",
            "xci_name": "design_1_FFTOutputBitsConvert_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FFTOutputBitsConverter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis_data": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65532} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 8} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65308} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65292} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 256} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 256} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 12} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65292} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 256} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 256} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 12} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 256 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 61} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_data_tdata",
                    "direction": "I",
                    "left": "255",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_data_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_data_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis_data",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "bram_clk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "bram_rst",
                    "value_src": "constant"
                  }
                }
              },
              "bram_rst": {
                "type": "rst",
                "direction": "O"
              },
              "nReset": {
                "direction": "I"
              },
              "bram_addr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_wddata": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "bram_en": {
                "direction": "O"
              },
              "bram_we": {
                "direction": "O"
              },
              "event_fft_complete": {
                "direction": "O"
              }
            }
          },
          "axi_bram_ctrl_source": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_0_3",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x42000000 32 > design_1 DSP/blk_mem_gen_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_bram_ctrl_result": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_source_0",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x44000000 32 > design_1 DSP/blk_mem_gen_1",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "128"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "4096"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "128"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_mem_gen_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_2",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_B": {
                "value": "128"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "4096"
              },
              "Write_Width_B": {
                "value": "128"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "xfft_0": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "xci_name": "design_1_xfft_0_0",
            "parameters": {
              "aclken": {
                "value": "false"
              },
              "aresetn": {
                "value": "true"
              },
              "butterfly_type": {
                "value": "use_luts"
              },
              "channels": {
                "value": "8"
              },
              "complex_mult_type": {
                "value": "use_mults_resources"
              },
              "cyclic_prefix_insertion": {
                "value": "false"
              },
              "data_format": {
                "value": "fixed_point"
              },
              "implementation_options": {
                "value": "radix_2_burst_io"
              },
              "input_width": {
                "value": "12"
              },
              "memory_options_data": {
                "value": "block_ram"
              },
              "memory_options_hybrid": {
                "value": "false"
              },
              "memory_options_phase_factors": {
                "value": "block_ram"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "0"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "phase_factor_width": {
                "value": "16"
              },
              "rounding_modes": {
                "value": "truncation"
              },
              "run_time_configurable_transform_length": {
                "value": "false"
              },
              "scaling_options": {
                "value": "scaled"
              },
              "target_clock_frequency": {
                "value": "100"
              },
              "target_data_throughput": {
                "value": "50"
              },
              "throttle_scheme": {
                "value": "nonrealtime"
              },
              "transform_length": {
                "value": "256"
              },
              "xk_index": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "axi_bram_ctrl_source/S_AXI"
            ]
          },
          "axi_bram_ctrl_result_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_result/BRAM_PORTA",
              "blk_mem_gen_1/BRAM_PORTA"
            ]
          },
          "FFTInputBitsConverter_0_m_axis_data": {
            "interface_ports": [
              "FFTInputBitsConverter_0/m_axis_data",
              "xfft_0/S_AXIS_DATA"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "FFTInputBitsConverter_0_m_axis_config": {
            "interface_ports": [
              "FFTInputBitsConverter_0/m_axis_config",
              "xfft_0/S_AXIS_CONFIG"
            ]
          },
          "S03_AXI_1": {
            "interface_ports": [
              "S03_AXI",
              "axi_bram_ctrl_result/S_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "DSP_registers_0/S_AXI"
            ]
          },
          "axi_bram_ctrl_source_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_source/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTA"
            ]
          },
          "xfft_0_M_AXIS_DATA": {
            "interface_ports": [
              "FFTOutputBitsConvert_0/s_axis_data",
              "xfft_0/M_AXIS_DATA"
            ]
          }
        },
        "nets": {
          "sysClk_0_1": {
            "ports": [
              "sysClk",
              "FFTInputBitsConverter_0/clk",
              "FFTOutputBitsConvert_0/clk",
              "axi_bram_ctrl_source/s_axi_aclk",
              "axi_bram_ctrl_result/s_axi_aclk",
              "xfft_0/aclk"
            ]
          },
          "DSP_reset_0_nResetSysClk1": {
            "ports": [
              "DSP_registers_0/sysNReset",
              "nResetSysClk",
              "FFTInputBitsConverter_0/nReset",
              "FFTOutputBitsConvert_0/nReset",
              "axi_bram_ctrl_source/s_axi_aresetn",
              "axi_bram_ctrl_result/s_axi_aresetn",
              "xfft_0/aresetn"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s00_axi_aclk",
              "DSP_registers_0/S_AXI_ACLK"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "DSP_registers_0/S_AXI_ARESETN"
            ]
          },
          "DSP_registers_0_audioClkInterrupt": {
            "ports": [
              "DSP_registers_0/audioClkInterrupt",
              "audioClkInterrupt"
            ]
          },
          "audioClkSync_0_1": {
            "ports": [
              "audioSample",
              "DSP_registers_0/audioSample"
            ]
          },
          "DSP_registers_0_fft_scale": {
            "ports": [
              "DSP_registers_0/fft_scale",
              "FFTInputBitsConverter_0/scale"
            ]
          },
          "FFTInputBitsConverter_0_bram_addr": {
            "ports": [
              "FFTInputBitsConverter_0/bram_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "FFTInputBitsConverter_0_bram_clk": {
            "ports": [
              "FFTInputBitsConverter_0/bram_clk",
              "blk_mem_gen_0/clkb"
            ]
          },
          "FFTInputBitsConverter_0_bram_en": {
            "ports": [
              "FFTInputBitsConverter_0/bram_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "FFTInputBitsConverter_0_bram_we": {
            "ports": [
              "FFTInputBitsConverter_0/bram_we",
              "blk_mem_gen_0/web"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "FFTInputBitsConverter_0/bram_rddata"
            ]
          },
          "FFTOutputBitsConvert_0_bram_addr": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_addr",
              "blk_mem_gen_1/addrb"
            ]
          },
          "FFTOutputBitsConvert_0_bram_clk": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_clk",
              "blk_mem_gen_1/clkb"
            ]
          },
          "FFTOutputBitsConvert_0_bram_wddata": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_wddata",
              "blk_mem_gen_1/dinb"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "FFTOutputBitsConvert_0_bram_en": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_en",
              "blk_mem_gen_1/enb"
            ]
          },
          "FFTOutputBitsConvert_0_bram_we": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_we",
              "blk_mem_gen_1/web"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "FFTOutputBitsConvert_0_event_fft_complete": {
            "ports": [
              "FFTOutputBitsConvert_0/event_fft_complete",
              "DSP_registers_0/fftComplete"
            ]
          },
          "DSP_registers_0_fftCompleteInterrupt": {
            "ports": [
              "DSP_registers_0/fftCompleteInterrupt",
              "fftCompleteInterrupt"
            ]
          },
          "DSP_registers_0_fft_start": {
            "ports": [
              "DSP_registers_0/fft_start",
              "FFTInputBitsConverter_0/start"
            ]
          }
        }
      },
      "UIF": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "UIF_Master_1": {
            "mode": "Master",
            "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0"
          }
        },
        "ports": {
          "s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "SPI_Master_CSn_1": {
            "direction": "O"
          }
        },
        "components": {
          "UIF_AXI_0": {
            "vlnv": "xilinx.com:module_ref:UIF_AXI:1.0",
            "xci_name": "design_1_UIF_AXI_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_AXI",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis_ht": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_ht_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_ht_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_ht_tready",
                    "direction": "I"
                  }
                }
              },
              "m_axis_sr": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_sr_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_sr_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_sr_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_hr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_hr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_hr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_hr_tready",
                    "direction": "O"
                  }
                }
              },
              "s_axis_st": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_st_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_st_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_st_tready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "st_fifo_count": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "hostStart": {
                "direction": "O"
              },
              "hostIsBusy": {
                "direction": "I"
              },
              "sys_nReset": {
                "direction": "O"
              },
              "UIF_res": {
                "direction": "O"
              }
            }
          },
          "UIF_SerialSlave_1": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialSlave:1.0",
            "xci_name": "design_1_UIF_SerialSlave_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialSlave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Slave": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "UIF_Slave_S_SCK",
                    "direction": "I"
                  },
                  "S_RXD": {
                    "physical_name": "UIF_Slave_S_RXD",
                    "direction": "O"
                  },
                  "S_TXD": {
                    "physical_name": "UIF_Slave_S_TXD",
                    "direction": "I"
                  }
                }
              },
              "m_axis_st": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_st_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_st_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_st_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_sr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_sr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_sr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_sr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "UIF_SerialMasterCont_0": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialMasterController:1.0",
            "xci_name": "design_1_UIF_SerialMasterCont_0_0",
            "parameters": {
              "preScale": {
                "value": "24"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialMasterController",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Master": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0",
                "port_maps": {
                  "H_SCK": {
                    "physical_name": "UIF_Master_H_SCK",
                    "direction": "O"
                  },
                  "H_RXD": {
                    "physical_name": "UIF_Master_H_RXD",
                    "direction": "I"
                  },
                  "H_TXD": {
                    "physical_name": "UIF_Master_H_TXD",
                    "direction": "O"
                  }
                }
              },
              "internal": {
                "mode": "Slave",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "internal_S_SCK",
                    "direction": "O"
                  },
                  "S_RXD": {
                    "physical_name": "internal_S_RXD",
                    "direction": "I"
                  },
                  "S_TXD": {
                    "physical_name": "internal_S_TXD",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "SPI_Master_CSn": {
                "direction": "O"
              },
              "start": {
                "direction": "I"
              },
              "txFifoCount": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              }
            }
          },
          "fifo_generator_2": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_0_3",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          },
          "fifo_generator_3": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_1_0",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "UIF_Master_1",
              "UIF_SerialMasterCont_0/UIF_Master"
            ]
          },
          "fifo_generator_3_M_AXIS": {
            "interface_ports": [
              "fifo_generator_3/M_AXIS",
              "UIF_AXI_0/s_axis_hr"
            ]
          },
          "UIF_SerialSlave_1_UIF_Slave": {
            "interface_ports": [
              "UIF_SerialMasterCont_0/internal",
              "UIF_SerialSlave_1/UIF_Slave"
            ]
          },
          "fifo_generator_2_M_AXIS": {
            "interface_ports": [
              "UIF_SerialSlave_1/s_axis_sr",
              "fifo_generator_2/M_AXIS"
            ]
          },
          "UIF_AXI_0_m_axis_ht": {
            "interface_ports": [
              "fifo_generator_2/S_AXIS",
              "UIF_AXI_0/m_axis_ht"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI",
              "UIF_AXI_0/S_AXI"
            ]
          },
          "UIF_SerialSlave_1_m_axis_st": {
            "interface_ports": [
              "UIF_SerialSlave_1/m_axis_st",
              "fifo_generator_3/S_AXIS"
            ]
          }
        },
        "nets": {
          "UIF_AXI_0_sys_nReset": {
            "ports": [
              "UIF_AXI_0/sys_nReset",
              "UIF_SerialSlave_1/nReset",
              "UIF_SerialMasterCont_0/nReset",
              "fifo_generator_2/s_aresetn",
              "fifo_generator_3/s_aresetn"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_aclk",
              "UIF_AXI_0/S_AXI_ACLK",
              "UIF_SerialSlave_1/sysClk",
              "UIF_SerialMasterCont_0/sysClk",
              "fifo_generator_2/s_aclk",
              "fifo_generator_3/s_aclk"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "S_AXI_ARESETN",
              "UIF_AXI_0/S_AXI_ARESETN"
            ]
          },
          "fifo_generator_2_axis_data_count": {
            "ports": [
              "fifo_generator_2/axis_data_count",
              "UIF_SerialMasterCont_0/txFifoCount"
            ]
          },
          "UIF_SerialMasterCont_0_SPI_Master_CSn": {
            "ports": [
              "UIF_SerialMasterCont_0/SPI_Master_CSn",
              "SPI_Master_CSn_1"
            ]
          },
          "UIF_SerialMasterCont_0_busy": {
            "ports": [
              "UIF_SerialMasterCont_0/busy",
              "UIF_AXI_0/hostIsBusy"
            ]
          },
          "UIF_AXI_0_hostStart": {
            "ports": [
              "UIF_AXI_0/hostStart",
              "UIF_SerialMasterCont_0/start"
            ]
          }
        }
      },
      "prescaler_0": {
        "vlnv": "xilinx.com:module_ref:prescaler:1.0",
        "xci_name": "design_1_prescaler_0_0",
        "parameters": {
          "preScale": {
            "value": "780"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "prescaler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "nReset": {
            "direction": "I"
          },
          "clkOut": {
            "direction": "O"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0"
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_50M_0"
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_1",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "2"
          },
          "PCW_DQS_WIDTH": {
            "value": "2"
          },
          "PCW_DQ_WIDTH": {
            "value": "16"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "0"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "32"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#UART 1#UART 1#Unbonded#Unbonded#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#tx#rx#Unbonded#Unbonded#unassigned#unassigned"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.468"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.475"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.510"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.625"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.034"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.025"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.050"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.230"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg225"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "25"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.234"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.234"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.100"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.100"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "470.0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "470.0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "470.0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "470.0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "504"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "495"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "520"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "700"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.054"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.054"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "465"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "480"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "550"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "780"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3 (Low Voltage)"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design_1 DSP/axi_bram_ctrl_source design_1 DSP/axi_bram_ctrl_result",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_5",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          }
        }
      },
      "myip_0": {
        "vlnv": "xilinx.com:user:myip:1.0",
        "xci_name": "design_1_myip_0_0"
      },
      "UIF2": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "UIF_Master_1": {
            "mode": "Master",
            "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0"
          }
        },
        "ports": {
          "s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "SPI_Master_CSn_1": {
            "direction": "O"
          }
        },
        "components": {
          "UIF_AXI_0": {
            "vlnv": "xilinx.com:module_ref:UIF_AXI:1.0",
            "xci_name": "design_1_UIF_AXI_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_AXI",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis_ht": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_ht_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_ht_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_ht_tready",
                    "direction": "I"
                  }
                }
              },
              "m_axis_sr": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_sr_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_sr_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_sr_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_hr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_hr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_hr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_hr_tready",
                    "direction": "O"
                  }
                }
              },
              "s_axis_st": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_st_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_st_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_st_tready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "st_fifo_count": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "hostStart": {
                "direction": "O"
              },
              "hostIsBusy": {
                "direction": "I"
              },
              "sys_nReset": {
                "direction": "O"
              },
              "UIF_res": {
                "direction": "O"
              }
            }
          },
          "UIF_SerialSlave_1": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialSlave:1.0",
            "xci_name": "design_1_UIF_SerialSlave_1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialSlave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Slave": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "UIF_Slave_S_SCK",
                    "direction": "I"
                  },
                  "S_RXD": {
                    "physical_name": "UIF_Slave_S_RXD",
                    "direction": "O"
                  },
                  "S_TXD": {
                    "physical_name": "UIF_Slave_S_TXD",
                    "direction": "I"
                  }
                }
              },
              "m_axis_st": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_st_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_st_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_st_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_sr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_sr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_sr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_sr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "UIF_SerialMasterCont_0": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialMasterController:1.0",
            "xci_name": "design_1_UIF_SerialMasterCont_0_1",
            "parameters": {
              "preScale": {
                "value": "24"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialMasterController",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Master": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0",
                "port_maps": {
                  "H_SCK": {
                    "physical_name": "UIF_Master_H_SCK",
                    "direction": "O"
                  },
                  "H_RXD": {
                    "physical_name": "UIF_Master_H_RXD",
                    "direction": "I"
                  },
                  "H_TXD": {
                    "physical_name": "UIF_Master_H_TXD",
                    "direction": "O"
                  }
                }
              },
              "internal": {
                "mode": "Slave",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "internal_S_SCK",
                    "direction": "O"
                  },
                  "S_RXD": {
                    "physical_name": "internal_S_RXD",
                    "direction": "I"
                  },
                  "S_TXD": {
                    "physical_name": "internal_S_TXD",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "SPI_Master_CSn": {
                "direction": "O"
              },
              "start": {
                "direction": "I"
              },
              "txFifoCount": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              }
            }
          },
          "fifo_generator_2": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_2_0",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          },
          "fifo_generator_3": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_3_0",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "fifo_generator_3_M_AXIS": {
            "interface_ports": [
              "fifo_generator_3/M_AXIS",
              "UIF_AXI_0/s_axis_hr"
            ]
          },
          "fifo_generator_2_M_AXIS": {
            "interface_ports": [
              "UIF_SerialSlave_1/s_axis_sr",
              "fifo_generator_2/M_AXIS"
            ]
          },
          "UIF_SerialSlave_1_UIF_Slave": {
            "interface_ports": [
              "UIF_SerialMasterCont_0/internal",
              "UIF_SerialSlave_1/UIF_Slave"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "UIF_Master_1",
              "UIF_SerialMasterCont_0/UIF_Master"
            ]
          },
          "UIF_SerialSlave_1_m_axis_st": {
            "interface_ports": [
              "UIF_SerialSlave_1/m_axis_st",
              "fifo_generator_3/S_AXIS"
            ]
          },
          "UIF_AXI_0_m_axis_ht": {
            "interface_ports": [
              "fifo_generator_2/S_AXIS",
              "UIF_AXI_0/m_axis_ht"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI",
              "UIF_AXI_0/S_AXI"
            ]
          }
        },
        "nets": {
          "UIF_AXI_0_sys_nReset": {
            "ports": [
              "UIF_AXI_0/sys_nReset",
              "UIF_SerialSlave_1/nReset",
              "UIF_SerialMasterCont_0/nReset",
              "fifo_generator_2/s_aresetn",
              "fifo_generator_3/s_aresetn"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_aclk",
              "UIF_AXI_0/S_AXI_ACLK",
              "UIF_SerialSlave_1/sysClk",
              "UIF_SerialMasterCont_0/sysClk",
              "fifo_generator_2/s_aclk",
              "fifo_generator_3/s_aclk"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "S_AXI_ARESETN",
              "UIF_AXI_0/S_AXI_ARESETN"
            ]
          },
          "fifo_generator_2_axis_data_count": {
            "ports": [
              "fifo_generator_2/axis_data_count",
              "UIF_SerialMasterCont_0/txFifoCount"
            ]
          },
          "UIF_SerialMasterCont_0_SPI_Master_CSn": {
            "ports": [
              "UIF_SerialMasterCont_0/SPI_Master_CSn",
              "SPI_Master_CSn_1"
            ]
          },
          "UIF_SerialMasterCont_0_busy": {
            "ports": [
              "UIF_SerialMasterCont_0/busy",
              "UIF_AXI_0/hostIsBusy"
            ]
          },
          "UIF_AXI_0_hostStart": {
            "ports": [
              "UIF_AXI_0/hostStart",
              "UIF_SerialMasterCont_0/start"
            ]
          }
        }
      },
      "UIF3": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "UIF_Master_1": {
            "mode": "Master",
            "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0"
          }
        },
        "ports": {
          "s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "SPI_Master_CSn_1": {
            "direction": "O"
          }
        },
        "components": {
          "UIF_AXI_0": {
            "vlnv": "xilinx.com:module_ref:UIF_AXI:1.0",
            "xci_name": "design_1_UIF_AXI_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_AXI",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis_ht": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_ht_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_ht_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_ht_tready",
                    "direction": "I"
                  }
                }
              },
              "m_axis_sr": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_sr_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_sr_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_sr_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_hr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_hr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_hr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_hr_tready",
                    "direction": "O"
                  }
                }
              },
              "s_axis_st": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_st_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_st_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_st_tready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "st_fifo_count": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "hostStart": {
                "direction": "O"
              },
              "hostIsBusy": {
                "direction": "I"
              },
              "sys_nReset": {
                "direction": "O"
              },
              "UIF_res": {
                "direction": "O"
              }
            }
          },
          "UIF_SerialSlave_1": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialSlave:1.0",
            "xci_name": "design_1_UIF_SerialSlave_1_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialSlave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Slave": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "UIF_Slave_S_SCK",
                    "direction": "I"
                  },
                  "S_RXD": {
                    "physical_name": "UIF_Slave_S_RXD",
                    "direction": "O"
                  },
                  "S_TXD": {
                    "physical_name": "UIF_Slave_S_TXD",
                    "direction": "I"
                  }
                }
              },
              "m_axis_st": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_st_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_st_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_st_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_sr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_sr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_sr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_sr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "UIF_SerialMasterCont_0": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialMasterController:1.0",
            "xci_name": "design_1_UIF_SerialMasterCont_0_2",
            "parameters": {
              "preScale": {
                "value": "24"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialMasterController",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Master": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0",
                "port_maps": {
                  "H_SCK": {
                    "physical_name": "UIF_Master_H_SCK",
                    "direction": "O"
                  },
                  "H_RXD": {
                    "physical_name": "UIF_Master_H_RXD",
                    "direction": "I"
                  },
                  "H_TXD": {
                    "physical_name": "UIF_Master_H_TXD",
                    "direction": "O"
                  }
                }
              },
              "internal": {
                "mode": "Slave",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "internal_S_SCK",
                    "direction": "O"
                  },
                  "S_RXD": {
                    "physical_name": "internal_S_RXD",
                    "direction": "I"
                  },
                  "S_TXD": {
                    "physical_name": "internal_S_TXD",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "SPI_Master_CSn": {
                "direction": "O"
              },
              "start": {
                "direction": "I"
              },
              "txFifoCount": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              }
            }
          },
          "fifo_generator_2": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_2_1",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          },
          "fifo_generator_3": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_3_1",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI",
              "UIF_AXI_0/S_AXI"
            ]
          },
          "UIF_SerialSlave_1_m_axis_st": {
            "interface_ports": [
              "UIF_SerialSlave_1/m_axis_st",
              "fifo_generator_3/S_AXIS"
            ]
          },
          "UIF_SerialSlave_1_UIF_Slave": {
            "interface_ports": [
              "UIF_SerialMasterCont_0/internal",
              "UIF_SerialSlave_1/UIF_Slave"
            ]
          },
          "UIF_AXI_0_m_axis_ht": {
            "interface_ports": [
              "fifo_generator_2/S_AXIS",
              "UIF_AXI_0/m_axis_ht"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "UIF_Master_1",
              "UIF_SerialMasterCont_0/UIF_Master"
            ]
          },
          "fifo_generator_2_M_AXIS": {
            "interface_ports": [
              "UIF_SerialSlave_1/s_axis_sr",
              "fifo_generator_2/M_AXIS"
            ]
          },
          "fifo_generator_3_M_AXIS": {
            "interface_ports": [
              "fifo_generator_3/M_AXIS",
              "UIF_AXI_0/s_axis_hr"
            ]
          }
        },
        "nets": {
          "UIF_AXI_0_sys_nReset": {
            "ports": [
              "UIF_AXI_0/sys_nReset",
              "UIF_SerialSlave_1/nReset",
              "UIF_SerialMasterCont_0/nReset",
              "fifo_generator_2/s_aresetn",
              "fifo_generator_3/s_aresetn"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_aclk",
              "UIF_AXI_0/S_AXI_ACLK",
              "UIF_SerialSlave_1/sysClk",
              "UIF_SerialMasterCont_0/sysClk",
              "fifo_generator_2/s_aclk",
              "fifo_generator_3/s_aclk"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "S_AXI_ARESETN",
              "UIF_AXI_0/S_AXI_ARESETN"
            ]
          },
          "fifo_generator_2_axis_data_count": {
            "ports": [
              "fifo_generator_2/axis_data_count",
              "UIF_SerialMasterCont_0/txFifoCount"
            ]
          },
          "UIF_SerialMasterCont_0_SPI_Master_CSn": {
            "ports": [
              "UIF_SerialMasterCont_0/SPI_Master_CSn",
              "SPI_Master_CSn_1"
            ]
          },
          "UIF_SerialMasterCont_0_busy": {
            "ports": [
              "UIF_SerialMasterCont_0/busy",
              "UIF_AXI_0/hostIsBusy"
            ]
          },
          "UIF_AXI_0_hostStart": {
            "ports": [
              "UIF_AXI_0/hostStart",
              "UIF_SerialMasterCont_0/start"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "DSP/S00_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR_0",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO_0",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "UIF1_UIF_Master_1": {
        "interface_ports": [
          "UIF_Master_2",
          "UIF2/UIF_Master_1"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "DSP/S02_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "UIF/S_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "myip_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "UIF3/S_AXI"
        ]
      },
      "UIF_UIF_Master_0": {
        "interface_ports": [
          "UIF_Master_1",
          "UIF/UIF_Master_1"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "DSP/S03_AXI"
        ]
      },
      "UIF3_UIF_Master_1": {
        "interface_ports": [
          "UIF_Master_3",
          "UIF3/UIF_Master_1"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "UIF2/S_AXI"
        ]
      }
    },
    "nets": {
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "DSP/s00_axi_aresetn",
          "UIF/S_AXI_ARESETN",
          "myip_0/s00_axi_aresetn",
          "UIF2/S_AXI_ARESETN",
          "UIF3/S_AXI_ARESETN"
        ]
      },
      "DSP_nResetSysClk": {
        "ports": [
          "DSP/nResetSysClk",
          "prescaler_0/nReset"
        ]
      },
      "UIF_SPI_Master_CSn_0": {
        "ports": [
          "UIF/SPI_Master_CSn_1",
          "SPI_Master_CSn_1"
        ]
      },
      "DSP_audioClkInterrupt": {
        "ports": [
          "DSP/audioClkInterrupt",
          "xlconcat_0/In0"
        ]
      },
      "DSP_fftCompleteInterrupt": {
        "ports": [
          "DSP/fftCompleteInterrupt",
          "xlconcat_0/In1"
        ]
      },
      "prescaler_0_clkOut": {
        "ports": [
          "prescaler_0/clkOut",
          "DSP/audioSample"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "DSP/sysClk",
          "DSP/s00_axi_aclk",
          "UIF/s_aclk",
          "prescaler_0/clk",
          "rst_ps7_0_50M/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "myip_0/s00_axi_aclk",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "UIF2/s_aclk",
          "UIF3/s_aclk",
          "axi_interconnect_0/M06_ACLK"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "myip_0_RGB_OUT": {
        "ports": [
          "myip_0/RGB_OUT",
          "RGB_OUT_0"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "rst_ps7_0_50M/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN"
        ]
      },
      "UIF2_SPI_Master_CSn_1": {
        "ports": [
          "UIF2/SPI_Master_CSn_1",
          "SPI_Master_CSn_2"
        ]
      },
      "UIF3_SPI_Master_CSn_1": {
        "ports": [
          "UIF3/SPI_Master_CSn_1",
          "SPI_Master_CSn_3"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_DSP_registers_0_reg0": {
                "address_block": "/DSP/DSP_registers_0/S_AXI/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_UIF_AXI_0_reg0": {
                "address_block": "/UIF/UIF_AXI_0/S_AXI/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_UIF_AXI_0_reg01": {
                "address_block": "/UIF2/UIF_AXI_0/S_AXI/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_UIF_AXI_0_reg02": {
                "address_block": "/UIF3/UIF_AXI_0/S_AXI/reg0",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_result_Mem0": {
                "address_block": "/DSP/axi_bram_ctrl_result/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_source_Mem0": {
                "address_block": "/DSP/axi_bram_ctrl_source/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "8K"
              },
              "SEG_myip_0_S00_AXI_reg": {
                "address_block": "/myip_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}