$date
	Sun Oct 23 05:12:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#421568
b110 !
1"
#421570
b110 &
b110 %
1$
#421571
0"
#421574
b11 &
b11 %
#421578
b1010 &
b1010 %
#421582
b101 &
b101 %
#421586
b10000 &
b10000 %
#421590
b1000 &
b1000 %
#421594
b100 &
b100 %
#421598
b10 &
b10 %
#421602
b1 &
b1 %
1#
#421606
b0 &
0#
b0 %
0$
#1398703
b10100 !
1"
#1398706
b10100 &
b10100 %
1$
#1398707
0"
#1398710
b1010 &
b1010 %
#1398714
b101 &
b101 %
#1398718
b10000 &
b10000 %
#1398722
b1000 &
b1000 %
#1398726
b100 &
b100 %
#1398730
b10 &
b10 %
#1398734
b1 &
1#
b1 %
#1398738
b0 &
b0 %
0#
0$
#2405591
b11110 !
1"
#2405594
b11110 &
b11110 %
1$
#2405595
0"
#2405598
b1111 &
b1111 %
#2405602
b101110 &
b101110 %
#2405606
b10111 &
b10111 %
#2405610
b1000110 &
b1000110 %
#2405614
b100011 &
b100011 %
#2405618
b1101010 &
b1101010 %
#2405622
b110101 &
b110101 %
#2405626
b10100000 &
b10100000 %
#2405630
b1010000 &
b1010000 %
#2405634
b101000 &
b101000 %
#2405638
b10100 &
b10100 %
#2405642
b1010 &
b1010 %
#2405646
b101 &
b101 %
#2405650
b10000 &
b10000 %
#2405654
b1000 &
b1000 %
#2405658
b100 &
b100 %
#2405662
b10 &
b10 %
#2405666
b1 &
b1 %
1#
#2405670
b0 &
0#
b0 %
0$
#4500012
