#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun  4 16:50:54 2021
# Process ID: 21472
# Current directory: D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20336 D:\Curriculum\Lab of Computer Organization\Projects\Lab06\echo\echo.xpr
# Log file: D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/vivado.log
# Journal file: D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 758.273 ; gain = 98.336
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sim_1/new/attempt_testbench.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj echo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
"xelab -wto 91aba577d6214d5dadb9a8bc367e96fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot echo_behav xil_defaultlib.echo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 91aba577d6214d5dadb9a8bc367e96fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot echo_behav xil_defaultlib.echo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.glbl
Built simulation snapshot echo_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Curriculum/Lab -notrace
couldn't read file "D:/Curriculum/Lab": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  4 17:03:12 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 758.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_behav -key {Behavioral:sim_1:Functional:echo} -tclbatch {echo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source echo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 766.820 ; gain = 8.082
update_compile_order -fileset sim_1
run 500 us
run 500 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'attempt_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj attempt_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.srcs/sim_1/imports/new/attempt_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attempt_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
"xelab -wto 91aba577d6214d5dadb9a8bc367e96fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 91aba577d6214d5dadb9a8bc367e96fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.attempt_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot attempt_testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Curriculum/Lab -notrace
couldn't read file "D:/Curriculum/Lab": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  4 17:04:44 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 785.844 ; gain = 0.000
run 500 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'attempt_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj attempt_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.srcs/sim_1/imports/new/attempt_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attempt_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
"xelab -wto 91aba577d6214d5dadb9a8bc367e96fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 91aba577d6214d5dadb9a8bc367e96fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.attempt_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot attempt_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "attempt_testbench_behav -key {Behavioral:sim_1:Functional:attempt_testbench} -tclbatch {attempt_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source attempt_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "D:/Curriculum/Lab of Computer Organization/Projects/Lab06/echo/echo.srcs/sim_1/imports/new/attempt_testbench.v" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'attempt_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 819.492 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
