# 5-Stage-Pipelined-MIPS32-RISC-Processor-Design-on-Verilog