/* Generated by Yosys 0.32+74 (git sha1 b739213d9, x86_64-w64-mingw32-g++ 9.2.1 -Os) */

(* dynports =  1  *)
(* src = "fwpic.v:116.1-228.10" *)
module fwpic(clock, reset, adr, valid, we, int_o, dat_o, irq);
  (* src = "fwpic.v:176.3-178.68" *)
  wire [7:0] _00_;
  (* force_downto = 32'd1 *)
  (* src = "fwpic.v:0.0-0.0|fwpic.v:217.7-222.14|E:\\study\\yosys\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22" *)
  wire [7:0] _01_;
  (* src = "fwpic.v:123.15-123.18" *)
  input [1:0] adr;
  wire [1:0] adr;
  (* src = "fwpic.v:119.9-119.14" *)
  input clock;
  wire clock;
  (* src = "fwpic.v:127.22-127.27" *)
  output [7:0] dat_o;
  wire [7:0] dat_o;
  (* src = "fwpic.v:215.12-215.17" *)
  wire dat_r;
  (* src = "fwpic.v:136.23-136.28" *)
  wire [8:1] edgen;
  (* src = "fwpic.v:126.16-126.21" *)
  output int_o;
  wire int_o;
  (* src = "fwpic.v:128.21-128.24" *)
  input [7:0] irq;
  wire [7:0] irq;
  (* src = "fwpic.v:174.18-174.27" *)
  wire [8:1] irq_event;
  (* src = "fwpic.v:137.18-137.22" *)
  wire [8:1] lirq;
  (* src = "fwpic.v:136.30-136.34" *)
  wire [8:1] mask;
  (* src = "fwpic.v:135.18-135.25" *)
  wire [8:1] pending;
  (* src = "fwpic.v:136.18-136.21" *)
  wire [8:1] pol;
  (* src = "fwpic.v:182.10-182.15" *)
  wire ready;
  (* src = "fwpic.v:120.9-120.14" *)
  input reset;
  wire reset;
  (* src = "fwpic.v:124.9-124.14" *)
  input valid;
  wire valid;
  (* src = "fwpic.v:125.9-125.11" *)
  input we;
  wire we;
  iv1v0x05 _02_ (
    .a(lirq[1]),
    .z(_00_[0])
  );
  iv1v0x05 _03_ (
    .a(lirq[2]),
    .z(_00_[1])
  );
  iv1v0x05 _04_ (
    .a(lirq[3]),
    .z(_00_[2])
  );
  iv1v0x05 _05_ (
    .a(lirq[4]),
    .z(_00_[3])
  );
  iv1v0x05 _06_ (
    .a(lirq[5]),
    .z(_00_[4])
  );
  iv1v0x05 _07_ (
    .a(lirq[6]),
    .z(_00_[5])
  );
  iv1v0x05 _08_ (
    .a(lirq[7]),
    .z(_00_[6])
  );
  iv1v0x05 _09_ (
    .a(lirq[8]),
    .z(_00_[7])
  );
  aoi21a2bv0x05 _10_ (
    .a1(adr[0]),
    .a2(irq_event[1]),
    .b(adr[1]),
    .z(_01_[0])
  );
  aoi21a2bv0x05 _11_ (
    .a1(adr[0]),
    .a2(irq_event[2]),
    .b(adr[1]),
    .z(_01_[1])
  );
  aoi21a2bv0x05 _12_ (
    .a1(adr[0]),
    .a2(irq_event[3]),
    .b(adr[1]),
    .z(_01_[2])
  );
  aoi21a2bv0x05 _13_ (
    .a1(adr[0]),
    .a2(irq_event[4]),
    .b(adr[1]),
    .z(_01_[3])
  );
  aoi21a2bv0x05 _14_ (
    .a1(adr[0]),
    .a2(irq_event[5]),
    .b(adr[1]),
    .z(_01_[4])
  );
  aoi21a2bv0x05 _15_ (
    .a1(adr[0]),
    .a2(irq_event[6]),
    .b(adr[1]),
    .z(_01_[5])
  );
  aoi21a2bv0x05 _16_ (
    .a1(adr[0]),
    .a2(irq_event[7]),
    .b(adr[1]),
    .z(_01_[6])
  );
  aoi21a2bv0x05 _17_ (
    .a1(adr[0]),
    .a2(irq_event[8]),
    .b(adr[1]),
    .z(_01_[7])
  );
  (* src = "fwpic.v:216.5-222.14" *)
  dfnt1v0x2 _18_ (
    .cp(clock),
    .d(_01_[0]),
    .z(dat_o[0])
  );
  (* src = "fwpic.v:216.5-222.14" *)
  dfnt1v0x2 _19_ (
    .cp(clock),
    .d(_01_[1]),
    .z(dat_o[1])
  );
  (* src = "fwpic.v:216.5-222.14" *)
  dfnt1v0x2 _20_ (
    .cp(clock),
    .d(_01_[2]),
    .z(dat_o[2])
  );
  (* src = "fwpic.v:216.5-222.14" *)
  dfnt1v0x2 _21_ (
    .cp(clock),
    .d(_01_[3]),
    .z(dat_o[3])
  );
  (* src = "fwpic.v:216.5-222.14" *)
  dfnt1v0x2 _22_ (
    .cp(clock),
    .d(_01_[4]),
    .z(dat_o[4])
  );
  (* src = "fwpic.v:216.5-222.14" *)
  dfnt1v0x2 _23_ (
    .cp(clock),
    .d(_01_[5]),
    .z(dat_o[5])
  );
  (* src = "fwpic.v:216.5-222.14" *)
  dfnt1v0x2 _24_ (
    .cp(clock),
    .d(_01_[6]),
    .z(dat_o[6])
  );
  (* src = "fwpic.v:216.5-222.14" *)
  dfnt1v0x2 _25_ (
    .cp(clock),
    .d(_01_[7]),
    .z(dat_o[7])
  );
  (* src = "fwpic.v:176.3-178.68" *)
  dfnt1v0x2 _26_ (
    .cp(clock),
    .d(_00_[0]),
    .z(irq_event[1])
  );
  (* src = "fwpic.v:176.3-178.68" *)
  dfnt1v0x2 _27_ (
    .cp(clock),
    .d(_00_[1]),
    .z(irq_event[2])
  );
  (* src = "fwpic.v:176.3-178.68" *)
  dfnt1v0x2 _28_ (
    .cp(clock),
    .d(_00_[2]),
    .z(irq_event[3])
  );
  (* src = "fwpic.v:176.3-178.68" *)
  dfnt1v0x2 _29_ (
    .cp(clock),
    .d(_00_[3]),
    .z(irq_event[4])
  );
  (* src = "fwpic.v:176.3-178.68" *)
  dfnt1v0x2 _30_ (
    .cp(clock),
    .d(_00_[4]),
    .z(irq_event[5])
  );
  (* src = "fwpic.v:176.3-178.68" *)
  dfnt1v0x2 _31_ (
    .cp(clock),
    .d(_00_[5]),
    .z(irq_event[6])
  );
  (* src = "fwpic.v:176.3-178.68" *)
  dfnt1v0x2 _32_ (
    .cp(clock),
    .d(_00_[6]),
    .z(irq_event[7])
  );
  (* src = "fwpic.v:176.3-178.68" *)
  dfnt1v0x2 _33_ (
    .cp(clock),
    .d(_00_[7]),
    .z(irq_event[8])
  );
  (* src = "fwpic.v:153.3-154.18" *)
  dfnt1v0x2 _34_ (
    .cp(clock),
    .d(irq[0]),
    .z(lirq[1])
  );
  (* src = "fwpic.v:153.3-154.18" *)
  dfnt1v0x2 _35_ (
    .cp(clock),
    .d(irq[1]),
    .z(lirq[2])
  );
  (* src = "fwpic.v:153.3-154.18" *)
  dfnt1v0x2 _36_ (
    .cp(clock),
    .d(irq[2]),
    .z(lirq[3])
  );
  (* src = "fwpic.v:153.3-154.18" *)
  dfnt1v0x2 _37_ (
    .cp(clock),
    .d(irq[3]),
    .z(lirq[4])
  );
  (* src = "fwpic.v:153.3-154.18" *)
  dfnt1v0x2 _38_ (
    .cp(clock),
    .d(irq[4]),
    .z(lirq[5])
  );
  (* src = "fwpic.v:153.3-154.18" *)
  dfnt1v0x2 _39_ (
    .cp(clock),
    .d(irq[5]),
    .z(lirq[6])
  );
  (* src = "fwpic.v:153.3-154.18" *)
  dfnt1v0x2 _40_ (
    .cp(clock),
    .d(irq[6]),
    .z(lirq[7])
  );
  (* src = "fwpic.v:153.3-154.18" *)
  dfnt1v0x2 _41_ (
    .cp(clock),
    .d(irq[7]),
    .z(lirq[8])
  );
  assign dat_r = dat_o[0];
  assign edgen = 8'h00;
  assign int_o = 1'h0;
  assign mask = 8'hff;
  assign pending = irq_event;
  assign pol = 8'h00;
  assign ready = 1'h1;
endmodule
