

================================================================
== Vivado HLS Report for 'B_IO_L3_in_serialize'
================================================================
* Date:           Sat Sep 14 23:31:24 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1034|     1034| 5.170 us | 5.170 us |  1034|  1034|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       36|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      131|    -|
|Register             |        -|      -|      566|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      566|      167|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_124_p2                      |     +    |      0|  0|  11|          11|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln383_fu_118_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  36|          29|          20|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |B_V_blk_n_AR                |   9|          2|    1|          2|
    |B_V_blk_n_R                 |   9|          2|    1|          2|
    |B_V_offset_blk_n            |   9|          2|    1|          2|
    |ap_NS_fsm                   |  50|         11|    1|         11|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |fifo_B_local_out_V_V_blk_n  |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |t_V_reg_87                  |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 131|         29|   20|         49|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |B_V_offset1_i_reg_130             |   26|   0|   26|          0|
    |ap_CS_fsm                         |   10|   0|   10|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |fifo_data_V_reg_150               |  512|   0|  512|          0|
    |icmp_ln383_reg_141                |    1|   0|    1|          0|
    |icmp_ln383_reg_141_pp0_iter1_reg  |    1|   0|    1|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |t_V_reg_87                        |   11|   0|   11|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  566|   0|  566|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_done                      | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|start_out                    | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|start_write                  | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|m_axi_B_V_AWVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWADDR             | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WVALID             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WREADY             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WDATA              | out |  512|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WSTRB              | out |   64|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WLAST              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WID                | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WUSER              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARADDR             | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RDATA              |  in |  512|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RLAST              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|B_V_offset_dout              |  in |   32|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_empty_n           |  in |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_read              | out |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|fifo_B_local_out_V_V_din     | out |  512|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%B_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %B_V_offset)" [src/kernel_kernel.cpp:378]   --->   Operation 13 'read' 'B_V_offset_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%B_V_offset1_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %B_V_offset_read, i32 6, i32 31)" [src/kernel_kernel.cpp:378->src/kernel_kernel.cpp:1180]   --->   Operation 14 'partselect' 'B_V_offset1_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i26 %B_V_offset1_i to i64" [src/kernel_kernel.cpp:378->src/kernel_kernel.cpp:1180]   --->   Operation 15 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512* %B_V, i64 %zext_ln378" [src/kernel_kernel.cpp:378->src/kernel_kernel.cpp:1180]   --->   Operation 16 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [7/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 17 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 18 [6/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 18 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 19 [5/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 19 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 20 [4/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 20 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 21 [3/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 21 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 22 [2/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 22 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str36, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str36, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 28 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 29 [1/1] (0.60ns)   --->   "br label %0" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.61>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %entry ], [ %i_V, %hls_label_8 ]"   --->   Operation 30 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln383 = icmp eq i11 %t_V, -1024" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 31 'icmp' 'icmp_ln383' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.53ns)   --->   "%i_V = add i11 %t_V, 1" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 33 'add' 'i_V' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln383, label %.exit, label %hls_label_8" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 35 [1/1] (4.37ns)   --->   "%fifo_data_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 35 'read' 'fifo_data_V' <Predicate = (!icmp_ln383)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 36 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:384->src/kernel_kernel.cpp:1180]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %fifo_B_local_out_V_V, i512 %fifo_data_V)" [src/kernel_kernel.cpp:387->src/kernel_kernel.cpp:1180]   --->   Operation 38 'write' <Predicate = (!icmp_ln383)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_i)" [src/kernel_kernel.cpp:388->src/kernel_kernel.cpp:1180]   --->   Operation 39 'specregionend' 'empty_107' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 40 'br' <Predicate = (!icmp_ln383)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:1180]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_V_offset_read    (read             ) [ 0000000000000]
B_V_offset1_i      (partselect       ) [ 0010000000000]
zext_ln378         (zext             ) [ 0000000000000]
B_V_addr           (getelementptr    ) [ 0001111111110]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
B_V_addr_i_rd_req  (readreq          ) [ 0000000000000]
br_ln383           (br               ) [ 0000000011110]
t_V                (phi              ) [ 0000000001000]
icmp_ln383         (icmp             ) [ 0000000001110]
empty              (speclooptripcount) [ 0000000000000]
i_V                (add              ) [ 0000000011110]
br_ln383           (br               ) [ 0000000000000]
fifo_data_V        (read             ) [ 0000000001010]
tmp_i              (specregionbegin  ) [ 0000000000000]
specpipeline_ln384 (specpipeline     ) [ 0000000000000]
write_ln387        (write            ) [ 0000000000000]
empty_107          (specregionend    ) [ 0000000000000]
br_ln383           (br               ) [ 0000000011110]
ret_ln1180         (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_local_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="B_V_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_offset_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_readreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="512" slack="0"/>
<pin id="71" dir="0" index="2" bw="12" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_V_addr_i_rd_req/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="fifo_data_V_read_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="512" slack="0"/>
<pin id="77" dir="0" index="1" bw="512" slack="8"/>
<pin id="78" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_data_V/10 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln387_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="512" slack="0"/>
<pin id="83" dir="0" index="2" bw="512" slack="1"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln387/11 "/>
</bind>
</comp>

<comp id="87" class="1005" name="t_V_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="1"/>
<pin id="89" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="t_V_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="B_V_offset1_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="26" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="6" slack="0"/>
<pin id="103" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_V_offset1_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln378_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="26" slack="1"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="B_V_addr_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln383_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln383/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/9 "/>
</bind>
</comp>

<comp id="130" class="1005" name="B_V_offset1_i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="26" slack="1"/>
<pin id="132" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="B_V_offset1_i "/>
</bind>
</comp>

<comp id="135" class="1005" name="B_V_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="512" slack="1"/>
<pin id="137" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="icmp_ln383_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln383 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_V_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="150" class="1005" name="fifo_data_V_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="512" slack="1"/>
<pin id="152" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="fifo_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="48" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="62" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="111" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="122"><net_src comp="91" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="91" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="98" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="138"><net_src comp="111" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="144"><net_src comp="118" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="124" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="153"><net_src comp="75" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V | {}
	Port: fifo_B_local_out_V_V | {11 }
 - Input state : 
	Port: B_IO_L3_in_serialize : B_V | {2 3 4 5 6 7 8 10 }
	Port: B_IO_L3_in_serialize : B_V_offset | {1 }
  - Chain level:
	State 1
	State 2
		B_V_addr : 1
		B_V_addr_i_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln383 : 1
		i_V : 1
		br_ln383 : 2
	State 10
	State 11
		empty_107 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln383_fu_118     |    0    |    13   |
|----------|----------------------------|---------|---------|
|    add   |         i_V_fu_124         |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | B_V_offset_read_read_fu_62 |    0    |    0    |
|          |   fifo_data_V_read_fu_75   |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_68     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln387_write_fu_80  |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     B_V_offset1_i_fu_98    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln378_fu_108     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    24   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   B_V_addr_reg_135  |   512  |
|B_V_offset1_i_reg_130|   26   |
| fifo_data_V_reg_150 |   512  |
|     i_V_reg_145     |   11   |
|  icmp_ln383_reg_141 |    1   |
|      t_V_reg_87     |   11   |
+---------------------+--------+
|        Total        |  1073  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_68 |  p1  |   2  |  512 |  1024  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1024  ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1073  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1073  |   33   |
+-----------+--------+--------+--------+
