Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Xilinx/Project/MyCPU/clk_test_isim_beh.exe -prj E:/Xilinx/Project/MyCPU/clk_test_beh.prj work.clk_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx/Project/MyCPU/clk_test.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "E:/Xilinx/Project/MyCPU/clk_test.vhd" Line 38: <clkctrl> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "E:/Xilinx/Project/MyCPU/clk_test.vhd" Line 38. Instance clkctrl is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavior of entity clk_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable E:/Xilinx/Project/MyCPU/clk_test_isim_beh.exe
Fuse Memory Usage: 29804 KB
Fuse CPU Usage: 546 ms
