/// Auto-generated register definitions for WDT
/// Device: ATSAMV71Q21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::samv71::atsamv71q21::wdt {

// ============================================================================
// WDT - Watchdog Timer
// Base Address: 0x400E1850
// ============================================================================

/// WDT Register Structure
struct WDT_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;

    /// Status Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t SR;
};

static_assert(sizeof(WDT_Registers) >= 12, "WDT_Registers size mismatch");

/// WDT peripheral instance
inline WDT_Registers* WDT() {
    return reinterpret_cast<WDT_Registers*>(0x400E1850);
}

}  // namespace alloy::hal::atmel::samv71::atsamv71q21::wdt
