#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 14 10:29:25 2023
# Process ID: 7524
# Current directory: D:/study/pocc/code/single_CPU/single_CPU.runs/synth_1
# Command line: vivado.exe -log single_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_CPU.tcl
# Log file: D:/study/pocc/code/single_CPU/single_CPU.runs/synth_1/single_CPU.vds
# Journal file: D:/study/pocc/code/single_CPU/single_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source single_CPU.tcl -notrace
Command: synth_design -top single_CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19780
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_CPU' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/single_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'insMem' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/insMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'insMem' (2#1) [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/insMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regs' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (3#1) [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/ALU.v:23]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0001 
	Parameter AND bound to: 4'b0010 
	Parameter OR bound to: 4'b0011 
	Parameter SLL bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter SLA bound to: 4'b0110 
	Parameter SRA bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CU' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/CU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CU' (5#1) [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/CU.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'pc' does not match port width (1) of module 'CU' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/single_CPU.v:45]
INFO: [Synth 8-6155] done synthesizing module 'single_CPU' (6#1) [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/single_CPU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'regs_reg[7]' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'regs_reg[6]' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'regs_reg[5]' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'regs_reg[4]' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'regs_reg[3]' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'regs_reg[2]' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'regs_reg[1]' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'regs_reg[0]' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'rdata1_reg' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'rdata2_reg' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/Regs.v:57]
WARNING: [Synth 8-327] inferring latch for variable 're1_reg' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/CU.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'opcode_reg' [D:/study/pocc/code/single_CPU/single_CPU.srcs/sources_1/new/CU.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.723 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1139.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1230.707 ; gain = 90.984
INFO: [Common 17-1381] The checkpoint 'D:/study/pocc/code/single_CPU/single_CPU.runs/synth_1/single_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file single_CPU_utilization_synth.rpt -pb single_CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 10:29:59 2023...
