\documentclass[11pt]{article}

\usepackage[margin=1.6cm]{geometry}

\title{Computing Workshop: Hardware\\Processor}

\newcommand{\regname}{\textbf}
\newcommand{\instname}{\textit}
\newcommand{\num}[1]{$\mathbf{#1}$}

\begin{document}

\maketitle

\section*{Instructions}

Recall the roles:
\begin{description}
\item[Program Counter.]
  Manages all the registers, including the \emph{instruction address register}
  aka the \emph{program counter}.
  Initially, all registers (including the program counter) are zero.
\item[Fetcher.]
  The Program Counter tells the Fetcher to read data from memory.
\item[Decoder.]
  The Decoder keeps their hands on the below Instruction Table in order to
  decode the instruction fetched from memory.
  The Decoder communicates with Program Counter and Fetcher to retrieve
  additional data needed to perform the instruction and to write data into
  registers if needed.
  The decoder also commands the ALU to perform arithmetic and logical operations.
\item[ALU.]
  The ALU performs the operations (e.g. XOR and ADD) demanded of it.
\end{description}

How to perform the fetch-decode-execute cycle.
\begin{enumerate}
\item
  The Program Counter asks the Fetcher to retrieve two bytes from memory
  starting at the address in the instruction address register (aka the program
  counter).
\item
  The Fetcher gives these bytes to the Decoder, who decodes the instruction.
\item
  Depending on the instruction, the Decoder will ask the Program Counter to
  write values into registers, or ask the Fetcher to read one byte from memory,
  or ask the ALU to perform an arithmetic operation.
\item
  The Program Counter increments the instruction address register (marked PC on
  the register table) by \emph{2}.
  Repeat until you reach the Halt instruction!
\end{enumerate}

\newpage

\section*{Instruction table for Decoder}

\begin{figure}[h]
  \centering
  \begin{tabular}{c c c c}
    \textbf{Operation} & \textbf{Op code} &
    \textbf{Register Operand (4 bits)} & \textbf{Address Operand (8 bits)} \\
    %
    Direct Load &
    $0000$ & Destination register & Address to load (from RAM) \\
    %
    Direct Store &
    $0001$ & Source register & Destination address (in RAM) \\
    %
    Indirect Load &
    $0010$ & Destination register & Source register (last 4 bits) \\
    %
    Indirect Store &
    $0011$ & Source register & Destination register (last 4 bits) \\
    %
    Add to Register  &
    $0100$ & Destination register & Source registers \\
    %
    XOR to Register &
    $0101$ & Destination register & Source registers \\
    %
    Register Copy to Register &
    $0110$ & Destination register & Source register (last 4 bits) \\
    %
    Value Copy to Register &
    $0111$ & Destination register & Value \\
    %
    Unconditinal Jump &
    $1000$ & -- & Address to jump to \\
    %
    Jump if Zero &
    $1001$ & -- & Address to jump to \\
    %
    Compare Value to Register &
    $1101$ & Register to compare & Value to compare to \\
    %
    Halt (end) &
    $1111$ & -- & --
  \end{tabular}
  \caption{%
    Reference instruction table. Unused operands are marked by a dash ``--''.
    %
  }
\end{figure}

\section*{Instruction descriptions}

\begin{description}
\item[Direct Load \& Direct Store.]
  A \emph{Direct Load} or \emph{Direct Store} instruction operates on an exact
  memory address specified in the Address Operand.
  For example, 0001 0000 0010 0110 stores the value of register 0000 into memory
  address 00100110.

\item[Indirect Load \& Indirect Store.]
  An \emph{Indirect Load} or \emph{Indirect Store} instruction reads from or
  writes to memory, but uses an address contained in a register rather than a
  predetermined address.
  This way, programs can compute addresses and operate on addresses that are
  unknown at the time the program is written.
  In order to specify the register containing the address, the lower (rightmost)
  4 bits.

  For example, 0010 0100 0000 0101 indirectly loads the value at the address
  contained in register 0101 into register 0100.

\item[Arithmetic \& logical operations.]
  The Add and XOR operations operate on registers. They perform the operation on
  the two registers specified in the Address Operand and the result is stored in
  the register specified in the Register Operand.

\item[Copy to Register.]
  The Register Copy to Register instruction copies the value from a source
  register, specified in the low half (rightmost 4 bits) of the Address Operand,
  to a destination register, specified in the Register Operand.

  The Value Copy to Register instruction copies a literal value contained in the
  Address Operand into the register specified in the Register Operand.

\item[Jumps.]
  The Unconditional Jump instruction sets the program counter to the value
  contained in the Address Operand.

  The Jump if Zero instruction sets the the program counter to the value
  contained in the Address Operand if the ALU's Zero Flag is set, i.e. when the
  result of a preceding arithmetic or logical operation is zero.

  Note that if a conditional jump does not execute (because its condition is not
  satified), then the program counter simply increments as usual.

\item[Compare.]
  The compare instructions check whether two things are equal, e.g.  two
  registers are equal or whether a register equals a given value.
  If the comparison is successful (the things are in fact equal), then the ALU's
  Zero Flag is set.
\end{description}

\newpage

\section*{Register table for Program Counter}

\begin{figure}[h]
  \centering
  \begin{tabular}{|c|c||c|c|c|c|c|c|}
    \hline
    \regname{~PC~} &
    \regname{Instruction} &
    \regname{0000} & \regname{0001} & \regname{0010} &
    \regname{0011} & \regname{0100} & \regname{0101} \\
    \hline
    -- & -- & ~00000000~ & ~00000000~ & ~00000000~ & ~00000000~ & ~00000000~ & ~00000000~
    \\ \hline
    0000 & ~ & 00000000 & 00000000 & 00000000 & ~ & 00000000 & 00000000 \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
    ~ & ~ & ~ & ~ & ~ & ~ & ~ & ~ \\ \hline
  \end{tabular}
\end{figure}

\newpage

\section*{RAM table for Fetcher}

\begin{figure}[h]
  \centering
  \begin{tabular}{l||c|c|c|c|c|c|}
    ~ & \num{2} & \num{3} & \num{4} & \num{5} & \num{6} & \num{7} \\ \hline\hline
    \num{0} & \verb| | & \verb|0| & \verb|@| & \verb|P| & \verb|`| & \verb|p|  \\ \hline 
    \num{1} & \verb|!| & \verb|1| & \verb|A| & \verb|Q| & \verb|a| & \verb|q|  \\ \hline 
    \num{2} & \verb|"| & \verb|2| & \verb|B| & \verb|R| & \verb|b| & \verb|r|  \\ \hline 
    \num{3} & \verb|#| & \verb|3| & \verb|C| & \verb|S| & \verb|c| & \verb|s|  \\ \hline 
    \num{4} & \verb|$| & \verb|4| & \verb|D| & \verb|T| & \verb|d| & \verb|t|  \\ \hline 
    \num{5} & \verb|%| & \verb|5| & \verb|E| & \verb|U| & \verb|e| & \verb|u|  \\ \hline 
    \num{6} & \verb|&| & \verb|6| & \verb|F| & \verb|V| & \verb|f| & \verb|v|  \\ \hline 
    \num{7} & \verb|'| & \verb|7| & \verb|G| & \verb|W| & \verb|g| & \verb|w|  \\ \hline 
    \num{8} & \verb|(| & \verb|8| & \verb|H| & \verb|X| & \verb|h| & \verb|x|  \\ \hline 
    \num{9} & \verb|)| & \verb|9| & \verb|I| & \verb|Y| & \verb|i| & \verb|y|  \\ \hline 
    \num{A} & \verb|*| & \verb|:| & \verb|J| & \verb|Z| & \verb|j| & \verb|z|  \\ \hline
    \num{B} & \verb|+| & \verb|;| & \verb|K| & \verb|[| & \verb|k| & \verb|{|  \\ \hline
    \num{C} & \verb|,| & \verb|<| & \verb|L| & \verb|\| & \verb|l| & \verb|||  \\ \hline
    \num{D} & \verb|-| & \verb|=| & \verb|M| & \verb|]| & \verb|m| & \verb|}|  \\ \hline
    \num{E} & \verb|.| & \verb|>| & \verb|N| & \verb|^| & \verb|n| & \verb|~|  \\ \hline
    \num{F} & \verb|/| & \verb|?| & \verb|O| & \verb|_| & \verb|o| & \verb|DEL|\\ \hline
  \end{tabular}
  \caption{%
    The ASCII table. Use this table to decode a hexadecimal number into a
    character. To distinguish hexadecimal numbers from decimal numbers, we write
    hex numbers with the prefix \texttt{0x}. For example, to decode
    \texttt{0x61}, look in the column labelled \texttt{6} and the row labelled
    \texttt{1}, which is the character `a'.
  }
\end{figure}

\begin{figure}[h]
  \centering
  RAM Table
  
  \begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
    \hline
    \textbf{Address base} & Value
    \\ \hline
    %
    \input{ram.tex}
  \end{tabular}
  \caption{%
    This RAM table contains some of the computer's memory, starting at address
    32 (0x20 in hex).
    Addresses 37 onwards are not initialized; the execution of
    the program should fill addresses 37 through 39.
    As you fill these cells, decode them using the ASCII table provided. You
    should see a message using lowercase letters in English.
  }
\end{figure}

\end{document}
