{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 23 16:35:08 2021 " "Info: Processing started: Thu Dec 23 16:35:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music_test -c music_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off music_test -c music_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Info: Found entity 1: music" {  } { { "music.v" "" { Text "D:/music_test/music.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoPlay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file autoPlay.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoPlay " "Info: Found entity 1: autoPlay" {  } { { "autoPlay.v" "" { Text "D:/music_test/autoPlay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file table.v" { { "Info" "ISGN_ENTITY_NAME" "1 toneTable " "Info: Found entity 1: toneTable" {  } { { "table.v" "" { Text "D:/music_test/table.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toneOut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file toneOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 toneOut " "Info: Found entity 1: toneOut" {  } { { "toneOut.v" "" { Text "D:/music_test/toneOut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "music " "Info: Elaborating entity \"music\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autoPlay autoPlay:play " "Info: Elaborating entity \"autoPlay\" for hierarchy \"autoPlay:play\"" {  } { { "music.v" "play" { Text "D:/music_test/music.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 autoPlay.v(16) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(16): truncated value with size 32 to match size of target (17)" {  } { { "autoPlay.v" "" { Text "D:/music_test/autoPlay.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 autoPlay.v(25) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(25): truncated value with size 32 to match size of target (5)" {  } { { "autoPlay.v" "" { Text "D:/music_test/autoPlay.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoPlay.v(36) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(36): truncated value with size 32 to match size of target (8)" {  } { { "autoPlay.v" "" { Text "D:/music_test/autoPlay.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toneTable toneTable:toneOut " "Info: Elaborating entity \"toneTable\" for hierarchy \"toneTable:toneOut\"" {  } { { "music.v" "toneOut" { Text "D:/music_test/music.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toneOut toneOut:speeker " "Info: Elaborating entity \"toneOut\" for hierarchy \"toneOut:speeker\"" {  } { { "music.v" "speeker" { Text "D:/music_test/music.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 toneOut.v(11) " "Warning (10230): Verilog HDL assignment warning at toneOut.v(11): truncated value with size 32 to match size of target (5)" {  } { { "toneOut.v" "" { Text "D:/music_test/toneOut.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 toneOut.v(24) " "Warning (10230): Verilog HDL assignment warning at toneOut.v(24): truncated value with size 32 to match size of target (15)" {  } { { "toneOut.v" "" { Text "D:/music_test/toneOut.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 speeker 13 15 " "Warning (12010): Port \"ordered port 1\" on the entity instantiation of \"speeker\" is connected to a signal of width 13. The formal width of the signal in the module is 15.  The extra bits will be driven by GND." {  } { { "music.v" "speeker" { Text "D:/music_test/music.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 toneOut 13 15 " "Warning (12030): Port \"ordered port 1\" on the entity instantiation of \"toneOut\" is connected to a signal of width 13. The formal width of the signal in the module is 15.  The extra bits will be left dangling without any fan-out logic." {  } { { "music.v" "toneOut" { Text "D:/music_test/music.v" 9 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Info: Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Info: Implemented 158 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "music_test " "Warning: Ignored assignments for entity \"music_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity music_test -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity music_test -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity music_test -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity music_test -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 16:35:13 2021 " "Info: Processing ended: Thu Dec 23 16:35:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
