###############################################################
#  Generated by:      Cadence Innovus 21.16-s078_1
#  OS:                Linux x86_64(Host ID micro27)
#  Generated on:      Sat May  4 16:10:33 2024
#  Design:            ibex_top
#  Command:           reportCapViolation -outfile final_cap.tarpt
###############################################################
# Net / InstPin                         MaxCap      Cap             CapSlack         CellPort            Remark    
#
u_ibex_core/if_stage_i/n176
    u_ibex_core/if_stage_i/clk_gate_instr_rdata_id_o_reg/main_gate/Y 0.171       0.384           -0.213           CLKAND2X2TS/Y                C 
n504
    core_clock_gate_i/U2/Y                  0.683       0.813           -0.130           AND2X8TS/Y                   C 
gen_regfile_ff_register_file_i/n3327
    gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/main_gate/Y 0.171       0.235           -0.064           CLKAND2X2TS/Y                C 
gen_regfile_ff_register_file_i/n3323
    gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/main_gate/Y 0.171       0.224           -0.054           CLKAND2X2TS/Y                C 
gen_regfile_ff_register_file_i/n3351
    gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/main_gate/Y 0.171       0.219           -0.048           CLKAND2X2TS/Y                C 
gen_regfile_ff_register_file_i/n3333
    gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/main_gate/Y 0.171       0.216           -0.045           CLKAND2X2TS/Y                C 
gen_regfile_ff_register_file_i/n3348
    gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/main_gate/Y 0.171       0.207           -0.037           CLKAND2X2TS/Y                C 
u_ibex_core/id_stage_i/n42
    u_ibex_core/id_stage_i/U69/Y            0.171       0.204           -0.034           INVX2TS/Y                    R 
gen_regfile_ff_register_file_i/n3329
    gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/main_gate/Y 0.171       0.194           -0.023           CLKAND2X2TS/Y                C 

*info: there are 9 max_cap violations in the design.
*info: 1 violation is real (remark R).
*info: 8 violations may not be fixable:
*info:     8 violations on clock net (remark C).
