
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/cse/Desktop/LDLabFinalProject/pa.fromHdl.tcl
# create_project -name finalProject -dir "C:/Users/cse/Desktop/LDLabFinalProject/planAhead_run_2" -part xc3s50antqg144-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "datapath.ucf" [current_fileset -constrset]
Adding file 'C:/Users/cse/Desktop/LDLabFinalProject/datapath.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {sign_extender.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {register.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PC.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {out.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {data_memory.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {datapath.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top datapath $srcset
# add_files [list {datapath.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s50antqg144-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/sign_extender.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/register.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/PC.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/out.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/data_memory.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/control.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/ALU.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LDLabFinalProject/datapath.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Users/cse/Desktop/LDLabFinalProject/datapath.ucf]
Finished Parsing UCF File [C:/Users/cse/Desktop/LDLabFinalProject/datapath.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f25ed48d
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 587.176 ; gain = 152.973
update_compile_order -fileset sim_1
startgroup
set_property package_pin P120 [get_ports {PC[7]}]
endgroup
save_constraints
startgroup
set_property package_pin P120 [get_ports {PC[7]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Jun 16 21:37:17 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
