#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 12 14:53:00 2020
# Process ID: 11980
# Current directory: C:/Xilinx/Vivado/XADC_demo/XADC_demo.runs/synth_1
# Command line: vivado.exe -log top_XADC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_XADC.tcl
# Log file: C:/Xilinx/Vivado/XADC_demo/XADC_demo.runs/synth_1/top_XADC.vds
# Journal file: C:/Xilinx/Vivado/XADC_demo/XADC_demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_XADC.tcl -notrace
Command: synth_design -top top_XADC -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11112 
WARNING: [Synth 8-2611] redeclaration of ansi port vauxp6 is not allowed [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:30]
WARNING: [Synth 8-976] vauxp6 has already been declared [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:30]
WARNING: [Synth 8-2654] second declaration of vauxp6 ignored [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:30]
INFO: [Synth 8-994] vauxp6 is declared here [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:8]
WARNING: [Synth 8-2611] redeclaration of ansi port vauxn6 is not allowed [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:31]
WARNING: [Synth 8-976] vauxn6 has already been declared [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:31]
WARNING: [Synth 8-2654] second declaration of vauxn6 ignored [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:31]
INFO: [Synth 8-994] vauxn6 is declared here [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 871.836 ; gain = 237.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_XADC' [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/imports/new/clock_divider.v:3]
	Parameter div_value bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/imports/new/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/imports/new/clock_divider.v:3]
	Parameter div_value bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/imports/new/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'XADC_clock_gen' [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/XADC_clock_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Xilinx/Vivado/XADC_demo/XADC_demo.runs/synth_1/.Xil/Vivado-11980-DESKTOP-TECA72M/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [C:/Xilinx/Vivado/XADC_demo/XADC_demo.runs/synth_1/.Xil/Vivado-11980-DESKTOP-TECA72M/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'XADC_clock_gen' (3#1) [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/XADC_clock_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'twelve_bit_Binary_to_BCD' [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/twelve_bit_Binary_to_BCD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'twelve_bit_Binary_to_BCD' (4#1) [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/twelve_bit_Binary_to_BCD.v:3]
WARNING: [Synth 8-7023] instance 'Convert_Binary_to_BCD' of module 'twelve_bit_Binary_to_BCD' has 6 connections declared, but only 5 given [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:70]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/seven_seg_controller.v:4]
INFO: [Synth 8-6157] synthesizing module 'RefreshCounter' [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/RefreshCounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RefreshCounter' (5#1) [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/RefreshCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/anode_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (6#1) [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/anode_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_control' [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/BCD_control.v:5]
WARNING: [Synth 8-567] referenced signal 'digit1' should be on the sensitivity list [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/BCD_control.v:14]
WARNING: [Synth 8-567] referenced signal 'digit2' should be on the sensitivity list [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/BCD_control.v:14]
WARNING: [Synth 8-567] referenced signal 'digit3' should be on the sensitivity list [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/BCD_control.v:14]
WARNING: [Synth 8-567] referenced signal 'digit4' should be on the sensitivity list [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/BCD_control.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BCD_control' (7#1) [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/BCD_control.v:5]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_Cathodes' [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/BCD_to_Cathodes.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_Cathodes' (8#1) [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/BCD_to_Cathodes.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (9#1) [C:/Xilinx/Vivado/EightBit_Sync_Count/EightBit_Sync_Count.srcs/sources_1/new/seven_seg_controller.v:4]
WARNING: [Synth 8-3848] Net di_in in module/entity top_XADC does not have driver. [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:21]
WARNING: [Synth 8-3848] Net daddr_in in module/entity top_XADC does not have driver. [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:22]
WARNING: [Synth 8-3848] Net den_in in module/entity top_XADC does not have driver. [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:23]
WARNING: [Synth 8-3848] Net dwe_in in module/entity top_XADC does not have driver. [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:24]
WARNING: [Synth 8-3848] Net vp_in in module/entity top_XADC does not have driver. [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:28]
WARNING: [Synth 8-3848] Net vn_in in module/entity top_XADC does not have driver. [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:29]
INFO: [Synth 8-6155] done synthesizing module 'top_XADC' (10#1) [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v:3]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[15]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[14]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[13]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[12]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[11]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[10]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[9]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[8]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[7]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[6]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[5]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[4]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[3]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[2]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[1]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port di_in[0]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port daddr_in[6]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port daddr_in[5]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port daddr_in[4]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port daddr_in[3]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port daddr_in[2]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port daddr_in[1]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port daddr_in[0]
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port den_in
WARNING: [Synth 8-3331] design XADC_clock_gen has unconnected port dwe_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 918.883 ; gain = 284.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 918.883 ; gain = 284.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 918.883 ; gain = 284.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 918.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC_inst/XADC_inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC_inst/XADC_inst'
Parsing XDC File [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/constrs_1/new/top_xdc.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/constrs_1/new/top_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/constrs_1/new/top_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_XADC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_XADC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1042.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1042.297 ; gain = 408.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1042.297 ; gain = 408.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XADC_inst/XADC_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1042.297 ; gain = 408.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1042.297 ; gain = 408.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module twelve_bit_Binary_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 1     
Module RefreshCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module anode_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module BCD_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1042.297 ; gain = 408.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1042.297 ; gain = 408.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1042.570 ; gain = 408.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1042.570 ; gain = 408.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.227 ; gain = 422.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.227 ; gain = 422.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.227 ; gain = 422.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.227 ; gain = 422.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.227 ; gain = 422.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.227 ; gain = 422.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    17|
|4     |LUT1       |     2|
|5     |LUT2       |     5|
|6     |LUT3       |     1|
|7     |LUT4       |    23|
|8     |LUT5       |    16|
|9     |LUT6       |    36|
|10    |FDRE       |   120|
|11    |IBUF       |     3|
|12    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------+------------------------------+------+
|      |Instance                   |Module                        |Cells |
+------+---------------------------+------------------------------+------+
|1     |top                        |                              |   262|
|2     |  Convert_Binary_to_BCD    |twelve_bit_Binary_to_BCD      |   108|
|3     |  SSD_Controller           |seven_seg_controller          |     8|
|4     |    RefreshCounter_wrapper |RefreshCounter                |     8|
|5     |  XADC_clock_generator     |clock_divider__parameterized0 |    52|
|6     |  XADC_inst                |XADC_clock_gen                |    26|
|7     |  refreshclock_generator   |clock_divider                 |    52|
+------+---------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.227 ; gain = 422.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 1056.227 ; gain = 298.793
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.227 ; gain = 422.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1056.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1058.469 ; gain = 696.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/XADC_demo/XADC_demo.runs/synth_1/top_XADC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_XADC_utilization_synth.rpt -pb top_XADC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 12 14:54:31 2020...
