--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4736143 paths analyzed, 32202 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.048ns.
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2 (SLICE_X58Y39.A5), 812 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.989ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.BQ      Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_24
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X15Y80.C2      net (fanout=17)       7.151   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X15Y80.C       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_127
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1418
    SLICE_X15Y80.A2      net (fanout=1)        0.437   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1418
    SLICE_X15Y80.A       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_127
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_83
    SLICE_X19Y65.D1      net (fanout=1)        2.275   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_83
    SLICE_X19Y65.D       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X50Y54.D2      net (fanout=5)        3.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X50Y54.D       Tilo                  0.205   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_3
    SLICE_X37Y39.B1      net (fanout=10)       2.675   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
    SLICE_X37Y39.B       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx<3>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW2
    SLICE_X58Y39.A5      net (fanout=1)        1.402   sad_wrappings/N122
    SLICE_X58Y39.CLK     Tas                   0.341   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_183_OUT31
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2
    -------------------------------------------------  ---------------------------
    Total                                     18.989ns (1.973ns logic, 17.016ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.601ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.BQ      Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_24
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X19Y60.A1      net (fanout=17)       5.608   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X19Y60.A       Tilo                  0.259   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1519
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1423
    SLICE_X4Y60.A1       net (fanout=1)        1.543   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1423
    SLICE_X4Y60.A        Tilo                  0.205   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_163
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_107
    SLICE_X19Y65.D6      net (fanout=1)        1.378   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_107
    SLICE_X19Y65.D       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X50Y54.D2      net (fanout=5)        3.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X50Y54.D       Tilo                  0.205   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_3
    SLICE_X37Y39.B1      net (fanout=10)       2.675   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
    SLICE_X37Y39.B       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx<3>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW2
    SLICE_X58Y39.A5      net (fanout=1)        1.402   sad_wrappings/N122
    SLICE_X58Y39.CLK     Tas                   0.341   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_183_OUT31
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2
    -------------------------------------------------  ---------------------------
    Total                                     17.601ns (1.919ns logic, 15.682ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_22 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.187ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.232 - 0.252)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_22 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y43.BQ      Tcko                  0.447   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_24
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_22
    SLICE_X15Y80.C4      net (fanout=16)       4.293   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_22
    SLICE_X15Y80.C       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_127
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1418
    SLICE_X15Y80.A2      net (fanout=1)        0.437   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1418
    SLICE_X15Y80.A       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_127
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_83
    SLICE_X19Y65.D1      net (fanout=1)        2.275   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_83
    SLICE_X19Y65.D       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X50Y54.D2      net (fanout=5)        3.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X50Y54.D       Tilo                  0.205   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_3
    SLICE_X37Y39.B1      net (fanout=10)       2.675   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
    SLICE_X37Y39.B       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx<3>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW2
    SLICE_X58Y39.A5      net (fanout=1)        1.402   sad_wrappings/N122
    SLICE_X58Y39.CLK     Tas                   0.341   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_183_OUT31
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less_2
    -------------------------------------------------  ---------------------------
    Total                                     16.187ns (2.029ns logic, 14.158ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2 (SLICE_X58Y40.C6), 812 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.188ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.BQ      Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_24
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X15Y80.C2      net (fanout=17)       7.151   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X15Y80.C       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_127
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1418
    SLICE_X15Y80.A2      net (fanout=1)        0.437   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1418
    SLICE_X15Y80.A       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_127
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_83
    SLICE_X19Y65.D1      net (fanout=1)        2.275   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_83
    SLICE_X19Y65.D       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X53Y54.C6      net (fanout=5)        2.900   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X53Y54.C       Tilo                  0.259   sad_wrappings/N162
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
    SLICE_X37Y39.C6      net (fanout=12)       1.847   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_211
    SLICE_X37Y39.C       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx<3>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW8
    SLICE_X58Y40.C6      net (fanout=1)        1.551   sad_wrappings/N130
    SLICE_X58Y40.CLK     Tas                   0.341   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     18.188ns (2.027ns logic, 16.161ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.800ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.BQ      Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_24
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X19Y60.A1      net (fanout=17)       5.608   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X19Y60.A       Tilo                  0.259   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1519
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1423
    SLICE_X4Y60.A1       net (fanout=1)        1.543   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1423
    SLICE_X4Y60.A        Tilo                  0.205   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_163
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_107
    SLICE_X19Y65.D6      net (fanout=1)        1.378   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_107
    SLICE_X19Y65.D       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X53Y54.C6      net (fanout=5)        2.900   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X53Y54.C       Tilo                  0.259   sad_wrappings/N162
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
    SLICE_X37Y39.C6      net (fanout=12)       1.847   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_211
    SLICE_X37Y39.C       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx<3>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW8
    SLICE_X58Y40.C6      net (fanout=1)        1.551   sad_wrappings/N130
    SLICE_X58Y40.CLK     Tas                   0.341   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     16.800ns (1.973ns logic, 14.827ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_141 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.684ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.448 - 0.500)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_141 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_144
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_141
    SLICE_X55Y29.D2      net (fanout=20)       6.266   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_141
    SLICE_X55Y29.D       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_1442
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_1442
    SLICE_X55Y29.A4      net (fanout=1)        0.440   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_1442
    SLICE_X55Y29.A       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_1442
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_87
    SLICE_X39Y35.A5      net (fanout=1)        1.415   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_87
    SLICE_X39Y35.A       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_1531
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_47
    SLICE_X58Y44.D3      net (fanout=5)        1.868   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_47
    SLICE_X58Y44.D       Tilo                  0.205   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/less<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_181_OUT_2_f7_6
    SLICE_X37Y39.C4      net (fanout=15)       2.171   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx[6]_X_19_o_wide_mux_181_OUT<7>
    SLICE_X37Y39.C       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx<3>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW8
    SLICE_X58Y40.C6      net (fanout=1)        1.551   sad_wrappings/N130
    SLICE_X58Y40.CLK     Tas                   0.341   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     15.684ns (1.973ns logic, 13.711ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1 (SLICE_X59Y52.B1), 1893 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.951ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.481 - 0.485)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.DQ      Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108
    SLICE_X16Y78.A5      net (fanout=19)       6.912   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108
    SLICE_X16Y78.A       Tilo                  0.205   sad_wrappings/g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1412
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_148
    SLICE_X10Y80.A6      net (fanout=1)        0.541   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_148
    SLICE_X10Y80.A       Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_154
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_92
    SLICE_X9Y75.A6       net (fanout=1)        0.548   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_92
    SLICE_X9Y75.A        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_134
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_41
    SLICE_X30Y40.A5      net (fanout=17)       4.235   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_41
    SLICE_X30Y40.A       Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o22
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o23
    SLICE_X57Y50.B6      net (fanout=1)        3.046   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o22
    SLICE_X57Y50.B       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/less<1>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24
    SLICE_X59Y52.B1      net (fanout=10)       0.827   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o23
    SLICE_X59Y52.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT21
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1
    -------------------------------------------------  ---------------------------
    Total                                     17.951ns (1.842ns logic, 16.109ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.940ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.481 - 0.485)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.DQ      Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108
    SLICE_X5Y75.C5       net (fanout=19)       5.821   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_108
    SLICE_X5Y75.C        Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_149
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_149
    SLICE_X6Y75.A3       net (fanout=1)        0.491   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_149
    SLICE_X6Y75.A        Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_155
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_93
    SLICE_X9Y75.A4       net (fanout=1)        0.624   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_93
    SLICE_X9Y75.A        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_134
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_41
    SLICE_X30Y40.A5      net (fanout=17)       4.235   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_41
    SLICE_X30Y40.A       Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o22
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o23
    SLICE_X57Y50.B6      net (fanout=1)        3.046   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o22
    SLICE_X57Y50.B       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/less<1>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24
    SLICE_X59Y52.B1      net (fanout=10)       0.827   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o23
    SLICE_X59Y52.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT21
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1
    -------------------------------------------------  ---------------------------
    Total                                     16.940ns (1.896ns logic, 15.044ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 (FF)
  Destination:          sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.481 - 0.483)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22 to sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.BQ      Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_24
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X15Y80.C2      net (fanout=17)       7.151   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0_22
    SLICE_X15Y80.C       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_127
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1418
    SLICE_X15Y80.A2      net (fanout=1)        0.437   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1418
    SLICE_X15Y80.A       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_127
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_83
    SLICE_X19Y65.D1      net (fanout=1)        2.275   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_83
    SLICE_X19Y65.D       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X50Y54.D2      net (fanout=5)        3.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_43
    SLICE_X50Y54.D       Tilo                  0.205   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_3
    SLICE_X57Y50.B5      net (fanout=10)       1.055   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_21_2
    SLICE_X57Y50.B       Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/less<1>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24
    SLICE_X59Y52.B1      net (fanout=10)       0.827   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o23
    SLICE_X59Y52.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT21
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/more_1
    -------------------------------------------------  ---------------------------
    Total                                     16.775ns (1.954ns logic, 14.821ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y54.ADDRBRDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y110.BQ          Tcko                  0.200   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                           read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    RAMB8_X0Y54.ADDRBRDADDR6 net (fanout=3)        0.261   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    RAMB8_X0Y54.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.395ns (0.134ns logic, 0.261ns route)
                                                           (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (SLICE_X36Y111.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y111.CQ     Tcko                  0.200   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    SLICE_X36Y111.CX     net (fanout=3)        0.100   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
    SLICE_X36Y111.CLK    Tckdi       (-Th)    -0.106   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[6]_GND_46_o_add_0_OUT_xor<6>11
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.306ns logic, 0.100ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (SLICE_X4Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y109.CQ      Tcko                  0.200   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    SLICE_X4Y109.CX      net (fanout=3)        0.104   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
    SLICE_X4Y109.CLK     Tckdi       (-Th)    -0.106   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[6]_GND_46_o_add_0_OUT_xor<6>11
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.306ns logic, 0.104ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y54.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y54.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   19.048|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4736143 paths, 0 nets, and 80672 connections

Design statistics:
   Minimum period:  19.048ns{1}   (Maximum frequency:  52.499MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 17 18:04:53 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 696 MB



