[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15076       tick       2785059       1194196       1146192       2785059 
      2  15076       tick       5210829       2366632       2350497       5210829 
      3  15076       tick       5195005       2358962       2337276       5195005 
      4  15076       tick       5189370       2358652       2338901       5189370 
      5  15076       tick       5184727       2357757       2341908       5184727 
      6  15076       tick       5197649       2360209       2344623       5197649 
      7  15076       tick       5198004       2360477       2340078       5198004 
      8  15076       tick       5115210       2324358       2305851       5115210 
      9  15076       tick       5266501       2393740       2372884       5266501 
     10  15076       tick       5196925       2360783       2342171       5196925 
     11  15076       tick       5087531       2310069       2293580       5087531 
     12  15076       tick       5298575       2406641       2389840       5298575 
     13  15076       tick       5199434       2359863       2340463       5199434 
     14  15076       tick       5201140       2358572       2339243       5201140 
     15  15076       tick       5187180       2358731       2343066       5187180 
     16  15076       tick       5192420       2359246       2343402       5192420 
     17  15076       tick       5190718       2358355       2337270       5190718 
     18  15076       tick       5189866       2358786       2336787       5189866 
     19  15076       tick       5196655       2359459       2340895       5196655 
     20  15076       exit       3148525       1429987       1415946       3148525 
