/* Generated by Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_top_module_FPGA.v:21" *)
module Simon_bit_serial_top_module_FPGA(clock0, data_in, cipher_out, data_rdy);
  wire \$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393 ;
  wire \$abc$3151$li071_li071 ;
  wire \$abc$3429$li6_li6 ;
  wire \$abc$3599$li0_li0 ;
  wire \$abc$4358$lo3 ;
  wire \$abc$4669$lo117 ;
  wire \$abc$5015$li0_li0 ;
  wire \$abc$5015$li1_li1 ;
  wire \$abc$5015$li2_li2 ;
  wire \$abc$5015$li3_li3 ;
  wire \$abc$5015$li4_li4 ;
  wire \$abc$5015$li5_li5 ;
  wire \$abc$5015$li6_li6 ;
  wire \$abc$5015$lo0 ;
  wire \$abc$5015$lo1 ;
  wire \$abc$5015$lo2 ;
  wire \$abc$5015$lo3 ;
  wire \$abc$5015$lo4 ;
  wire \$abc$5015$lo5 ;
  wire \$abc$5015$lo6 ;
  wire \$abc$5078$li0_li0 ;
  wire \$abc$5078$li1_li1 ;
  wire \$abc$5078$li2_li2 ;
  wire \$abc$5078$li3_li3 ;
  wire \$abc$5078$li4_li4 ;
  wire \$abc$5078$li5_li5 ;
  wire \$abc$5078$lo0 ;
  wire \$abc$5078$lo1 ;
  wire \$abc$5078$lo2 ;
  wire \$abc$5078$lo3 ;
  wire \$abc$5078$lo4 ;
  wire \$abc$5078$lo5 ;
  wire \$abc$5118$li0_li0 ;
  wire \$abc$5118$li2_li2 ;
  wire \$abc$5118$li3_li3 ;
  wire \$abc$5146$li000_li000 ;
  wire \$abc$5146$li001_li001 ;
  wire \$abc$5146$li002_li002 ;
  wire \$abc$5146$li003_li003 ;
  wire \$abc$5146$li004_li004 ;
  wire \$abc$5146$li005_li005 ;
  wire \$abc$5146$li006_li006 ;
  wire \$abc$5146$li007_li007 ;
  wire \$abc$5146$li008_li008 ;
  wire \$abc$5146$li009_li009 ;
  wire \$abc$5146$li010_li010 ;
  wire \$abc$5146$li011_li011 ;
  wire \$abc$5146$li012_li012 ;
  wire \$abc$5146$li013_li013 ;
  wire \$abc$5146$li014_li014 ;
  wire \$abc$5146$li015_li015 ;
  wire \$abc$5146$li016_li016 ;
  wire \$abc$5146$li017_li017 ;
  wire \$abc$5146$li018_li018 ;
  wire \$abc$5146$li019_li019 ;
  wire \$abc$5146$li020_li020 ;
  wire \$abc$5146$li021_li021 ;
  wire \$abc$5146$li022_li022 ;
  wire \$abc$5146$li023_li023 ;
  wire \$abc$5146$li024_li024 ;
  wire \$abc$5146$li025_li025 ;
  wire \$abc$5146$li026_li026 ;
  wire \$abc$5146$li027_li027 ;
  wire \$abc$5146$li028_li028 ;
  wire \$abc$5146$li029_li029 ;
  wire \$abc$5146$li030_li030 ;
  wire \$abc$5146$li031_li031 ;
  wire \$abc$5146$li032_li032 ;
  wire \$abc$5146$li033_li033 ;
  wire \$abc$5146$li034_li034 ;
  wire \$abc$5146$li035_li035 ;
  wire \$abc$5146$li036_li036 ;
  wire \$abc$5146$li037_li037 ;
  wire \$abc$5146$li038_li038 ;
  wire \$abc$5146$li039_li039 ;
  wire \$abc$5146$li040_li040 ;
  wire \$abc$5146$li041_li041 ;
  wire \$abc$5146$li042_li042 ;
  wire \$abc$5146$li043_li043 ;
  wire \$abc$5146$li044_li044 ;
  wire \$abc$5146$li045_li045 ;
  wire \$abc$5146$li046_li046 ;
  wire \$abc$5146$li047_li047 ;
  wire \$abc$5146$li048_li048 ;
  wire \$abc$5146$li049_li049 ;
  wire \$abc$5146$li050_li050 ;
  wire \$abc$5146$li051_li051 ;
  wire \$abc$5146$li052_li052 ;
  wire \$abc$5146$li053_li053 ;
  wire \$abc$5146$li054_li054 ;
  wire \$abc$5146$li055_li055 ;
  wire \$abc$5146$li056_li056 ;
  wire \$abc$5146$li057_li057 ;
  wire \$abc$5146$li058_li058 ;
  wire \$abc$5146$li059_li059 ;
  wire \$abc$5146$li060_li060 ;
  wire \$abc$5146$li061_li061 ;
  wire \$abc$5146$li062_li062 ;
  wire \$abc$5146$li063_li063 ;
  wire \$abc$5146$li064_li064 ;
  wire \$abc$5146$li065_li065 ;
  wire \$abc$5146$li066_li066 ;
  wire \$abc$5146$li067_li067 ;
  wire \$abc$5146$li068_li068 ;
  wire \$abc$5146$li069_li069 ;
  wire \$abc$5146$li070_li070 ;
  wire \$abc$5146$li071_li071 ;
  wire \$abc$5146$li072_li072 ;
  wire \$abc$5146$li073_li073 ;
  wire \$abc$5146$li074_li074 ;
  wire \$abc$5146$li075_li075 ;
  wire \$abc$5146$li076_li076 ;
  wire \$abc$5146$li077_li077 ;
  wire \$abc$5146$li078_li078 ;
  wire \$abc$5146$li079_li079 ;
  wire \$abc$5146$li080_li080 ;
  wire \$abc$5146$li081_li081 ;
  wire \$abc$5146$li082_li082 ;
  wire \$abc$5146$li083_li083 ;
  wire \$abc$5146$li084_li084 ;
  wire \$abc$5146$li085_li085 ;
  wire \$abc$5146$li086_li086 ;
  wire \$abc$5146$li087_li087 ;
  wire \$abc$5146$li088_li088 ;
  wire \$abc$5146$li089_li089 ;
  wire \$abc$5146$li090_li090 ;
  wire \$abc$5146$li091_li091 ;
  wire \$abc$5146$li092_li092 ;
  wire \$abc$5146$li093_li093 ;
  wire \$abc$5146$li094_li094 ;
  wire \$abc$5146$li095_li095 ;
  wire \$abc$5146$li096_li096 ;
  wire \$abc$5146$li097_li097 ;
  wire \$abc$5146$li098_li098 ;
  wire \$abc$5146$li099_li099 ;
  wire \$abc$5146$li100_li100 ;
  wire \$abc$5146$li101_li101 ;
  wire \$abc$5146$li102_li102 ;
  wire \$abc$5146$li103_li103 ;
  wire \$abc$5146$li104_li104 ;
  wire \$abc$5146$li105_li105 ;
  wire \$abc$5146$li106_li106 ;
  wire \$abc$5146$li107_li107 ;
  wire \$abc$5146$li108_li108 ;
  wire \$abc$5146$li109_li109 ;
  wire \$abc$5146$li110_li110 ;
  wire \$abc$5146$li111_li111 ;
  wire \$abc$5146$li112_li112 ;
  wire \$abc$5146$li113_li113 ;
  wire \$abc$5146$li114_li114 ;
  wire \$abc$5146$li115_li115 ;
  wire \$abc$5146$li116_li116 ;
  wire \$abc$5146$li117_li117 ;
  wire \$abc$5146$li118_li118 ;
  wire \$abc$5146$li119_li119 ;
  wire \$abc$5146$li120_li120 ;
  wire \$abc$5146$li121_li121 ;
  wire \$abc$5146$li122_li122 ;
  wire \$abc$5146$li123_li123 ;
  wire \$abc$5146$li124_li124 ;
  wire \$abc$5146$li125_li125 ;
  wire \$abc$5146$li126_li126 ;
  wire \$abc$5146$li127_li127 ;
  wire \$abc$5146$lo055 ;
  wire \$abc$5146$lo119 ;
  wire \$abc$5426$li000_li000 ;
  wire \$abc$5426$li001_li001 ;
  wire \$abc$5426$li002_li002 ;
  wire \$abc$5426$li003_li003 ;
  wire \$abc$5426$li004_li004 ;
  wire \$abc$5426$li005_li005 ;
  wire \$abc$5426$li006_li006 ;
  wire \$abc$5426$li007_li007 ;
  wire \$abc$5426$li008_li008 ;
  wire \$abc$5426$li009_li009 ;
  wire \$abc$5426$li010_li010 ;
  wire \$abc$5426$li011_li011 ;
  wire \$abc$5426$li012_li012 ;
  wire \$abc$5426$li013_li013 ;
  wire \$abc$5426$li014_li014 ;
  wire \$abc$5426$li015_li015 ;
  wire \$abc$5426$li016_li016 ;
  wire \$abc$5426$li017_li017 ;
  wire \$abc$5426$li018_li018 ;
  wire \$abc$5426$li019_li019 ;
  wire \$abc$5426$li020_li020 ;
  wire \$abc$5426$li021_li021 ;
  wire \$abc$5426$li022_li022 ;
  wire \$abc$5426$li023_li023 ;
  wire \$abc$5426$li024_li024 ;
  wire \$abc$5426$li025_li025 ;
  wire \$abc$5426$li026_li026 ;
  wire \$abc$5426$li027_li027 ;
  wire \$abc$5426$li028_li028 ;
  wire \$abc$5426$li029_li029 ;
  wire \$abc$5426$li030_li030 ;
  wire \$abc$5426$li031_li031 ;
  wire \$abc$5426$li032_li032 ;
  wire \$abc$5426$li033_li033 ;
  wire \$abc$5426$li034_li034 ;
  wire \$abc$5426$li036_li036 ;
  wire \$abc$5426$li037_li037 ;
  wire \$abc$5426$li038_li038 ;
  wire \$abc$5426$li039_li039 ;
  wire \$abc$5426$li040_li040 ;
  wire \$abc$5426$li041_li041 ;
  wire \$abc$5426$li042_li042 ;
  wire \$abc$5426$li043_li043 ;
  wire \$abc$5426$li044_li044 ;
  wire \$abc$5426$li045_li045 ;
  wire \$abc$5426$li046_li046 ;
  wire \$abc$5426$li047_li047 ;
  wire \$abc$5426$li048_li048 ;
  wire \$abc$5426$li049_li049 ;
  wire \$abc$5426$li050_li050 ;
  wire \$abc$5426$li051_li051 ;
  wire \$abc$5426$li052_li052 ;
  wire \$abc$5426$li053_li053 ;
  wire \$abc$5426$li054_li054 ;
  wire \$abc$5426$li055_li055 ;
  wire \$abc$5426$li056_li056 ;
  wire \$abc$5426$li057_li057 ;
  wire \$abc$5426$li058_li058 ;
  wire \$abc$5426$li059_li059 ;
  wire \$abc$5426$li060_li060 ;
  wire \$abc$5426$li061_li061 ;
  wire \$abc$5426$li063_li063 ;
  wire \$abc$5426$li064_li064 ;
  wire \$abc$5426$li065_li065 ;
  wire \$abc$5426$li066_li066 ;
  wire \$abc$5426$li067_li067 ;
  wire \$abc$5426$li068_li068 ;
  wire \$abc$5426$li069_li069 ;
  wire \$abc$5426$li070_li070 ;
  wire \$abc$5426$li071_li071 ;
  wire \$abc$5426$li072_li072 ;
  wire \$abc$5426$li073_li073 ;
  wire \$abc$5426$li074_li074 ;
  wire \$abc$5426$li075_li075 ;
  wire \$abc$5426$li076_li076 ;
  wire \$abc$5426$li077_li077 ;
  wire \$abc$5426$li078_li078 ;
  wire \$abc$5426$li079_li079 ;
  wire \$abc$5426$li080_li080 ;
  wire \$abc$5426$li081_li081 ;
  wire \$abc$5426$li082_li082 ;
  wire \$abc$5426$li083_li083 ;
  wire \$abc$5426$li084_li084 ;
  wire \$abc$5426$li085_li085 ;
  wire \$abc$5426$li086_li086 ;
  wire \$abc$5426$li087_li087 ;
  wire \$abc$5426$li088_li088 ;
  wire \$abc$5426$li089_li089 ;
  wire \$abc$5426$li090_li090 ;
  wire \$abc$5426$li091_li091 ;
  wire \$abc$5426$li092_li092 ;
  wire \$abc$5426$li093_li093 ;
  wire \$abc$5426$li094_li094 ;
  wire \$abc$5426$li095_li095 ;
  wire \$abc$5426$li096_li096 ;
  wire \$abc$5426$li097_li097 ;
  wire \$abc$5426$li098_li098 ;
  wire \$abc$5426$li099_li099 ;
  wire \$abc$5426$li100_li100 ;
  wire \$abc$5426$li101_li101 ;
  wire \$abc$5426$li102_li102 ;
  wire \$abc$5426$li103_li103 ;
  wire \$abc$5426$li104_li104 ;
  wire \$abc$5426$li105_li105 ;
  wire \$abc$5426$li106_li106 ;
  wire \$abc$5426$li107_li107 ;
  wire \$abc$5426$li108_li108 ;
  wire \$abc$5426$li109_li109 ;
  wire \$abc$5426$li110_li110 ;
  wire \$abc$5426$li111_li111 ;
  wire \$abc$5426$li112_li112 ;
  wire \$abc$5426$li113_li113 ;
  wire \$abc$5426$li114_li114 ;
  wire \$abc$5426$li115_li115 ;
  wire \$abc$5426$li116_li116 ;
  wire \$abc$5426$li117_li117 ;
  wire \$abc$5426$li118_li118 ;
  wire \$abc$5426$li119_li119 ;
  wire \$abc$5426$li120_li120 ;
  wire \$abc$5426$li121_li121 ;
  wire \$abc$5426$li122_li122 ;
  wire \$abc$5426$li123_li123 ;
  wire \$abc$5426$li124_li124 ;
  wire \$abc$5426$li125_li125 ;
  wire \$abc$5426$li126_li126 ;
  wire \$abc$5426$li127_li127 ;
  wire \$abc$5426$lo084 ;
  wire \$abc$5703$li0_li0 ;
  wire \$abc$5703$li1_li1 ;
  wire \$abc$5703$li2_li2 ;
  wire \$abc$5703$li3_li3 ;
  wire \$abc$5703$li4_li4 ;
  wire \$abc$5703$li5_li5 ;
  wire \$abc$5703$lo0 ;
  wire \$abc$8195$new_new_n57__ ;
  wire \$abc$8195$new_new_n59__ ;
  wire \$abc$8195$new_new_n61__ ;
  wire \$abc$8195$new_new_n63__ ;
  wire \$abc$8195$new_new_n66__ ;
  wire \$abc$8195$new_new_n67__ ;
  wire \$abc$8195$new_new_n68__ ;
  wire \$abc$8195$new_new_n69__ ;
  wire \$abc$8195$new_new_n70__ ;
  wire \$abc$8195$new_new_n71__ ;
  wire \$abc$8195$new_new_n72__ ;
  wire \$abc$8195$new_new_n75__ ;
  wire \$abc$8195$new_new_n86__ ;
  wire \$abc$8195$new_new_n88__ ;
  wire \$abc$8195$new_new_n89__ ;
  wire \$abc$8195$new_new_n91__ ;
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y ;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_top_module_FPGA.v:25" *)
  output cipher_out;
  wire cipher_out;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_top_module_FPGA.v:23" *)
  input clock0;
  wire clock0;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_top_module_FPGA.v:23" *)
  input data_in;
  wire data_in;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_top_module_FPGA.v:24" *)
  input [1:0] data_rdy;
  wire [1:0] data_rdy;
  (* hdlname = "datapath fifo_ff62" *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:35" *)
  wire \datapath.fifo_ff62 ;
  (* hdlname = "datapath lut_ff56" *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:36" *)
  wire \datapath.lut_ff56 ;
  (* hdlname = "datapath lut_ff63" *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:36" *)
  wire \datapath.lut_ff63 ;
  (* hdlname = "datapath lut_ff_input" *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:38" *)
  wire \datapath.lut_ff_input ;
  (* hdlname = "key_exp lut_ff_enable" *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:38" *)
  wire \key_exp.lut_ff_enable ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$abc$5015$auto$blifparse.cc:362:parse_blif$5016  (
    .C(clock0),
    .D(\$abc$5015$li0_li0 ),
    .E(\$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y ),
    .Q(\$abc$5015$lo0 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$abc$5015$auto$blifparse.cc:362:parse_blif$5017  (
    .C(clock0),
    .D(\$abc$5015$li1_li1 ),
    .E(\$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y ),
    .Q(\$abc$5015$lo1 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$abc$5015$auto$blifparse.cc:362:parse_blif$5018  (
    .C(clock0),
    .D(\$abc$5015$li2_li2 ),
    .E(\$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y ),
    .Q(\$abc$5015$lo2 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$abc$5015$auto$blifparse.cc:362:parse_blif$5019  (
    .C(clock0),
    .D(\$abc$5015$li3_li3 ),
    .E(\$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y ),
    .Q(\$abc$5015$lo3 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$abc$5015$auto$blifparse.cc:362:parse_blif$5020  (
    .C(clock0),
    .D(\$abc$5015$li4_li4 ),
    .E(\$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y ),
    .Q(\$abc$5015$lo4 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$abc$5015$auto$blifparse.cc:362:parse_blif$5021  (
    .C(clock0),
    .D(\$abc$5015$li5_li5 ),
    .E(\$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y ),
    .Q(\$abc$5015$lo5 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$abc$5015$auto$blifparse.cc:362:parse_blif$5022  (
    .C(clock0),
    .D(\$abc$5015$li6_li6 ),
    .E(\$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y ),
    .Q(\$abc$5015$lo6 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5078$auto$blifparse.cc:362:parse_blif$5079  (
    .C(clock0),
    .D(\$abc$5078$li0_li0 ),
    .E(\$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393 ),
    .Q(\$abc$5078$lo0 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5078$auto$blifparse.cc:362:parse_blif$5080  (
    .C(clock0),
    .D(\$abc$5078$li1_li1 ),
    .E(\$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393 ),
    .Q(\$abc$5078$lo1 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5078$auto$blifparse.cc:362:parse_blif$5081  (
    .C(clock0),
    .D(\$abc$5078$li2_li2 ),
    .E(\$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393 ),
    .Q(\$abc$5078$lo2 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5078$auto$blifparse.cc:362:parse_blif$5082  (
    .C(clock0),
    .D(\$abc$5078$li3_li3 ),
    .E(\$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393 ),
    .Q(\$abc$5078$lo3 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5078$auto$blifparse.cc:362:parse_blif$5083  (
    .C(clock0),
    .D(\$abc$5078$li4_li4 ),
    .E(\$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393 ),
    .Q(\$abc$5078$lo4 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5078$auto$blifparse.cc:362:parse_blif$5084  (
    .C(clock0),
    .D(\$abc$5078$li5_li5 ),
    .E(\$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393 ),
    .Q(\$abc$5078$lo5 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5118$auto$blifparse.cc:362:parse_blif$5119  (
    .C(clock0),
    .D(\$abc$5118$li0_li0 ),
    .E(\key_exp.lut_ff_enable ),
    .Q(\$abc$3599$li0_li0 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5118$auto$blifparse.cc:362:parse_blif$5120  (
    .C(clock0),
    .D(\$abc$3599$li0_li0 ),
    .E(\key_exp.lut_ff_enable ),
    .Q(\$abc$5118$li2_li2 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5118$auto$blifparse.cc:362:parse_blif$5121  (
    .C(clock0),
    .D(\$abc$5118$li2_li2 ),
    .E(\key_exp.lut_ff_enable ),
    .Q(\$abc$5118$li3_li3 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5118$auto$blifparse.cc:362:parse_blif$5122  (
    .C(clock0),
    .D(\$abc$5118$li3_li3 ),
    .E(\key_exp.lut_ff_enable ),
    .Q(\$abc$4358$lo3 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5147  (
    .C(clock0),
    .D(\$abc$5146$li000_li000 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li001_li001 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5148  (
    .C(clock0),
    .D(\$abc$5146$li001_li001 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li053_li053 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5149  (
    .C(clock0),
    .D(\$abc$5146$li002_li002 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li003_li003 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5150  (
    .C(clock0),
    .D(\$abc$5146$li003_li003 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li004_li004 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5151  (
    .C(clock0),
    .D(\$abc$5146$li004_li004 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li005_li005 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5152  (
    .C(clock0),
    .D(\$abc$5146$li005_li005 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li019_li019 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5153  (
    .C(clock0),
    .D(\$abc$5146$li006_li006 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li007_li007 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5154  (
    .C(clock0),
    .D(\$abc$5146$li007_li007 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li044_li044 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5155  (
    .C(clock0),
    .D(\$abc$5146$li008_li008 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li009_li009 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5156  (
    .C(clock0),
    .D(\$abc$5146$li009_li009 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li010_li010 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5157  (
    .C(clock0),
    .D(\$abc$5146$li010_li010 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li011_li011 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5158  (
    .C(clock0),
    .D(\$abc$5146$li011_li011 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li012_li012 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5159  (
    .C(clock0),
    .D(\$abc$5146$li012_li012 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li013_li013 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5160  (
    .C(clock0),
    .D(\$abc$5146$li013_li013 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li014_li014 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5161  (
    .C(clock0),
    .D(\$abc$5146$li014_li014 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li110_li110 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5162  (
    .C(clock0),
    .D(\$abc$5146$li015_li015 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li016_li016 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5163  (
    .C(clock0),
    .D(\$abc$5146$li016_li016 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li125_li125 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5164  (
    .C(clock0),
    .D(\$abc$5146$li017_li017 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li018_li018 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5165  (
    .C(clock0),
    .D(\$abc$5146$li018_li018 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li050_li050 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5166  (
    .C(clock0),
    .D(\$abc$5146$li019_li019 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li006_li006 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5167  (
    .C(clock0),
    .D(\$abc$5146$li020_li020 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li002_li002 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5168  (
    .C(clock0),
    .D(\$abc$5146$li021_li021 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li008_li008 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5169  (
    .C(clock0),
    .D(\$abc$5146$li022_li022 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li017_li017 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5170  (
    .C(clock0),
    .D(\$abc$5146$li023_li023 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li024_li024 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5171  (
    .C(clock0),
    .D(\$abc$5146$li024_li024 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li030_li030 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5172  (
    .C(clock0),
    .D(\$abc$5146$li025_li025 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li026_li026 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5173  (
    .C(clock0),
    .D(\$abc$5146$li026_li026 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li055_li055 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5174  (
    .C(clock0),
    .D(\$abc$5146$li027_li027 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li028_li028 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5175  (
    .C(clock0),
    .D(\$abc$5146$li028_li028 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li117_li117 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5176  (
    .C(clock0),
    .D(\$abc$5146$li029_li029 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li027_li027 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5177  (
    .C(clock0),
    .D(\$abc$5146$li030_li030 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li121_li121 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5178  (
    .C(clock0),
    .D(\$abc$5146$li031_li031 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li029_li029 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5179  (
    .C(clock0),
    .D(\$abc$5146$li032_li032 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li031_li031 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5180  (
    .C(clock0),
    .D(\$abc$5146$li033_li033 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li032_li032 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5181  (
    .C(clock0),
    .D(\$abc$5146$li034_li034 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li033_li033 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5182  (
    .C(clock0),
    .D(\$abc$5146$li035_li035 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li034_li034 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5183  (
    .C(clock0),
    .D(\$abc$5146$li036_li036 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li035_li035 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5184  (
    .C(clock0),
    .D(\$abc$5146$li037_li037 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li038_li038 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5185  (
    .C(clock0),
    .D(\$abc$5146$li038_li038 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li039_li039 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5186  (
    .C(clock0),
    .D(\$abc$5146$li039_li039 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li118_li118 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5187  (
    .C(clock0),
    .D(\$abc$5146$li040_li040 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li025_li025 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5188  (
    .C(clock0),
    .D(\$abc$5146$li041_li041 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li042_li042 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5189  (
    .C(clock0),
    .D(\$abc$5146$li042_li042 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li043_li043 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5190  (
    .C(clock0),
    .D(\$abc$5146$li043_li043 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li015_li015 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5191  (
    .C(clock0),
    .D(\$abc$5146$li044_li044 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li045_li045 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5192  (
    .C(clock0),
    .D(\$abc$5146$li045_li045 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li046_li046 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5193  (
    .C(clock0),
    .D(\$abc$5146$li046_li046 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li021_li021 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5194  (
    .C(clock0),
    .D(\$abc$5146$li047_li047 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li048_li048 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5195  (
    .C(clock0),
    .D(\$abc$5146$li048_li048 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li049_li049 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5196  (
    .C(clock0),
    .D(\$abc$5146$li049_li049 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li000_li000 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5197  (
    .C(clock0),
    .D(\$abc$5146$li050_li050 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li041_li041 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5198  (
    .C(clock0),
    .D(\$abc$5146$li051_li051 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li052_li052 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5199  (
    .C(clock0),
    .D(\$abc$5146$li052_li052 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li056_li056 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5200  (
    .C(clock0),
    .D(\$abc$5146$li053_li053 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li054_li054 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5201  (
    .C(clock0),
    .D(\$abc$5146$li054_li054 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li020_li020 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5202  (
    .C(clock0),
    .D(\$abc$5146$li055_li055 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$lo055 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5203  (
    .C(clock0),
    .D(\$abc$5146$li056_li056 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li057_li057 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5204  (
    .C(clock0),
    .D(\$abc$5146$li057_li057 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li094_li094 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5205  (
    .C(clock0),
    .D(\$abc$5146$li058_li058 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li059_li059 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5206  (
    .C(clock0),
    .D(\$abc$5146$li059_li059 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li115_li115 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5207  (
    .C(clock0),
    .D(\$abc$5146$li060_li060 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li061_li061 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5208  (
    .C(clock0),
    .D(\$abc$5146$li061_li061 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li058_li058 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5209  (
    .C(clock0),
    .D(\$abc$5146$li062_li062 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li063_li063 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5210  (
    .C(clock0),
    .D(\$abc$5146$li063_li063 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li112_li112 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5211  (
    .C(clock0),
    .D(\$abc$5146$li064_li064 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li036_li036 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5212  (
    .C(clock0),
    .D(\$abc$5146$li065_li065 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li066_li066 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5213  (
    .C(clock0),
    .D(\$abc$5146$li066_li066 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li081_li081 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5214  (
    .C(clock0),
    .D(\$abc$5146$li067_li067 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li064_li064 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5215  (
    .C(clock0),
    .D(\$abc$5146$li068_li068 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li067_li067 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5216  (
    .C(clock0),
    .D(\$abc$5146$li069_li069 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li060_li060 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5217  (
    .C(clock0),
    .D(\$abc$5146$li070_li070 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li068_li068 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5218  (
    .C(clock0),
    .D(\$abc$5146$li071_li071 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li069_li069 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5219  (
    .C(clock0),
    .D(\$abc$5146$li072_li072 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li071_li071 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5220  (
    .C(clock0),
    .D(\$abc$5146$li073_li073 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li072_li072 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5221  (
    .C(clock0),
    .D(\$abc$5146$li074_li074 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li073_li073 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5222  (
    .C(clock0),
    .D(\$abc$5146$li075_li075 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li074_li074 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5223  (
    .C(clock0),
    .D(\$abc$5146$li076_li076 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li075_li075 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5224  (
    .C(clock0),
    .D(\$abc$5146$li077_li077 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li076_li076 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5225  (
    .C(clock0),
    .D(\$abc$5146$li078_li078 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li079_li079 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5226  (
    .C(clock0),
    .D(\$abc$5146$li079_li079 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li023_li023 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5227  (
    .C(clock0),
    .D(\$abc$5146$li080_li080 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li077_li077 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5228  (
    .C(clock0),
    .D(\$abc$5146$li081_li081 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li062_li062 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5229  (
    .C(clock0),
    .D(\$abc$5146$li082_li082 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li080_li080 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5230  (
    .C(clock0),
    .D(\$abc$5146$li083_li083 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li070_li070 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5231  (
    .C(clock0),
    .D(\$abc$5146$li084_li084 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li083_li083 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5232  (
    .C(clock0),
    .D(\$abc$5146$li085_li085 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li084_li084 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5233  (
    .C(clock0),
    .D(\$abc$5146$li086_li086 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li082_li082 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5234  (
    .C(clock0),
    .D(\$abc$5146$li087_li087 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li085_li085 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5235  (
    .C(clock0),
    .D(\$abc$5146$li088_li088 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li086_li086 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5236  (
    .C(clock0),
    .D(\$abc$5146$li089_li089 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li087_li087 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5237  (
    .C(clock0),
    .D(\$abc$5146$li090_li090 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li088_li088 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5238  (
    .C(clock0),
    .D(\$abc$5146$li091_li091 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li090_li090 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5239  (
    .C(clock0),
    .D(\$abc$5146$li092_li092 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li091_li091 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5240  (
    .C(clock0),
    .D(\$abc$5146$li093_li093 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li092_li092 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5241  (
    .C(clock0),
    .D(\$abc$5146$li094_li094 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li040_li040 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5242  (
    .C(clock0),
    .D(\$abc$5146$li095_li095 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li089_li089 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5243  (
    .C(clock0),
    .D(\$abc$5146$li096_li096 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li093_li093 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5244  (
    .C(clock0),
    .D(\$abc$5146$li097_li097 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li096_li096 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5245  (
    .C(clock0),
    .D(\$abc$5146$li098_li098 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li095_li095 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5246  (
    .C(clock0),
    .D(\$abc$5146$li099_li099 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li098_li098 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5247  (
    .C(clock0),
    .D(\$abc$5146$li100_li100 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li099_li099 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5248  (
    .C(clock0),
    .D(\$abc$5146$li101_li101 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li100_li100 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5249  (
    .C(clock0),
    .D(\$abc$5146$li102_li102 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li101_li101 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5250  (
    .C(clock0),
    .D(\$abc$5146$li103_li103 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li102_li102 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5251  (
    .C(clock0),
    .D(\$abc$5146$li104_li104 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li103_li103 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5252  (
    .C(clock0),
    .D(\$abc$5146$li105_li105 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li097_li097 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5253  (
    .C(clock0),
    .D(\$abc$5146$li106_li106 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li105_li105 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5254  (
    .C(clock0),
    .D(\$abc$5146$li107_li107 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li106_li106 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5255  (
    .C(clock0),
    .D(\$abc$5146$li108_li108 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li107_li107 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5256  (
    .C(clock0),
    .D(\$abc$5146$li109_li109 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li108_li108 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5257  (
    .C(clock0),
    .D(\$abc$5146$li110_li110 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li111_li111 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5258  (
    .C(clock0),
    .D(\$abc$5146$li111_li111 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li051_li051 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5259  (
    .C(clock0),
    .D(\$abc$5146$li112_li112 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li113_li113 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5260  (
    .C(clock0),
    .D(\$abc$5146$li113_li113 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li114_li114 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5261  (
    .C(clock0),
    .D(\$abc$5146$li114_li114 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li124_li124 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5262  (
    .C(clock0),
    .D(\$abc$5146$li115_li115 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li037_li037 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5263  (
    .C(clock0),
    .D(\$abc$5146$li116_li116 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li109_li109 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5264  (
    .C(clock0),
    .D(\$abc$5146$li117_li117 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li116_li116 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5265  (
    .C(clock0),
    .D(\$abc$5146$li118_li118 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li119_li119 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5266  (
    .C(clock0),
    .D(\$abc$5146$li119_li119 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$lo119 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5267  (
    .C(clock0),
    .D(\$abc$5146$li120_li120 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li104_li104 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5268  (
    .C(clock0),
    .D(\$abc$5146$li121_li121 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li065_li065 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5269  (
    .C(clock0),
    .D(\$abc$5146$li122_li122 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li120_li120 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5270  (
    .C(clock0),
    .D(\$abc$5146$li123_li123 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li122_li122 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5271  (
    .C(clock0),
    .D(\$abc$5146$li124_li124 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li022_li022 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5272  (
    .C(clock0),
    .D(\$abc$5146$li125_li125 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li126_li126 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5273  (
    .C(clock0),
    .D(\$abc$5146$li126_li126 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li127_li127 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5146$auto$blifparse.cc:362:parse_blif$5274  (
    .C(clock0),
    .D(\$abc$5146$li127_li127 ),
    .E(data_rdy[1]),
    .Q(\$abc$5146$li047_li047 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5427  (
    .C(clock0),
    .D(\$abc$5426$li000_li000 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li001_li001 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5428  (
    .C(clock0),
    .D(\$abc$5426$li001_li001 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li002_li002 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5429  (
    .C(clock0),
    .D(\$abc$5426$li002_li002 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li105_li105 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5430  (
    .C(clock0),
    .D(\$abc$5426$li003_li003 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li000_li000 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5431  (
    .C(clock0),
    .D(\$abc$5426$li004_li004 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li005_li005 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5432  (
    .C(clock0),
    .D(\$abc$5426$li005_li005 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li006_li006 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5433  (
    .C(clock0),
    .D(\$abc$5426$li006_li006 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li007_li007 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5434  (
    .C(clock0),
    .D(\$abc$5426$li007_li007 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li008_li008 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5435  (
    .C(clock0),
    .D(\$abc$5426$li008_li008 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li104_li104 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5436  (
    .C(clock0),
    .D(\$abc$5426$li009_li009 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li010_li010 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5437  (
    .C(clock0),
    .D(\$abc$5426$li010_li010 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li011_li011 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5438  (
    .C(clock0),
    .D(\$abc$5426$li011_li011 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li012_li012 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5439  (
    .C(clock0),
    .D(\$abc$5426$li012_li012 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li016_li016 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5440  (
    .C(clock0),
    .D(\$abc$5426$li013_li013 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li014_li014 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5441  (
    .C(clock0),
    .D(\$abc$5426$li014_li014 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li015_li015 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5442  (
    .C(clock0),
    .D(\$abc$5426$li015_li015 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li009_li009 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5443  (
    .C(clock0),
    .D(\$abc$5426$li016_li016 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li017_li017 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5444  (
    .C(clock0),
    .D(\$abc$5426$li017_li017 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li018_li018 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5445  (
    .C(clock0),
    .D(\$abc$5426$li018_li018 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li019_li019 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5446  (
    .C(clock0),
    .D(\$abc$5426$li019_li019 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li004_li004 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5447  (
    .C(clock0),
    .D(\$abc$5426$li020_li020 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li021_li021 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5448  (
    .C(clock0),
    .D(\$abc$5426$li021_li021 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li022_li022 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5449  (
    .C(clock0),
    .D(\$abc$5426$li022_li022 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li066_li066 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5450  (
    .C(clock0),
    .D(\$abc$5426$li023_li023 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li024_li024 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5451  (
    .C(clock0),
    .D(\$abc$5426$li024_li024 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li025_li025 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5452  (
    .C(clock0),
    .D(\$abc$5426$li025_li025 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li064_li064 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5453  (
    .C(clock0),
    .D(\$abc$5426$li026_li026 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li027_li027 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5454  (
    .C(clock0),
    .D(\$abc$5426$li027_li027 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li028_li028 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5455  (
    .C(clock0),
    .D(\$abc$5426$li028_li028 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li060_li060 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5456  (
    .C(clock0),
    .D(\$abc$5426$li029_li029 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li023_li023 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5457  (
    .C(clock0),
    .D(\$abc$5426$li030_li030 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li031_li031 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5458  (
    .C(clock0),
    .D(\$abc$5426$li031_li031 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li032_li032 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5459  (
    .C(clock0),
    .D(\$abc$5426$li032_li032 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li065_li065 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5460  (
    .C(clock0),
    .D(\$abc$5426$li033_li033 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li030_li030 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5461  (
    .C(clock0),
    .D(\$abc$5426$li034_li034 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li026_li026 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5462  (
    .C(clock0),
    .D(\datapath.fifo_ff62 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li029_li029 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5463  (
    .C(clock0),
    .D(\$abc$5426$li036_li036 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li037_li037 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5464  (
    .C(clock0),
    .D(\$abc$5426$li037_li037 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li038_li038 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5465  (
    .C(clock0),
    .D(\$abc$5426$li038_li038 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li043_li043 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5466  (
    .C(clock0),
    .D(\$abc$5426$li039_li039 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li040_li040 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5467  (
    .C(clock0),
    .D(\$abc$5426$li040_li040 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li041_li041 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5468  (
    .C(clock0),
    .D(\$abc$5426$li041_li041 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li047_li047 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5469  (
    .C(clock0),
    .D(\$abc$5426$li042_li042 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li034_li034 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5470  (
    .C(clock0),
    .D(\$abc$5426$li043_li043 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li052_li052 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5471  (
    .C(clock0),
    .D(\$abc$5426$li044_li044 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li045_li045 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5472  (
    .C(clock0),
    .D(\$abc$5426$li045_li045 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li039_li039 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5473  (
    .C(clock0),
    .D(\$abc$5426$li046_li046 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li033_li033 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5474  (
    .C(clock0),
    .D(\$abc$5426$li047_li047 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li055_li055 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5475  (
    .C(clock0),
    .D(\$abc$5426$li048_li048 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li049_li049 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5476  (
    .C(clock0),
    .D(\$abc$5426$li049_li049 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li046_li046 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5477  (
    .C(clock0),
    .D(\$abc$5426$li050_li050 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li051_li051 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5478  (
    .C(clock0),
    .D(\$abc$5426$li051_li051 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li068_li068 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5479  (
    .C(clock0),
    .D(\$abc$5426$li052_li052 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li053_li053 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5480  (
    .C(clock0),
    .D(\$abc$5426$li053_li053 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li054_li054 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5481  (
    .C(clock0),
    .D(\$abc$5426$li054_li054 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li020_li020 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5482  (
    .C(clock0),
    .D(\$abc$5426$li055_li055 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li056_li056 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5483  (
    .C(clock0),
    .D(\$abc$5426$li056_li056 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li036_li036 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5484  (
    .C(clock0),
    .D(\$abc$5426$li057_li057 ),
    .E(data_rdy[0]),
    .Q(\$abc$3151$li071_li071 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5485  (
    .C(clock0),
    .D(\$abc$5426$li058_li058 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li059_li059 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5486  (
    .C(clock0),
    .D(\$abc$5426$li059_li059 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li013_li013 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5487  (
    .C(clock0),
    .D(\$abc$5426$li060_li060 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li061_li061 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5488  (
    .C(clock0),
    .D(\$abc$5426$li061_li061 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li048_li048 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5489  (
    .C(clock0),
    .D(\$abc$3151$li071_li071 ),
    .E(data_rdy[0]),
    .Q(\datapath.fifo_ff62 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5490  (
    .C(clock0),
    .D(\$abc$5426$li063_li063 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li058_li058 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5491  (
    .C(clock0),
    .D(\$abc$5426$li064_li064 ),
    .E(data_rdy[0]),
    .Q(\$abc$4669$lo117 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5492  (
    .C(clock0),
    .D(\$abc$5426$li065_li065 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li044_li044 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5493  (
    .C(clock0),
    .D(\$abc$5426$li066_li066 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li067_li067 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5494  (
    .C(clock0),
    .D(\$abc$5426$li067_li067 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li070_li070 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5495  (
    .C(clock0),
    .D(\$abc$5426$li068_li068 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li042_li042 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5496  (
    .C(clock0),
    .D(\$abc$5426$li069_li069 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li063_li063 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5497  (
    .C(clock0),
    .D(\$abc$5426$li070_li070 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li069_li069 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5498  (
    .C(clock0),
    .D(\$abc$5426$li071_li071 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li072_li072 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5499  (
    .C(clock0),
    .D(\$abc$5426$li072_li072 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li107_li107 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5500  (
    .C(clock0),
    .D(\$abc$5426$li073_li073 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li074_li074 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5501  (
    .C(clock0),
    .D(\$abc$5426$li074_li074 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li100_li100 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5502  (
    .C(clock0),
    .D(\$abc$5426$li075_li075 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li076_li076 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5503  (
    .C(clock0),
    .D(\$abc$5426$li076_li076 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li125_li125 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5504  (
    .C(clock0),
    .D(\$abc$5426$li077_li077 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li078_li078 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5505  (
    .C(clock0),
    .D(\$abc$5426$li078_li078 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li096_li096 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5506  (
    .C(clock0),
    .D(\$abc$5426$li079_li079 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li080_li080 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5507  (
    .C(clock0),
    .D(\$abc$5426$li080_li080 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li102_li102 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5508  (
    .C(clock0),
    .D(\$abc$5426$li081_li081 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li082_li082 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5509  (
    .C(clock0),
    .D(\$abc$5426$li082_li082 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li095_li095 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5510  (
    .C(clock0),
    .D(\$abc$5426$li083_li083 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li084_li084 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5511  (
    .C(clock0),
    .D(\$abc$5426$li084_li084 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$lo084 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5512  (
    .C(clock0),
    .D(\$abc$5426$li085_li085 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li086_li086 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5513  (
    .C(clock0),
    .D(\$abc$5426$li086_li086 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li127_li127 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5514  (
    .C(clock0),
    .D(\$abc$5426$li087_li087 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li088_li088 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5515  (
    .C(clock0),
    .D(\$abc$5426$li088_li088 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li112_li112 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5516  (
    .C(clock0),
    .D(\$abc$5426$li089_li089 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li090_li090 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5517  (
    .C(clock0),
    .D(\$abc$5426$li090_li090 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li091_li091 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5518  (
    .C(clock0),
    .D(\$abc$5426$li091_li091 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li092_li092 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5519  (
    .C(clock0),
    .D(\$abc$5426$li092_li092 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li087_li087 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5520  (
    .C(clock0),
    .D(\$abc$5426$li093_li093 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li094_li094 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5521  (
    .C(clock0),
    .D(\$abc$5426$li094_li094 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li085_li085 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5522  (
    .C(clock0),
    .D(\$abc$5426$li095_li095 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li108_li108 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5523  (
    .C(clock0),
    .D(\$abc$5426$li096_li096 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li097_li097 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5524  (
    .C(clock0),
    .D(\$abc$5426$li097_li097 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li126_li126 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5525  (
    .C(clock0),
    .D(\$abc$5426$li098_li098 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li077_li077 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5526  (
    .C(clock0),
    .D(\$abc$5426$li099_li099 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li071_li071 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5527  (
    .C(clock0),
    .D(\$abc$5426$li100_li100 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li101_li101 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5528  (
    .C(clock0),
    .D(\$abc$5426$li101_li101 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li089_li089 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5529  (
    .C(clock0),
    .D(\$abc$5426$li102_li102 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li103_li103 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5530  (
    .C(clock0),
    .D(\$abc$5426$li103_li103 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li120_li120 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5531  (
    .C(clock0),
    .D(\$abc$5426$li104_li104 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li119_li119 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5532  (
    .C(clock0),
    .D(\$abc$5426$li105_li105 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li106_li106 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5533  (
    .C(clock0),
    .D(\$abc$5426$li106_li106 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li116_li116 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5534  (
    .C(clock0),
    .D(\$abc$5426$li107_li107 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li003_li003 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5535  (
    .C(clock0),
    .D(\$abc$5426$li108_li108 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li079_li079 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5536  (
    .C(clock0),
    .D(\$abc$5426$li109_li109 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li110_li110 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5537  (
    .C(clock0),
    .D(\$abc$5426$li110_li110 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li073_li073 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5538  (
    .C(clock0),
    .D(\$abc$5426$li111_li111 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li075_li075 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5539  (
    .C(clock0),
    .D(\$abc$5426$li112_li112 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li113_li113 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5540  (
    .C(clock0),
    .D(\$abc$5426$li113_li113 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li123_li123 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5541  (
    .C(clock0),
    .D(\$abc$5426$li114_li114 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li115_li115 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5542  (
    .C(clock0),
    .D(\$abc$5426$li115_li115 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li050_li050 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5543  (
    .C(clock0),
    .D(\$abc$5426$li116_li116 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li098_li098 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5544  (
    .C(clock0),
    .D(\$abc$5426$li117_li117 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li114_li114 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5545  (
    .C(clock0),
    .D(\$abc$5426$li118_li118 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li117_li117 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5546  (
    .C(clock0),
    .D(\$abc$5426$li119_li119 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li099_li099 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5547  (
    .C(clock0),
    .D(\$abc$5426$li120_li120 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li121_li121 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5548  (
    .C(clock0),
    .D(\$abc$5426$li121_li121 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li111_li111 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5549  (
    .C(clock0),
    .D(\$abc$5426$li122_li122 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li118_li118 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5550  (
    .C(clock0),
    .D(\$abc$5426$li123_li123 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li124_li124 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5551  (
    .C(clock0),
    .D(\$abc$5426$li124_li124 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li081_li081 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5552  (
    .C(clock0),
    .D(\$abc$5426$li125_li125 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li122_li122 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5553  (
    .C(clock0),
    .D(\$abc$5426$li126_li126 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li093_li093 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$5426$auto$blifparse.cc:362:parse_blif$5554  (
    .C(clock0),
    .D(\$abc$5426$li127_li127 ),
    .E(data_rdy[0]),
    .Q(\$abc$5426$li083_li083 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5704  (
    .C(clock0),
    .D(\$abc$5703$li0_li0 ),
    .E(1'h1),
    .Q(\$abc$5703$lo0 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5705  (
    .C(clock0),
    .D(\$abc$5703$li1_li1 ),
    .E(1'h1),
    .Q(\$abc$5703$li2_li2 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5706  (
    .C(clock0),
    .D(\$abc$5703$li2_li2 ),
    .E(1'h1),
    .Q(\$abc$5703$li3_li3 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5707  (
    .C(clock0),
    .D(\$abc$5703$li3_li3 ),
    .E(1'h1),
    .Q(\$abc$5703$li4_li4 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5708  (
    .C(clock0),
    .D(\$abc$5703$li4_li4 ),
    .E(1'h1),
    .Q(\$abc$5703$li5_li5 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5709  (
    .C(clock0),
    .D(\$abc$5703$li5_li5 ),
    .E(1'h1),
    .Q(\datapath.lut_ff56 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5710  (
    .C(clock0),
    .D(\$abc$3429$li6_li6 ),
    .E(1'h1),
    .Q(\$abc$5703$li1_li1 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5711  (
    .C(clock0),
    .D(\datapath.lut_ff63 ),
    .E(1'h1),
    .Q(\$abc$3429$li6_li6 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$5703$auto$blifparse.cc:362:parse_blif$5712  (
    .C(clock0),
    .D(\datapath.lut_ff_input ),
    .E(1'h1),
    .Q(\datapath.lut_ff63 ),
    .R(1'h1),
    .S(1'h1)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8196  (
    .A({ \$abc$5078$lo0 , \$abc$5078$lo1 , \$abc$5078$lo2 , \$abc$5078$lo3 , \$abc$5078$lo4 , \$abc$5078$lo5  }),
    .Y(\$abc$8195$new_new_n57__ )
  );
  \$lut  #(
    .LUT(8'h83),
    .WIDTH(32'h00000003)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8197  (
    .A({ data_rdy[0], data_rdy[1], \$abc$8195$new_new_n57__  }),
    .Y(\$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8198  (
    .A({ \$abc$5015$lo5 , \$abc$5015$lo3 , \$abc$5015$lo0 , \$abc$5015$lo2  }),
    .Y(\$abc$8195$new_new_n59__ )
  );
  \$lut  #(
    .LUT(64'h7800000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8199  (
    .A({ data_rdy, \$abc$8195$new_new_n57__ , \$abc$5015$lo6 , \$abc$8195$new_new_n59__ , \$abc$5015$lo4  }),
    .Y(\$abc$5015$li6_li6 )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8200  (
    .A({ \$abc$5015$lo2 , \$abc$5015$lo0 , \$abc$5015$lo3 , \$abc$5015$lo4 , \$abc$5015$lo5 , \$abc$5015$lo6  }),
    .Y(\$abc$8195$new_new_n61__ )
  );
  \$lut  #(
    .LUT(32'h60000000),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8201  (
    .A({ data_rdy, \$abc$8195$new_new_n57__ , \$abc$8195$new_new_n61__ , \$abc$5015$lo1  }),
    .Y(\$abc$5015$li1_li1 )
  );
  \$lut  #(
    .LUT(32'h0fff7777),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8202  (
    .A({ \$abc$5015$lo3 , \datapath.lut_ff63 , \datapath.lut_ff56 , \$abc$4669$lo117 , \$abc$3151$li071_li071  }),
    .Y(\$abc$8195$new_new_n63__ )
  );
  \$lut  #(
    .LUT(64'ha5c35a3c5a3ca5c3),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8203  (
    .A({ \$abc$5426$lo084 , \$abc$8195$new_new_n63__ , \$abc$5015$lo3 , \$abc$5146$lo119 , \datapath.fifo_ff62 , \$abc$3429$li6_li6  }),
    .Y(cipher_out)
  );
  \$lut  #(
    .LUT(16'h6000),
    .WIDTH(32'h00000004)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8204  (
    .A({ data_rdy, \$abc$5078$lo5 , \$abc$5078$lo1  }),
    .Y(\$abc$5078$li1_li1 )
  );
  \$lut  #(
    .LUT(16'h873f),
    .WIDTH(32'h00000004)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8205  (
    .A({ data_rdy[0], \$abc$5015$lo3 , data_rdy[1], \$abc$8195$new_new_n57__  }),
    .Y(\$abc$8195$new_new_n66__ )
  );
  \$lut  #(
    .LUT(32'h807f0fff),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8206  (
    .A({ data_rdy[0], \$abc$5015$lo2 , data_rdy[1], \$abc$8195$new_new_n57__ , \$abc$5015$lo3  }),
    .Y(\$abc$8195$new_new_n67__ )
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8207  (
    .A({ \$abc$5015$lo2 , \$abc$5015$lo3  }),
    .Y(\$abc$8195$new_new_n68__ )
  );
  \$lut  #(
    .LUT(32'h807f0fff),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8208  (
    .A({ data_rdy[0], \$abc$5015$lo5 , data_rdy[1], \$abc$8195$new_new_n68__ , \$abc$8195$new_new_n57__  }),
    .Y(\$abc$8195$new_new_n69__ )
  );
  \$lut  #(
    .LUT(32'h807f0fff),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8209  (
    .A({ data_rdy[0], \$abc$5015$lo4 , data_rdy[1], \$abc$8195$new_new_n59__ , \$abc$8195$new_new_n57__  }),
    .Y(\$abc$8195$new_new_n70__ )
  );
  \$lut  #(
    .LUT(64'h80007fff00ffffff),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8210  (
    .A({ data_rdy[0], \$abc$5015$lo0 , data_rdy[1], \$abc$8195$new_new_n57__ , \$abc$5015$lo5 , \$abc$8195$new_new_n68__  }),
    .Y(\$abc$8195$new_new_n71__ )
  );
  \$lut  #(
    .LUT(64'h626c5a17e8879d93),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8211  (
    .A({ \$abc$8195$new_new_n66__ , \$abc$5015$lo6 , \$abc$8195$new_new_n67__ , \$abc$8195$new_new_n70__ , \$abc$8195$new_new_n69__ , \$abc$8195$new_new_n71__  }),
    .Y(\$abc$8195$new_new_n72__ )
  );
  \$lut  #(
    .LUT(16'hbb0f),
    .WIDTH(32'h00000004)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8212  (
    .A({ \$abc$5015$lo1 , \$abc$8195$new_new_n72__ , \$abc$8195$new_new_n67__ , \$abc$8195$new_new_n66__  }),
    .Y(\$abc$5703$li0_li0 )
  );
  \$lut  #(
    .LUT(64'h7800000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8213  (
    .A({ data_rdy, \$abc$8195$new_new_n57__ , \$abc$5015$lo0 , \$abc$8195$new_new_n68__ , \$abc$5015$lo5  }),
    .Y(\$abc$5015$li0_li0 )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8214  (
    .A({ \$abc$5078$lo5 , \$abc$5078$lo4 , \$abc$5078$lo0 , \$abc$5078$lo1  }),
    .Y(\$abc$8195$new_new_n75__ )
  );
  \$lut  #(
    .LUT(32'h78000000),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8215  (
    .A({ data_rdy, \$abc$5078$lo3 , \$abc$8195$new_new_n75__ , \$abc$5078$lo2  }),
    .Y(\$abc$5078$li3_li3 )
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8216  (
    .A({ data_rdy, \$abc$5078$lo0 , \$abc$5078$lo2 , \$abc$5078$lo3 , \$abc$5078$lo4  }),
    .Y(\key_exp.lut_ff_enable )
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8217  (
    .A({ data_rdy, \$abc$5078$lo5  }),
    .Y(\$abc$5078$li5_li5 )
  );
  \$lut  #(
    .LUT(64'h7f80000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8218  (
    .A({ data_rdy, \$abc$5078$lo4 , \$abc$5078$lo0 , \$abc$5078$lo5 , \$abc$5078$lo1  }),
    .Y(\$abc$5078$li4_li4 )
  );
  \$lut  #(
    .LUT(32'h60000000),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8219  (
    .A({ data_rdy, \$abc$8195$new_new_n57__ , \$abc$8195$new_new_n68__ , \$abc$5015$lo5  }),
    .Y(\$abc$5015$li5_li5 )
  );
  \$lut  #(
    .LUT(4'h9),
    .WIDTH(32'h00000002)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8220  (
    .A(data_rdy),
    .Y(\$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393 )
  );
  \$lut  #(
    .LUT(32'h60000000),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8221  (
    .A({ data_rdy, \$abc$8195$new_new_n57__ , \$abc$5015$lo2 , \$abc$5015$lo3  }),
    .Y(\$abc$5015$li2_li2 )
  );
  \$lut  #(
    .LUT(32'h60000000),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8222  (
    .A({ data_rdy, \$abc$8195$new_new_n57__ , \$abc$8195$new_new_n59__ , \$abc$5015$lo4  }),
    .Y(\$abc$5015$li4_li4 )
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8223  (
    .A({ \$abc$8195$new_new_n57__ , data_rdy, \$abc$5015$lo3  }),
    .Y(\$abc$5015$li3_li3 )
  );
  \$lut  #(
    .LUT(32'h78000000),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8224  (
    .A({ data_rdy, \$abc$5078$lo0 , \$abc$5078$lo5 , \$abc$5078$lo1  }),
    .Y(\$abc$5078$li0_li0 )
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8225  (
    .A({ \$abc$5015$lo5 , \$abc$5015$lo4 , \$abc$5015$lo6 , \$abc$5015$lo0 , \$abc$5015$lo1 , \$abc$5015$lo2  }),
    .Y(\$abc$8195$new_new_n86__ )
  );
  \$lut  #(
    .LUT(64'hef40ccccff00ff00),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8226  (
    .A({ data_rdy[1], \key_exp.lut_ff_enable , \$abc$4358$lo3 , \$abc$8195$new_new_n86__ , \$abc$5146$lo055 , \$abc$5015$lo3  }),
    .Y(\$abc$5146$li123_li123 )
  );
  \$lut  #(
    .LUT(32'h00000001),
    .WIDTH(32'h00000005)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8227  (
    .A({ \$abc$5078$lo0 , \$abc$5078$lo1 , \$abc$5078$lo2 , \$abc$5078$lo3 , \$abc$5078$lo4  }),
    .Y(\$abc$8195$new_new_n88__ )
  );
  \$lut  #(
    .LUT(64'hff00f4b0ff00ff00),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8228  (
    .A({ \$abc$8195$new_new_n88__ , \$abc$5078$lo5 , \$abc$5146$li025_li025 , \$abc$3599$li0_li0 , \$abc$8195$new_new_n86__ , \$abc$5015$lo3  }),
    .Y(\$abc$8195$new_new_n89__ )
  );
  \$lut  #(
    .LUT(64'hb04f4fb04fb0b04f),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8229  (
    .A({ \$abc$5146$li040_li040 , \$abc$8195$new_new_n89__ , \$abc$5146$lo119 , \$abc$8195$new_new_n88__ , \$abc$5703$lo0 , \$abc$5078$lo5  }),
    .Y(\$abc$5118$li0_li0 )
  );
  \$lut  #(
    .LUT(64'hfffffff44444444f),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8230  (
    .A({ \$abc$5015$lo3 , \$abc$5078$lo4 , \$abc$5078$lo2 , \$abc$5078$lo3 , data_rdy[0], data_rdy[1] }),
    .Y(\$abc$8195$new_new_n91__ )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8231  (
    .A({ \$abc$8195$new_new_n91__ , \$abc$4669$lo117 , \datapath.lut_ff56  }),
    .Y(\$abc$5426$li109_li109 )
  );
  \$lut  #(
    .LUT(16'h6000),
    .WIDTH(32'h00000004)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8232  (
    .A({ data_rdy, \$abc$8195$new_new_n75__ , \$abc$5078$lo2  }),
    .Y(\$abc$5078$li2_li2 )
  );
  \$lut  #(
    .LUT(64'haaf0ccccf0f0f0f0),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8233  (
    .A({ data_rdy, \key_exp.lut_ff_enable , \$abc$5118$li0_li0 , data_in, \$abc$5146$li123_li123  }),
    .Y(\$abc$5146$li078_li078 )
  );
  \$lut  #(
    .LUT(64'hccaaccccf0aaf0f0),
    .WIDTH(32'h00000006)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8234  (
    .A({ \$abc$5015$lo3 , data_rdy[0], data_rdy[1], \$abc$5426$li040_li040 , cipher_out, data_in }),
    .Y(\$abc$5426$li057_li057 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$8195$auto$blifparse.cc:515:parse_blif$8235  (
    .A({ \$abc$5015$lo3 , \$abc$5426$li040_li040 , cipher_out }),
    .Y(\datapath.lut_ff_input )
  );
endmodule
