// Seed: 1206663187
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      .id_0(1), .id_1(), .id_2(1), .id_3(id_3)
  );
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    output wand id_9,
    input supply1 id_10
);
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12
  );
  wire id_13;
endmodule
