/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [15:0] _06_;
  wire [6:0] _07_;
  wire [4:0] _08_;
  wire [3:0] _09_;
  wire [4:0] _10_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [28:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [18:0] celloutsig_0_33z;
  wire [17:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [6:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire [20:0] celloutsig_0_62z;
  wire [4:0] celloutsig_0_63z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_85z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = ~(celloutsig_0_29z & celloutsig_0_19z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_5z & celloutsig_0_5z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z[0] & celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_10z & celloutsig_1_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z & celloutsig_0_7z[2]);
  assign celloutsig_0_37z = !(celloutsig_0_8z[4] ? _00_ : celloutsig_0_19z[2]);
  assign celloutsig_0_23z = !(celloutsig_0_20z[5] ? celloutsig_0_20z[25] : celloutsig_0_2z);
  assign celloutsig_0_55z = ~celloutsig_0_11z;
  assign celloutsig_0_85z = ~celloutsig_0_7z[4];
  assign celloutsig_0_16z = ~celloutsig_0_1z;
  assign celloutsig_0_2z = ~in_data[33];
  assign celloutsig_0_42z = celloutsig_0_15z | celloutsig_0_27z;
  assign celloutsig_0_45z = _02_ | celloutsig_0_12z;
  assign celloutsig_0_48z = _03_ | celloutsig_0_7z[8];
  assign celloutsig_0_52z = celloutsig_0_20z[10] | celloutsig_0_22z;
  assign celloutsig_0_27z = celloutsig_0_8z[3] | celloutsig_0_20z[24];
  assign celloutsig_0_47z = celloutsig_0_24z ^ celloutsig_0_37z;
  assign celloutsig_1_10z = celloutsig_1_1z ^ celloutsig_1_9z;
  assign celloutsig_0_11z = celloutsig_0_8z[5] ^ celloutsig_0_4z;
  assign celloutsig_0_29z = ~(celloutsig_0_5z ^ celloutsig_0_1z);
  reg [15:0] _31_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _31_ <= 16'h0000;
    else _31_ <= { celloutsig_0_14z[4:2], celloutsig_0_36z, celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_35z };
  assign { _06_[15:3], _03_, _06_[1:0] } = _31_;
  reg [6:0] _32_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _32_ <= 7'h00;
    else _32_ <= { celloutsig_0_50z[5:1], celloutsig_0_36z, celloutsig_0_27z };
  assign { _07_[6:4], _04_, _07_[2:0] } = _32_;
  reg [4:0] _33_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _33_ <= 5'h00;
    else _33_ <= { celloutsig_0_66z, celloutsig_0_81z, celloutsig_0_38z, celloutsig_0_4z, celloutsig_0_52z };
  assign out_data[36:32] = _33_;
  reg [4:0] _34_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _34_ <= 5'h00;
    else _34_ <= { in_data[65:62], celloutsig_0_2z };
  assign { _08_[4:3], _01_, _08_[1:0] } = _34_;
  reg [3:0] _35_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _35_ <= 4'h0;
    else _35_ <= celloutsig_0_8z[4:1];
  assign { _09_[3], _02_, _05_, _09_[0] } = _35_;
  reg [4:0] _36_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _36_ <= 5'h00;
    else _36_ <= { celloutsig_0_20z[23:21], celloutsig_0_4z, celloutsig_0_2z };
  assign { _10_[4:3], _00_, _10_[1:0] } = _36_;
  assign celloutsig_0_63z = celloutsig_0_14z[5:1] & { celloutsig_0_59z[0], celloutsig_0_48z, celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_42z };
  assign celloutsig_0_7z = { in_data[22:16], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z } & { in_data[18:10], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[89:82] / { 1'h1, in_data[15:9] };
  assign celloutsig_0_33z = celloutsig_0_20z[28:10] / { 1'h1, in_data[24:15], celloutsig_0_25z, _08_[4:3], _01_, _08_[1:0], in_data[33], in_data[33] };
  assign celloutsig_0_34z = celloutsig_0_20z[26:9] / { 1'h1, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_50z = { celloutsig_0_49z, celloutsig_0_42z, celloutsig_0_36z, celloutsig_0_19z } / { 1'h1, celloutsig_0_7z[4:0], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_59z = { _06_[8:5], celloutsig_0_46z, celloutsig_0_22z, celloutsig_0_54z } / { 1'h1, celloutsig_0_33z[17:13], celloutsig_0_37z };
  assign celloutsig_0_62z = { in_data[11:10], celloutsig_0_34z, celloutsig_0_56z } / { 1'h1, celloutsig_0_0z[4:0], celloutsig_0_14z, _07_[6:4], _04_, _07_[2:0], celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[76:73], celloutsig_0_6z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[6:4], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_15z = { in_data[111:100], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z } / { 1'h1, in_data[142:131], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_7z[8:4], celloutsig_0_2z, celloutsig_0_9z } / { 1'h1, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_18z = in_data[36:34] / { 1'h1, _05_, _09_[0] };
  assign celloutsig_0_19z = { in_data[33], celloutsig_0_11z, in_data[33], celloutsig_0_4z, celloutsig_0_12z } / { 1'h1, celloutsig_0_7z[4:1] };
  assign celloutsig_0_20z = { in_data[35:10], celloutsig_0_18z } / { 1'h1, in_data[57:48], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_2z, _08_[4:3], _01_, _08_[1:0], celloutsig_0_1z };
  assign celloutsig_0_66z = { celloutsig_0_60z[1:0], celloutsig_0_11z, celloutsig_0_45z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_55z, celloutsig_0_14z } === { celloutsig_0_60z, celloutsig_0_30z, celloutsig_0_58z, celloutsig_0_60z, celloutsig_0_5z, celloutsig_0_52z, celloutsig_0_63z };
  assign celloutsig_0_30z = { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_24z } === { celloutsig_0_7z[3:2], celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_6z, in_data[33], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_20z[14:6], celloutsig_0_4z } > { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_36z = { celloutsig_0_20z[0], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_26z } || celloutsig_0_33z[7:1];
  assign celloutsig_0_6z = { celloutsig_0_0z[7], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } || { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[117:102] || in_data[179:164];
  assign celloutsig_0_32z = celloutsig_0_22z & ~(celloutsig_0_26z);
  assign celloutsig_0_4z = in_data[21] & ~(celloutsig_0_3z);
  assign celloutsig_0_49z = celloutsig_0_22z & ~(celloutsig_0_47z);
  assign celloutsig_0_58z = celloutsig_0_22z & ~(celloutsig_0_5z);
  assign celloutsig_1_0z = in_data[156] & ~(in_data[173]);
  assign celloutsig_0_1z = celloutsig_0_0z[3] & ~(in_data[7]);
  assign celloutsig_0_25z = celloutsig_0_15z & ~(celloutsig_0_5z);
  assign celloutsig_0_35z = { celloutsig_0_19z[1], celloutsig_0_4z, celloutsig_0_24z } | { _09_[0], celloutsig_0_11z, celloutsig_0_32z };
  assign celloutsig_0_60z = { _10_[4:3], celloutsig_0_57z } | { celloutsig_0_0z[7:6], celloutsig_0_54z };
  assign celloutsig_0_38z = | in_data[59:55];
  assign celloutsig_0_51z = | { _09_[3], _02_, _05_ };
  assign celloutsig_1_1z = | { in_data[131], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = | { celloutsig_0_0z[1], celloutsig_0_12z, celloutsig_0_1z, _08_[4:3], _01_, _08_[1:0], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_28z = | { _10_[4:3], _00_ };
  assign celloutsig_1_3z = ~^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_5z = ~^ { in_data[122:120], celloutsig_1_3z };
  assign celloutsig_1_9z = ~^ { in_data[135:134], celloutsig_1_5z };
  assign celloutsig_0_46z = ~((celloutsig_0_23z & celloutsig_0_38z) | celloutsig_0_9z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z[0] & in_data[48]) | celloutsig_0_0z[6]);
  assign celloutsig_0_54z = ~((_08_[4] & celloutsig_0_50z[5]) | celloutsig_0_5z);
  assign celloutsig_0_57z = ~((_10_[1] & celloutsig_0_29z) | celloutsig_0_42z);
  assign celloutsig_0_81z = ~((celloutsig_0_62z[1] & celloutsig_0_51z) | celloutsig_0_48z);
  assign celloutsig_0_24z = ~((celloutsig_0_6z & in_data[33]) | celloutsig_0_8z[2]);
  assign celloutsig_0_26z = ~((celloutsig_0_25z & celloutsig_0_16z) | celloutsig_0_3z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_0z[7]);
  assign _06_[2] = _03_;
  assign _07_[3] = _04_;
  assign _08_[2] = _01_;
  assign _09_[2:1] = { _02_, _05_ };
  assign _10_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z };
endmodule
