<html>
<head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
	<title>
		libLCS - A Logic Circuit Simulation Library in C++
	</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head>

<body>
<br>
<center>
<table>
	<tr>
		<td>
			<img src = "logo.jpg">
		</td>
		<td>
			<h1> - A Logic Circuit Simulation Library in C++</h1>
		</td>
	</tr>
</table>
</center>

<br><br>

<div class = "tabs">
<ul>
	<li><a class = "el" href = "index.html"><span>Home</span></a></li>
	<li><a class = "el" href = "news.html"><span>News</span></a></li>
	<li><a class = "el" href = "examples.html"><span>Examples</span></a></li>
	<li><a class = "el" href = "userguide.html"><span>Userguide</span></a></li>
	<li><a class = "el" href = "devguide.html"><span>Developer Guide</span></a></li>
	<li><a class = "el" href = "download.html"><span>Download</span></a></li>
	<li><a class = "el" href = "install.html"><span>Install</span></a></li>
	<li><a class = "el" href = "links.html"><span>Links</span></a></li>
	<li><a class = "el" href = "archives.html"><span>Archives</span></a></li>
</ul>
</div>

<br><br>

<!-- Generated by Doxygen 1.4.7 -->
<h1><a class="anchor" name="one_bit_fa_gate_level_module">(libLCS Example) Defining a gate level module of a 1-bit fulladder</a></h1><hr>
<p>
The aim of this example is it to be able to build a 2-bit fulladder using two 1-bit fulladder modules as shown below. <p>
<div align="center">
<img src="1fa2.jpg" alt="1fa2.jpg">
</div>
 <p>
The 1-bit fulladder module should be built using the off-the-shelf logic gates in libLCS. The code is as follows.<p>
<div class="fragment"><pre class="fragment"><span class="preprocessor">#include &lt;iostream&gt;</span>
<span class="preprocessor">#include &lt;lcs/or.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/and.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/not.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/tester.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/simul.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/changeMonitor.h&gt;</span>

<span class="comment">// All classes of the libLCS are defined in the namespace lcs.</span>
<span class="keyword">using namespace </span>lcs;

<span class="keyword">using namespace </span>std;

<span class="comment">// Define a class MyFullAdder. Our 1-bit fulladder modules will be instances</span>
<span class="comment">// of this class.</span>
<span class="keyword">class </span>MyFullAdder
{
<span class="keyword">public</span>:
    <span class="comment">// The constructor should take single line Bus&lt;1&gt; objects as inputs, one each for</span>
    <span class="comment">// the two data lines, carry input, sum output and the carry output.</span>
    MyFullAdder(<span class="keyword">const</span> Bus&lt;1&gt; &amp;S, <span class="keyword">const</span> Bus&lt;1&gt; &amp;Cout,
              <span class="keyword">const</span> Bus&lt;1&gt; &amp;A, Bus&lt;1&gt; &amp;B, Bus&lt;1&gt; &amp;Cin);

    <span class="comment">// The destructor.</span>
    ~MyFullAdder();

<span class="keyword">private</span>:
    <span class="comment">// a, b, c are the two data inputs and the carry input respectively.</span>
    Bus&lt;1&gt; a, b, c;

    <span class="comment">// s is the sum output, and cout is the carry output.</span>
    Bus&lt;1&gt; s, cout;

    <span class="comment">// A pointer member for each of the gates which constitute our FullAdder.</span>
    <span class="comment">// The number and type of the gates is same as in the 1st basic example.</span>
    Not&lt;&gt; *n1, *n2, *n3;
    And&lt;3&gt; *sa1, *sa2, *sa3, *sa4;
    And&lt;3&gt; *ca1, *ca2, *ca3, *ca4;
    Or&lt;4&gt; *so, *co;
};


MyFullAdder::MyFullAdder(<span class="keyword">const</span> Bus&lt;1&gt; &amp;S, <span class="keyword">const</span> Bus&lt;1&gt; &amp;Cout,
                     <span class="keyword">const</span> Bus&lt;1&gt; &amp;A, Bus&lt;1&gt; &amp;B, Bus&lt;1&gt; &amp;Cin)
         : a(A), b(B), c(Cin), s(S), cout(Cout)
{
    Bus&lt;&gt; a_, b_, c_, s1, s2, s3, s4, c1, c2, c3, c4;

    <span class="comment">// Each of the gates should be initialised with proper bus</span>
    <span class="comment">// connections. The connections are same as in the 1st basic</span>
    <span class="comment">// example.</span>

     <span class="comment">// Initialising the NOT gates.</span>
    n1 = <span class="keyword">new</span> Not&lt;&gt;(a_, a); n2 = <span class="keyword">new</span> Not&lt;&gt;(b_, b); n3 = <span class="keyword">new</span> Not&lt;&gt;(c_, c);

    <span class="comment">// Initialising the AND gates for the</span>
    <span class="comment">// minterms corresponding to the sum output.</span>
    sa1 = <span class="keyword">new</span> And&lt;3&gt;(s1, (a_,b_,c)); sa3 = <span class="keyword">new</span> And&lt;3&gt;(s3, (a,b_,c_));
    sa2 = <span class="keyword">new</span> And&lt;3&gt;(s2, (a_,b,c_)); sa4 = <span class="keyword">new</span> And&lt;3&gt;(s4, (a,b,c));

    <span class="comment">// Initialising the AND gates for the</span>
    <span class="comment">// minterms corresponding to the carry output.</span>
    ca1 = <span class="keyword">new</span> And&lt;3&gt;(c1, (a_,b,c)); ca2 = <span class="keyword">new</span> And&lt;3&gt;(c2, (a,b_,c));
    ca3 = <span class="keyword">new</span> And&lt;3&gt;(c3, (a,b,c_)); ca4 = <span class="keyword">new</span> And&lt;3&gt;(c4, (a,b,c));

    <span class="comment">// Initialising the OR gates which</span>
    <span class="comment">// generate the final outputs.</span>
    so = <span class="keyword">new</span> Or&lt;4&gt;(s, (s1,s2,s3,s4)), co = <span class="keyword">new</span> Or&lt;4&gt;(cout, (c1,c2,c3,c4));
}

MyFullAdder::~MyFullAdder()
{
    <span class="comment">// The destructor should delete each of the gates</span>
    <span class="comment">// which were initialised during construction.</span>

    <span class="keyword">delete</span> n1; <span class="keyword">delete</span> n2; <span class="keyword">delete</span> n3;
    <span class="keyword">delete</span> sa1; <span class="keyword">delete</span> sa2; <span class="keyword">delete</span> sa3; <span class="keyword">delete</span> sa4;
    <span class="keyword">delete</span> ca1; <span class="keyword">delete</span> ca2; <span class="keyword">delete</span> ca3; <span class="keyword">delete</span> ca4;
    <span class="keyword">delete</span> so; <span class="keyword">delete</span> co;
}

<span class="keywordtype">int</span> main(<span class="keywordtype">void</span>)
{
    <span class="comment">// Declaring the busses involved in out circuit.</span>
    <span class="comment">// Note that the bus c0 (the carry input to the first full-adder)</span>
    <span class="comment">// has been initialised with a value of 0 (or lcs::LOW) on its line.</span>
    Bus&lt;&gt; a1, b1, a2, b2, c0(0), S1, C1, S2, C2;

    <span class="comment">// Initialising the 1-bit full adder modules.</span>
    MyFullAdder fa1(S1, C1, a1, a2, c0), fa2(S2, C2, b1, b2, C1);

    <span class="comment">// Initialising monitor objects which monitor the inputs and the</span>
    <span class="comment">// 3 sum bits.</span>
    ChangeMonitor&lt;4&gt; inputMonitor((a1,b1,a2,b2), <span class="stringliteral">"Input"</span>, DUMP_ON);
    ChangeMonitor&lt;3&gt; outputMonitor((S1,S2,C2), <span class="stringliteral">"Sum"</span>, DUMP_ON);

    <span class="comment">// Initialising a tester object which feeds in different inputs</span>
    <span class="comment">// into our circuit.</span>
    Tester&lt;4&gt; tester((a1,b1,a2,b2));

    Simulation::setStopTime(2000); <span class="comment">// Set the time upto which the simulation should run.</span>
    Simulation::start();           <span class="comment">// Start the simulation.</span>

    <span class="keywordflow">return</span> 0;
}
</pre></div><p>
When the above code is compiled and run, the following output is obtained.<p>
<div class="fragment"><pre class="fragment">At time: 0,     Input: 0000
At time: 0,     Sum: 000
At time: 200,   Input: 0001
At time: 200,   Sum: 001
At time: 300,   Input: 0010
At time: 300,   Sum: 010
At time: 400,   Input: 0011
At time: 400,   Sum: 011
At time: 500,   Input: 0100
At time: 500,   Sum: 001
At time: 600,   Input: 0101
At time: 600,   Sum: 010
At time: 700,   Input: 0110
At time: 700,   Sum: 011
At time: 800,   Input: 0111
At time: 800,   Sum: 100
At time: 900,   Input: 1000
At time: 900,   Sum: 010
At time: 1000,  Input: 1001
At time: 1000,  Sum: 011
At time: 1100,  Input: 1010
At time: 1100,  Sum: 100
At time: 1200,  Input: 1011
At time: 1200,  Sum: 101
At time: 1300,  Input: 1100
At time: 1300,  Sum: 011
At time: 1400,  Input: 1101
At time: 1400,  Sum: 100
At time: 1500,  Input: 1110
At time: 1500,  Sum: 101
At time: 1600,  Input: 1111
At time: 1600,  Sum: 110
</pre></div><p>
Below is the screenshot of the gtkwave plot of the generated VCD file.<p>
<div align="center">
<img src="screenshots/one_bit_fa_gate_level_module.jpg" alt="one_bit_fa_gate_level_module.jpg">
</div>
 <hr>
<center>
	Copyright &copy 2006, 2007 Siva Chandra <br>
	<img src = "logo_small.jpg">
</center>
</body>
</html>

