#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 16 01:22:23 2021
# Process ID: 9364
# Current directory: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16988 C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.xpr
# Log file: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/vivado.log
# Journal file: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 735.836 ; gain = 114.938
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 868.395 ; gain = 30.520
update_compile_order -fileset sources_1
current_project lab10.3
report_ip_status -name ip_status 
current_project myip_v1_0_project
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT1_REQUESTED_PHASE {180} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT0_PHASE {180.000} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/clk_wiz_0_5/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
set_property generate_synth_checkpoint false [get_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/clk_wiz_0_5/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/clk_wiz_0_5/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/clk_wiz_0_5/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/clk_wiz_0_5/clk_wiz_0.xci] -directory c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab10.3
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
update_compile_order -fileset sources_1
set_property core_revision 39 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- user.org:user:myip:1.0 - myip_0
Successfully read diagram <design_1> from BD file <C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 38 to revision 39
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1191.652 ; gain = 76.496
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.730 ; gain = 109.078
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.762 ; gain = 1.523
update_compile_order -fileset sources_1
close_project
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 16 01:26:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Wed Jun 16 01:26:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1508.637 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 40 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
[Wed Jun 16 02:03:08 2021] Launched synth_1...
Run output will be captured here: c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/runme.log
[Wed Jun 16 02:03:08 2021] Launched impl_1...
Run output will be captured here: c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 41 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 39 to revision 41
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4276.750 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 16 02:25:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Wed Jun 16 02:25:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4276.750 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4276.750 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4276.750 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 42 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 41 to revision 42
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4276.750 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 16 08:34:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Wed Jun 16 08:34:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
reset_run synth_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4276.750 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 43 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 42 to revision 43
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4276.750 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 16 08:37:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Wed Jun 16 08:37:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 44 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 43 to revision 44
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4276.750 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 16 09:01:17 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Wed Jun 16 09:01:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
close_bd_design [get_bd_designs design_1]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 16 09:26:59 2021...
