Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr  2 17:14:36 2020
| Host         : Gordoncrew-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab9_timing_summary_routed.rpt -pb top_lab9_timing_summary_routed.pb -rpx top_lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: r1/Q_reg[0]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: r1/Q_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: r1/Q_reg[0]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: r1/Q_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: r1/Q_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: r1/Q_reg[1]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: r1/Q_reg[2]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: r1/Q_reg[2]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: r1/Q_reg[2]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: r1/Q_reg[3]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: r1/Q_reg[3]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: r1/Q_reg[3]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: r1/Q_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: r1/Q_reg[4]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: r1/Q_reg[4]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/Q_reg[5]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/Q_reg[5]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/Q_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/Q_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/Q_reg[6]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/Q_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r1/Q_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r1/Q_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r1/Q_reg[7]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.498        0.000                      0                   32        0.262        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.958        0.000                      0                   16        0.262        0.000                      0                   16        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.498        0.000                      0                   16        0.731        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.022ns (43.094%)  route 3.991ns (56.906%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.691     7.202    r1/led_OBUF[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  r1/out0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.626     7.951    nolabel_line27/out0__35_carry_0[1]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.488 r  nolabel_line27/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.593     9.081    nolabel_line27/O[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.302     9.383 r  nolabel_line27/out0__35_carry_i_1/O
                         net (fo=1, routed)           0.625    10.008    nolabel_line27/out0__35_carry_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.393 r  nolabel_line27/out0__35_carry/CO[3]
                         net (fo=1, routed)           0.000    10.393    nolabel_line27/out0__35_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.615 r  nolabel_line27/out0__35_carry__0/O[0]
                         net (fo=1, routed)           0.443    11.058    nolabel_line27/out0__35_carry__0_n_7
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.299    11.357 r  nolabel_line27/Q_reg[7]_LDC_i_3/O
                         net (fo=4, routed)           0.000    11.357    nolabel_line27/sw[7]
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.212    11.569 r  nolabel_line27/Q_reg[7]_C_i_2/O
                         net (fo=1, routed)           0.299    11.868    nolabel_line27/Q_reg[7]_C_i_2_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.299    12.167 r  nolabel_line27/Q[7]_C_i_1/O
                         net (fo=1, routed)           0.000    12.167    r2/Q_reg[7]_C_2
    SLICE_X1Y11          FDCE                                         r  r2/Q_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.516    14.857    r2/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  r2/Q_reg[7]_C/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDCE (Setup_fdce_C_D)        0.029    15.125    r2/Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 2.635ns (39.691%)  route 4.004ns (60.309%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.691     7.202    r1/led_OBUF[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  r1/out0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.626     7.951    nolabel_line27/out0__35_carry_0[1]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.488 r  nolabel_line27/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.593     9.081    nolabel_line27/O[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.302     9.383 r  nolabel_line27/out0__35_carry_i_1/O
                         net (fo=1, routed)           0.625    10.008    nolabel_line27/out0__35_carry_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.393 r  nolabel_line27/out0__35_carry/CO[3]
                         net (fo=1, routed)           0.000    10.393    nolabel_line27/out0__35_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.615 r  nolabel_line27/out0__35_carry__0/O[0]
                         net (fo=1, routed)           0.443    11.058    nolabel_line27/out0__35_carry__0_n_7
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.299    11.357 r  nolabel_line27/Q_reg[7]_LDC_i_3/O
                         net (fo=4, routed)           0.312    11.669    r1/Q_reg[7]_P_2
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.124    11.793 r  r1/Q[7]_P_i_1/O
                         net (fo=1, routed)           0.000    11.793    r2/D[7]
    SLICE_X1Y13          FDPE                                         r  r2/Q_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X1Y13          FDPE                                         r  r2/Q_reg[7]_P/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDPE (Setup_fdpe_C_D)        0.031    15.125    r2/Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.665ns (41.422%)  route 3.769ns (58.578%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.691     7.202    r1/led_OBUF[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  r1/out0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.626     7.951    nolabel_line27/out0__35_carry_0[1]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.488 r  nolabel_line27/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.715     9.203    r1/O[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.302     9.505 r  r1/out0__35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.505    nolabel_line27/Q_reg[4]_LDC_i_3_1[0]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.753 r  nolabel_line27/out0__35_carry/O[3]
                         net (fo=1, routed)           0.430    10.183    nolabel_line27/out0__35_carry_n_4
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.306    10.489 r  nolabel_line27/Q_reg[6]_LDC_i_3/O
                         net (fo=4, routed)           0.000    10.489    nolabel_line27/sw[6]
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    10.698 r  nolabel_line27/Q_reg[6]_C_i_2/O
                         net (fo=1, routed)           0.594    11.291    nolabel_line27/Q_reg[6]_C_i_2_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.297    11.588 r  nolabel_line27/Q[6]_C_i_1/O
                         net (fo=1, routed)           0.000    11.588    r2/Q_reg[6]_C_2
    SLICE_X4Y14          FDCE                                         r  r2/Q_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    r2/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  r2/Q_reg[6]_C/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_D)        0.029    15.107    r2/Q_reg[6]_C
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 3.060ns (49.480%)  route 3.124ns (50.520%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.653     7.163    r1/led_OBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.691    nolabel_line27/DI[2]
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.076 r  nolabel_line27/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    nolabel_line27/out0__0_carry_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.298 r  nolabel_line27/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.455     8.754    nolabel_line27/out0__0_carry__0_n_7
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.299     9.053 r  nolabel_line27/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line27/out0__35_carry_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.633 r  nolabel_line27/out0__35_carry/O[2]
                         net (fo=1, routed)           0.434    10.067    nolabel_line27/out0__35_carry_n_5
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.302    10.369 r  nolabel_line27/Q_reg[5]_LDC_i_3/O
                         net (fo=4, routed)           0.000    10.369    nolabel_line27/sw[5]
    SLICE_X2Y11          MUXF7 (Prop_muxf7_I0_O)      0.209    10.578 r  nolabel_line27/Q_reg[5]_C_i_2/O
                         net (fo=1, routed)           0.464    11.042    nolabel_line27/Q_reg[5]_C_i_2_n_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I2_O)        0.297    11.339 r  nolabel_line27/Q[5]_C_i_1/O
                         net (fo=1, routed)           0.000    11.339    r2/Q_reg[5]_C_2
    SLICE_X2Y9           FDCE                                         r  r2/Q_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.517    14.858    r2/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  r2/Q_reg[5]_C/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.077    15.174    r2/Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 2.678ns (46.139%)  route 3.126ns (53.861%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.653     7.163    r1/led_OBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.691    nolabel_line27/DI[2]
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.076 r  nolabel_line27/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    nolabel_line27/out0__0_carry_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.298 r  nolabel_line27/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.455     8.754    nolabel_line27/out0__0_carry__0_n_7
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.299     9.053 r  nolabel_line27/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line27/out0__35_carry_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.633 r  nolabel_line27/out0__35_carry/O[2]
                         net (fo=1, routed)           0.434    10.067    nolabel_line27/out0__35_carry_n_5
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.302    10.369 r  nolabel_line27/Q_reg[5]_LDC_i_3/O
                         net (fo=4, routed)           0.466    10.835    r1/Q_reg[5]_P_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.124    10.959 r  r1/Q[5]_P_i_1/O
                         net (fo=1, routed)           0.000    10.959    r2/D[5]
    SLICE_X3Y9           FDPE                                         r  r2/Q_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.517    14.858    r2/clk_IBUF_BUFG
    SLICE_X3Y9           FDPE                                         r  r2/Q_reg[5]_P/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDPE (Setup_fdpe_C_D)        0.029    15.126    r2/Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 2.283ns (39.506%)  route 3.496ns (60.494%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.691     7.202    r1/led_OBUF[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  r1/out0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.626     7.951    nolabel_line27/out0__35_carry_0[1]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.488 r  nolabel_line27/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.715     9.203    r1/O[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.302     9.505 r  r1/out0__35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.505    nolabel_line27/Q_reg[4]_LDC_i_3_1[0]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.753 r  nolabel_line27/out0__35_carry/O[3]
                         net (fo=1, routed)           0.430    10.183    nolabel_line27/out0__35_carry_n_4
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.306    10.489 r  nolabel_line27/Q_reg[6]_LDC_i_3/O
                         net (fo=4, routed)           0.321    10.809    r1/Q_reg[6]_P_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I4_O)        0.124    10.933 r  r1/Q[6]_P_i_1/O
                         net (fo=1, routed)           0.000    10.933    r2/D[6]
    SLICE_X5Y14          FDPE                                         r  r2/Q_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    r2/clk_IBUF_BUFG
    SLICE_X5Y14          FDPE                                         r  r2/Q_reg[6]_P/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDPE (Setup_fdpe_C_D)        0.029    15.107    r2/Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.713ns (49.085%)  route 2.814ns (50.915%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.653     7.163    r1/led_OBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.691    nolabel_line27/DI[2]
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.076 r  nolabel_line27/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    nolabel_line27/out0__0_carry_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.298 r  nolabel_line27/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.455     8.754    nolabel_line27/out0__0_carry__0_n_7
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.299     9.053 r  nolabel_line27/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line27/out0__35_carry_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.280 r  nolabel_line27/out0__35_carry/O[1]
                         net (fo=1, routed)           0.289     9.569    nolabel_line27/out0__35_carry_n_6
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.303     9.872 r  nolabel_line27/Q_reg[4]_LDC_i_3/O
                         net (fo=4, routed)           0.000     9.872    nolabel_line27/sw[4]
    SLICE_X1Y13          MUXF7 (Prop_muxf7_I0_O)      0.212    10.084 r  nolabel_line27/Q_reg[4]_C_i_2/O
                         net (fo=1, routed)           0.299    10.382    nolabel_line27/Q_reg[4]_C_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.299    10.681 r  nolabel_line27/Q[4]_C_i_1/O
                         net (fo=1, routed)           0.000    10.681    r2/Q_reg[4]_C_2
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]_C/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.029    15.123    r2/Q_reg[4]_C
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 2.326ns (44.697%)  route 2.878ns (55.303%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.653     7.163    r1/led_OBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.691    nolabel_line27/DI[2]
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.076 r  nolabel_line27/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    nolabel_line27/out0__0_carry_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.298 r  nolabel_line27/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.455     8.754    nolabel_line27/out0__0_carry__0_n_7
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.299     9.053 r  nolabel_line27/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line27/out0__35_carry_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.280 r  nolabel_line27/out0__35_carry/O[1]
                         net (fo=1, routed)           0.289     9.569    nolabel_line27/out0__35_carry_n_6
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.303     9.872 r  nolabel_line27/Q_reg[4]_LDC_i_3/O
                         net (fo=4, routed)           0.363    10.234    r1/Q_reg[4]_P_1
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.124    10.358 r  r1/Q[4]_P_i_1/O
                         net (fo=1, routed)           0.000    10.358    r2/D[4]
    SLICE_X0Y13          FDPE                                         r  r2/Q_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X0Y13          FDPE                                         r  r2/Q_reg[4]_P/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDPE (Setup_fdpe_C_D)        0.029    15.123    r2/Q_reg[4]_P
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.875ns (37.659%)  route 3.104ns (62.341%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  r1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 r  r1/Q_reg[0]_C/Q
                         net (fo=6, routed)           1.151     6.824    r1/Q_reg[0]_C_n_0
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.948 r  r1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     6.948    nolabel_line27/S[0]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.372 r  nolabel_line27/__5_carry/O[1]
                         net (fo=1, routed)           0.959     8.331    nolabel_line27/data0[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.303     8.634 r  nolabel_line27/Q_reg[1]_LDC_i_3/O
                         net (fo=4, routed)           0.000     8.634    nolabel_line27/sw[1]
    SLICE_X6Y10          MUXF7 (Prop_muxf7_I0_O)      0.209     8.843 r  nolabel_line27/Q_reg[1]_C_i_2/O
                         net (fo=1, routed)           0.994     9.836    nolabel_line27/Q_reg[1]_C_i_2_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I2_O)        0.297    10.133 r  nolabel_line27/Q[1]_C_i_1/O
                         net (fo=1, routed)           0.000    10.133    r2/Q_reg[1]_C_2
    SLICE_X6Y11          FDCE                                         r  r2/Q_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  r2/Q_reg[1]_C/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)        0.079    15.172    r2/Q_reg[1]_C
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 2.350ns (50.447%)  route 2.308ns (49.553%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  r1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 r  r1/Q_reg[0]_C/Q
                         net (fo=6, routed)           0.555     6.227    r1/Q_reg[0]_C_n_0
    SLICE_X5Y10          LUT3 (Prop_lut3_I2_O)        0.118     6.345 r  r1/led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.510     6.855    r1/led_OBUF[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.181 r  r1/out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.181    nolabel_line27/Q_reg[0]_LDC_i_3_0[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.761 r  nolabel_line27/out0__0_carry/O[2]
                         net (fo=1, routed)           0.434     8.195    nolabel_line27/out0__0_carry_n_5
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.302     8.497 r  nolabel_line27/Q_reg[2]_LDC_i_3/O
                         net (fo=4, routed)           0.000     8.497    nolabel_line27/sw[2]
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     8.706 r  nolabel_line27/Q_reg[2]_C_i_2/O
                         net (fo=1, routed)           0.810     9.516    nolabel_line27/Q_reg[2]_C_i_2_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.297     9.813 r  nolabel_line27/Q[2]_C_i_1/O
                         net (fo=1, routed)           0.000     9.813    r2/Q_reg[2]_C_2
    SLICE_X5Y12          FDCE                                         r  r2/Q_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    r2/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  r2/Q_reg[2]_C/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.029    15.121    r2/Q_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 r2/Q_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r2/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  r2/Q_reg[4]_C/Q
                         net (fo=2, routed)           0.167     1.782    nolabel_line27/Q_reg[4]_C_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  nolabel_line27/Q[4]_C_i_1/O
                         net (fo=1, routed)           0.000     1.827    r2/Q_reg[4]_C_2
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    r2/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]_C/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.091     1.565    r2/Q_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r2/Q_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    r2/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  r2/Q_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  r2/Q_reg[5]_C/Q
                         net (fo=2, routed)           0.174     1.815    nolabel_line27/Q_reg[5]_C_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  nolabel_line27/Q[5]_C_i_1/O
                         net (fo=1, routed)           0.000     1.860    r2/Q_reg[5]_C_2
    SLICE_X2Y9           FDCE                                         r  r2/Q_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    r2/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  r2/Q_reg[5]_C/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.120     1.597    r2/Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r2/Q_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    r2/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  r2/Q_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  r2/Q_reg[3]_C/Q
                         net (fo=2, routed)           0.174     1.810    nolabel_line27/Q_reg[3]_C_1
    SLICE_X6Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.855 r  nolabel_line27/Q[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.855    r2/Q_reg[3]_C_2
    SLICE_X6Y14          FDCE                                         r  r2/Q_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    r2/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  r2/Q_reg[3]_C/C
                         clock pessimism             -0.514     1.472    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.120     1.592    r2/Q_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r2/Q_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.473    r2/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  r2/Q_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  r2/Q_reg[2]_C/Q
                         net (fo=2, routed)           0.168     1.782    nolabel_line27/Q_reg[2]_C_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  nolabel_line27/Q[2]_C_i_1/O
                         net (fo=1, routed)           0.000     1.827    r2/Q_reg[2]_C_2
    SLICE_X5Y12          FDCE                                         r  r2/Q_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    r2/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  r2/Q_reg[2]_C/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDCE (Hold_fdce_C_D)         0.091     1.564    r2/Q_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r2/Q_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.476    r2/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  r2/Q_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  r2/Q_reg[7]_C/Q
                         net (fo=2, routed)           0.168     1.785    nolabel_line27/Q_reg[7]_C_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  nolabel_line27/Q[7]_C_i_1/O
                         net (fo=1, routed)           0.000     1.830    r2/Q_reg[7]_C_2
    SLICE_X1Y11          FDCE                                         r  r2/Q_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     1.991    r2/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  r2/Q_reg[7]_C/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.091     1.567    r2/Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 r2/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.476    r2/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  r2/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  r2/Q_reg[0]_C/Q
                         net (fo=2, routed)           0.184     1.801    nolabel_line27/Q_reg[0]_C_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  nolabel_line27/Q[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.846    r2/Q_reg[0]_C_2
    SLICE_X0Y10          FDCE                                         r  r2/Q_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     1.991    r2/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  r2/Q_reg[0]_C/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.091     1.567    r2/Q_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 r2/Q_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    r2/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  r2/Q_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  r2/Q_reg[6]_C/Q
                         net (fo=2, routed)           0.184     1.797    nolabel_line27/Q_reg[6]_C_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  nolabel_line27/Q[6]_C_i_1/O
                         net (fo=1, routed)           0.000     1.842    r2/Q_reg[6]_C_2
    SLICE_X4Y14          FDCE                                         r  r2/Q_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    r2/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  r2/Q_reg[6]_C/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.091     1.563    r2/Q_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 r2/Q_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r2/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  r2/Q_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  r2/Q_reg[1]_C/Q
                         net (fo=2, routed)           0.232     1.870    nolabel_line27/Q_reg[1]_C_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.915 r  nolabel_line27/Q[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.915    r2/Q_reg[1]_C_2
    SLICE_X6Y11          FDCE                                         r  r2/Q_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    r2/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  r2/Q_reg[1]_C/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y11          FDCE (Hold_fdce_C_D)         0.121     1.595    r2/Q_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.075%)  route 0.360ns (60.925%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r1/clk_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  r1/Q_reg[0]_P/Q
                         net (fo=6, routed)           0.181     1.796    r1/Q_reg[0]_P_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  r1/Q_reg[0]_LDC_i_4/O
                         net (fo=4, routed)           0.179     2.020    r1/Q_reg[0]_C_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.045     2.065 r  r1/Q[0]_P_i_1/O
                         net (fo=1, routed)           0.000     2.065    r2/D[0]
    SLICE_X3Y10          FDPE                                         r  r2/Q_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     1.991    r2/clk_IBUF_BUFG
    SLICE_X3Y10          FDPE                                         r  r2/Q_reg[0]_P/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y10          FDPE (Hold_fdpe_C_D)         0.091     1.604    r2/Q_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 r1/Q_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.966%)  route 0.377ns (62.034%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    r1/clk_IBUF_BUFG
    SLICE_X1Y9           FDPE                                         r  r1/Q_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  r1/Q_reg[5]_P/Q
                         net (fo=6, routed)           0.216     1.834    r1/Q_reg[5]_P_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  r1/Q_reg[5]_LDC_i_4/O
                         net (fo=4, routed)           0.161     2.041    r1/Q_reg[5]_C_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.045     2.086 r  r1/Q[5]_P_i_1/O
                         net (fo=1, routed)           0.000     2.086    r2/D[5]
    SLICE_X3Y9           FDPE                                         r  r2/Q_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    r2/clk_IBUF_BUFG
    SLICE_X3Y9           FDPE                                         r  r2/Q_reg[5]_P/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y9           FDPE (Hold_fdpe_C_D)         0.091     1.584    r2/Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.501    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y9     r1/Q_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y10    r1/Q_reg[0]_P/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    r1/Q_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y9     r1/Q_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y10    r1/Q_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y11    r1/Q_reg[3]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    r1/Q_reg[3]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    r1/Q_reg[4]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    r1/Q_reg[4]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y9     r1/Q_reg[0]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    r1/Q_reg[0]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    r1/Q_reg[1]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     r1/Q_reg[2]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    r1/Q_reg[2]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    r1/Q_reg[3]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    r1/Q_reg[3]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    r1/Q_reg[5]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    r1/Q_reg[6]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    r1/Q_reg[6]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    r1/Q_reg[4]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    r1/Q_reg[4]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    r1/Q_reg[6]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    r1/Q_reg[6]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    r2/Q_reg[3]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    r2/Q_reg[3]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    r2/Q_reg[6]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    r2/Q_reg[6]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y9     r1/Q_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    r1/Q_reg[0]_P/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 2.635ns (37.435%)  route 4.404ns (62.565%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.691     7.202    r1/led_OBUF[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  r1/out0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.626     7.951    nolabel_line27/out0__35_carry_0[1]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.488 r  nolabel_line27/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.593     9.081    nolabel_line27/O[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.302     9.383 r  nolabel_line27/out0__35_carry_i_1/O
                         net (fo=1, routed)           0.625    10.008    nolabel_line27/out0__35_carry_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.393 r  nolabel_line27/out0__35_carry/CO[3]
                         net (fo=1, routed)           0.000    10.393    nolabel_line27/out0__35_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.615 r  nolabel_line27/out0__35_carry__0/O[0]
                         net (fo=1, routed)           0.443    11.058    nolabel_line27/out0__35_carry__0_n_7
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.299    11.357 r  nolabel_line27/Q_reg[7]_LDC_i_3/O
                         net (fo=4, routed)           0.313    11.670    nolabel_line27/sw[7]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124    11.794 f  nolabel_line27/Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.399    12.193    r2/Q_reg[7]_C_1
    SLICE_X1Y11          FDCE                                         f  r2/Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.516    14.857    r2/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  r2/Q_reg[7]_C/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    r2/Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.635ns (37.413%)  route 4.408ns (62.587%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.691     7.202    r1/led_OBUF[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  r1/out0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.626     7.951    nolabel_line27/out0__35_carry_0[1]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.488 r  nolabel_line27/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.593     9.081    nolabel_line27/O[0]
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.302     9.383 r  nolabel_line27/out0__35_carry_i_1/O
                         net (fo=1, routed)           0.625    10.008    nolabel_line27/out0__35_carry_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.393 r  nolabel_line27/out0__35_carry/CO[3]
                         net (fo=1, routed)           0.000    10.393    nolabel_line27/out0__35_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.615 f  nolabel_line27/out0__35_carry__0/O[0]
                         net (fo=1, routed)           0.443    11.058    nolabel_line27/out0__35_carry__0_n_7
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.299    11.357 f  nolabel_line27/Q_reg[7]_LDC_i_3/O
                         net (fo=4, routed)           0.317    11.674    nolabel_line27/sw[7]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.798 f  nolabel_line27/Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.399    12.197    r2/Q_reg[7]_P_0
    SLICE_X1Y13          FDPE                                         f  r2/Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X1Y13          FDPE                                         r  r2/Q_reg[7]_P/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDPE (Recov_fdpe_C_PRE)     -0.359    14.735    r2/Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 2.283ns (34.108%)  route 4.410ns (65.892%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.691     7.202    r1/led_OBUF[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  r1/out0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.626     7.951    nolabel_line27/out0__35_carry_0[1]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.488 r  nolabel_line27/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.715     9.203    r1/O[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.302     9.505 r  r1/out0__35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.505    nolabel_line27/Q_reg[4]_LDC_i_3_1[0]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.753 r  nolabel_line27/out0__35_carry/O[3]
                         net (fo=1, routed)           0.430    10.183    nolabel_line27/out0__35_carry_n_4
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.306    10.489 r  nolabel_line27/Q_reg[6]_LDC_i_3/O
                         net (fo=4, routed)           0.597    11.085    nolabel_line27/sw[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  nolabel_line27/Q_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.638    11.848    r2/Q_reg[6]_C_1
    SLICE_X4Y14          FDCE                                         f  r2/Q_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    r2/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  r2/Q_reg[6]_C/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    r2/Q_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.678ns (42.693%)  route 3.595ns (57.307%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.653     7.163    r1/led_OBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.691    nolabel_line27/DI[2]
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.076 r  nolabel_line27/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    nolabel_line27/out0__0_carry_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.298 r  nolabel_line27/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.455     8.754    nolabel_line27/out0__0_carry__0_n_7
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.299     9.053 r  nolabel_line27/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line27/out0__35_carry_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.633 r  nolabel_line27/out0__35_carry/O[2]
                         net (fo=1, routed)           0.434    10.067    nolabel_line27/out0__35_carry_n_5
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.302    10.369 r  nolabel_line27/Q_reg[5]_LDC_i_3/O
                         net (fo=4, routed)           0.305    10.674    nolabel_line27/sw[5]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.124    10.798 f  nolabel_line27/Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.629    11.427    r2/Q_reg[5]_C_1
    SLICE_X2Y9           FDCE                                         f  r2/Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.517    14.858    r2/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  r2/Q_reg[5]_C/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.319    14.778    r2/Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.678ns (43.191%)  route 3.522ns (56.809%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.653     7.163    r1/led_OBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.691    nolabel_line27/DI[2]
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.076 r  nolabel_line27/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    nolabel_line27/out0__0_carry_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.298 r  nolabel_line27/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.455     8.754    nolabel_line27/out0__0_carry__0_n_7
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.299     9.053 r  nolabel_line27/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line27/out0__35_carry_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.633 f  nolabel_line27/out0__35_carry/O[2]
                         net (fo=1, routed)           0.434    10.067    nolabel_line27/out0__35_carry_n_5
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.302    10.369 f  nolabel_line27/Q_reg[5]_LDC_i_3/O
                         net (fo=4, routed)           0.463    10.832    nolabel_line27/sw[5]
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.956 f  nolabel_line27/Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.399    11.355    r2/Q_reg[5]_P_0
    SLICE_X3Y9           FDPE                                         f  r2/Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.517    14.858    r2/clk_IBUF_BUFG
    SLICE_X3Y9           FDPE                                         r  r2/Q_reg[5]_P/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDPE (Recov_fdpe_C_PRE)     -0.359    14.738    r2/Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.283ns (36.972%)  route 3.892ns (63.028%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.691     7.202    r1/led_OBUF[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  r1/out0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.626     7.951    nolabel_line27/out0__35_carry_0[1]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.488 r  nolabel_line27/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.715     9.203    r1/O[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.302     9.505 r  r1/out0__35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.505    nolabel_line27/Q_reg[4]_LDC_i_3_1[0]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.753 f  nolabel_line27/out0__35_carry/O[3]
                         net (fo=1, routed)           0.430    10.183    nolabel_line27/out0__35_carry_n_4
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.306    10.489 f  nolabel_line27/Q_reg[6]_LDC_i_3/O
                         net (fo=4, routed)           0.318    10.806    nolabel_line27/sw[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    10.930 f  nolabel_line27/Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.399    11.329    r2/Q_reg[6]_P_0
    SLICE_X5Y14          FDPE                                         f  r2/Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    r2/clk_IBUF_BUFG
    SLICE_X5Y14          FDPE                                         r  r2/Q_reg[6]_P/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDPE (Recov_fdpe_C_PRE)     -0.359    14.719    r2/Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 2.326ns (38.262%)  route 3.753ns (61.738%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.653     7.163    r1/led_OBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.691    nolabel_line27/DI[2]
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.076 r  nolabel_line27/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    nolabel_line27/out0__0_carry_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.298 r  nolabel_line27/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.455     8.754    nolabel_line27/out0__0_carry__0_n_7
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.299     9.053 r  nolabel_line27/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line27/out0__35_carry_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.280 r  nolabel_line27/out0__35_carry/O[1]
                         net (fo=1, routed)           0.289     9.569    nolabel_line27/out0__35_carry_n_6
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.303     9.872 r  nolabel_line27/Q_reg[4]_LDC_i_3/O
                         net (fo=4, routed)           0.439    10.311    nolabel_line27/sw[4]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124    10.435 f  nolabel_line27/Q_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.798    11.233    r2/Q_reg[4]_C_1
    SLICE_X1Y14          FDCE                                         f  r2/Q_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]_C/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.405    14.689    r2/Q_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.326ns (38.296%)  route 3.748ns (61.704%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X2Y14          FDPE                                         r  r1/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  r1/Q_reg[1]_P/Q
                         net (fo=4, routed)           0.714     6.386    r1/Q_reg[1]_P_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.510 r  r1/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.653     7.163    r1/led_OBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.691    nolabel_line27/DI[2]
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.076 r  nolabel_line27/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    nolabel_line27/out0__0_carry_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.298 r  nolabel_line27/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.455     8.754    nolabel_line27/out0__0_carry__0_n_7
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.299     9.053 r  nolabel_line27/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line27/out0__35_carry_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.280 f  nolabel_line27/out0__35_carry/O[1]
                         net (fo=1, routed)           0.289     9.569    nolabel_line27/out0__35_carry_n_6
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.303     9.872 f  nolabel_line27/Q_reg[4]_LDC_i_3/O
                         net (fo=4, routed)           0.435    10.307    nolabel_line27/sw[4]
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.124    10.431 f  nolabel_line27/Q_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.797    11.228    r2/Q_reg[4]_P_0
    SLICE_X0Y13          FDPE                                         f  r2/Q_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X0Y13          FDPE                                         r  r2/Q_reg[4]_P/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDPE (Recov_fdpe_C_PRE)     -0.359    14.735    r2/Q_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.968ns (37.486%)  route 3.282ns (62.514%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  r1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 r  r1/Q_reg[0]_C/Q
                         net (fo=6, routed)           0.555     6.227    r1/Q_reg[0]_C_n_0
    SLICE_X5Y10          LUT3 (Prop_lut3_I2_O)        0.118     6.345 r  r1/led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.510     6.855    r1/led_OBUF[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.181 r  r1/out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.181    nolabel_line27/Q_reg[0]_LDC_i_3_0[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.761 f  nolabel_line27/out0__0_carry/O[2]
                         net (fo=1, routed)           0.434     8.195    nolabel_line27/out0__0_carry_n_5
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.302     8.497 f  nolabel_line27/Q_reg[2]_LDC_i_3/O
                         net (fo=4, routed)           0.813     9.310    nolabel_line27/sw[2]
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.434 f  nolabel_line27/Q_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.970    10.404    r2/Q_reg[2]_P_0
    SLICE_X6Y12          FDPE                                         f  r2/Q_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    r2/clk_IBUF_BUFG
    SLICE_X6Y12          FDPE                                         r  r2/Q_reg[2]_P/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y12          FDPE (Recov_fdpe_C_PRE)     -0.361    14.731    r2/Q_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.678ns (35.808%)  route 3.008ns (64.192%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    r1/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  r1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 r  r1/Q_reg[0]_C/Q
                         net (fo=6, routed)           1.151     6.824    r1/Q_reg[0]_C_n_0
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.948 r  r1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     6.948    nolabel_line27/S[0]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.554 f  nolabel_line27/__5_carry/O[3]
                         net (fo=1, routed)           0.912     8.465    nolabel_line27/data0[3]
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.306     8.771 f  nolabel_line27/Q_reg[3]_LDC_i_3/O
                         net (fo=4, routed)           0.295     9.066    nolabel_line27/Q_reg[3]_C
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     9.190 f  nolabel_line27/Q_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.650     9.840    r2/Q_reg[3]_P_0
    SLICE_X7Y13          FDPE                                         f  r2/Q_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    r2/clk_IBUF_BUFG
    SLICE_X7Y13          FDPE                                         r  r2/Q_reg[3]_P/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y13          FDPE (Recov_fdpe_C_PRE)     -0.359    14.732    r2/Q_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 r1/Q_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.231ns (35.145%)  route 0.426ns (64.855%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r1/clk_IBUF_BUFG
    SLICE_X3Y13          FDPE                                         r  r1/Q_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  r1/Q_reg[7]_P/Q
                         net (fo=4, routed)           0.148     1.763    r1/Q_reg[7]_P_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  r1/Q_reg[7]_LDC_i_4/O
                         net (fo=4, routed)           0.148     1.955    nolabel_line27/Q_reg[7]_P
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.045     2.000 f  nolabel_line27/Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.131    r2/Q_reg[7]_C_1
    SLICE_X1Y11          FDCE                                         f  r2/Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     1.991    r2/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  r2/Q_reg[7]_C/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    r2/Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 r1/Q_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.231ns (31.286%)  route 0.507ns (68.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  r1/Q_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  r1/Q_reg[6]_C/Q
                         net (fo=4, routed)           0.160     1.775    r1/Q_reg[6]_C_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.820 f  r1/Q_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.216     2.036    nolabel_line27/Q_reg[6]_P
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.045     2.081 f  nolabel_line27/Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.212    r2/Q_reg[6]_P_0
    SLICE_X5Y14          FDPE                                         f  r2/Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    r2/clk_IBUF_BUFG
    SLICE_X5Y14          FDPE                                         r  r2/Q_reg[6]_P/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y14          FDPE (Remov_fdpe_C_PRE)     -0.095     1.413    r2/Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 r1/Q_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.231ns (31.195%)  route 0.510ns (68.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    r1/clk_IBUF_BUFG
    SLICE_X1Y9           FDPE                                         r  r1/Q_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  r1/Q_reg[5]_P/Q
                         net (fo=6, routed)           0.216     1.834    r1/Q_reg[5]_P_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.879 f  r1/Q_reg[5]_LDC_i_4/O
                         net (fo=4, routed)           0.162     2.042    nolabel_line27/Q_reg[5]_P_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.045     2.087 f  nolabel_line27/Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.218    r2/Q_reg[5]_P_0
    SLICE_X3Y9           FDPE                                         f  r2/Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    r2/clk_IBUF_BUFG
    SLICE_X3Y9           FDPE                                         r  r2/Q_reg[5]_P/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y9           FDPE (Remov_fdpe_C_PRE)     -0.095     1.398    r2/Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 r1/Q_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.231ns (30.051%)  route 0.538ns (69.949%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r1/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  r1/Q_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  r1/Q_reg[6]_C/Q
                         net (fo=4, routed)           0.160     1.775    r1/Q_reg[6]_C_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  r1/Q_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.130     1.950    nolabel_line27/Q_reg[6]_P
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.995 f  nolabel_line27/Q_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.247     2.243    r2/Q_reg[6]_C_1
    SLICE_X4Y14          FDCE                                         f  r2/Q_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    r2/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  r2/Q_reg[6]_C/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    r2/Q_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.961%)  route 0.595ns (72.039%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r1/clk_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  r1/Q_reg[0]_P/Q
                         net (fo=6, routed)           0.181     1.796    r1/Q_reg[0]_P_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  r1/Q_reg[0]_LDC_i_4/O
                         net (fo=4, routed)           0.217     2.058    nolabel_line27/Q_reg[0]_P
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.045     2.103 f  nolabel_line27/Q_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.197     2.300    r2/Q_reg[0]_C_1
    SLICE_X0Y10          FDCE                                         f  r2/Q_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     1.991    r2/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  r2/Q_reg[0]_C/C
                         clock pessimism             -0.478     1.513    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.421    r2/Q_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 r1/Q_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.231ns (28.576%)  route 0.577ns (71.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r1/clk_IBUF_BUFG
    SLICE_X3Y13          FDPE                                         r  r1/Q_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  r1/Q_reg[7]_P/Q
                         net (fo=4, routed)           0.148     1.763    r1/Q_reg[7]_P_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.808 f  r1/Q_reg[7]_LDC_i_4/O
                         net (fo=4, routed)           0.299     2.106    nolabel_line27/Q_reg[7]_P
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     2.151 f  nolabel_line27/Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.282    r2/Q_reg[7]_P_0
    SLICE_X1Y13          FDPE                                         f  r2/Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    r2/clk_IBUF_BUFG
    SLICE_X1Y13          FDPE                                         r  r2/Q_reg[7]_P/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDPE (Remov_fdpe_C_PRE)     -0.095     1.394    r2/Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 r1/Q_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.231ns (26.008%)  route 0.657ns (73.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r1/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  r1/Q_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  r1/Q_reg[3]_C/Q
                         net (fo=7, routed)           0.257     1.872    r1/Q_reg[3]_C_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.917 r  r1/Q_reg[3]_LDC_i_4/O
                         net (fo=4, routed)           0.277     2.194    nolabel_line27/Q_reg[3]_P
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045     2.239 f  nolabel_line27/Q_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.123     2.362    r2/Q_reg[3]_C_1
    SLICE_X6Y14          FDCE                                         f  r2/Q_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    r2/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  r2/Q_reg[3]_C/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y14          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    r2/Q_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 r1/Q_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.276ns (30.138%)  route 0.640ns (69.862%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    r1/clk_IBUF_BUFG
    SLICE_X1Y9           FDPE                                         r  r1/Q_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  r1/Q_reg[5]_P/Q
                         net (fo=6, routed)           0.203     1.821    r1/Q_reg[5]_P_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.045     1.866 r  r1/led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.078     1.944    nolabel_line27/led_OBUF[4]
    SLICE_X2Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.989 r  nolabel_line27/Q_reg[5]_LDC_i_3/O
                         net (fo=4, routed)           0.121     2.110    nolabel_line27/sw[5]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.045     2.155 f  nolabel_line27/Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.238     2.393    r2/Q_reg[5]_C_1
    SLICE_X2Y9           FDCE                                         f  r2/Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    r2/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  r2/Q_reg[5]_C/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    r2/Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 r1/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.254ns (28.501%)  route 0.637ns (71.499%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    r1/clk_IBUF_BUFG
    SLICE_X6Y10          FDPE                                         r  r1/Q_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  r1/Q_reg[2]_P/Q
                         net (fo=7, routed)           0.166     1.804    r1/Q_reg[2]_P_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  r1/Q_reg[2]_LDC_i_4/O
                         net (fo=4, routed)           0.300     2.148    nolabel_line27/Q_reg[2]_P
    SLICE_X6Y12          LUT6 (Prop_lut6_I3_O)        0.045     2.193 f  nolabel_line27/Q_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.172     2.365    r2/Q_reg[2]_C_1
    SLICE_X5Y12          FDCE                                         f  r2/Q_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    r2/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  r2/Q_reg[2]_C/C
                         clock pessimism             -0.499     1.488    
    SLICE_X5Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.396    r2/Q_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 r1/Q_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.254ns (27.634%)  route 0.665ns (72.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.476    r1/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  r1/Q_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  r1/Q_reg[1]_C/Q
                         net (fo=4, routed)           0.225     1.865    r1/Q_reg[1]_C_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.910 f  r1/Q_reg[1]_LDC_i_4/O
                         net (fo=4, routed)           0.249     2.159    nolabel_line27/Q_reg[1]_P
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.045     2.204 f  nolabel_line27/Q_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.395    r2/Q_reg[1]_P_0
    SLICE_X7Y10          FDPE                                         f  r2/Q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    r2/clk_IBUF_BUFG
    SLICE_X7Y10          FDPE                                         r  r2/Q_reg[1]_P/C
                         clock pessimism             -0.478     1.511    
    SLICE_X7Y10          FDPE (Remov_fdpe_C_PRE)     -0.095     1.416    r2/Q_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.979    





