
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.10000000000000000000;
2.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_12_0";
mvm_16_16_12_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_12_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_12_0' with
	the parameters "16,16,12,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b12_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b12_g0' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b12_g0' with
	the parameters "1,16,12,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b12_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b12_g0' with
	the parameters "12,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b12_g0' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b12_g0' with
	the parameters "12,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE16' with
	the parameters "12,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE16_LOGSIZE4/105 |   16   |   12    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 518 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b12_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b12_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b12_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k16_p16_b12_g0'
  Processing 'mvm_16_16_12_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g0_1_DW01_add_0'
  Processing 'mac_b12_g0_2_DW01_add_0'
  Processing 'mac_b12_g0_3_DW01_add_0'
  Processing 'mac_b12_g0_4_DW01_add_0'
  Processing 'mac_b12_g0_5_DW01_add_0'
  Processing 'mac_b12_g0_6_DW01_add_0'
  Processing 'mac_b12_g0_7_DW01_add_0'
  Processing 'mac_b12_g0_8_DW01_add_0'
  Processing 'mac_b12_g0_9_DW01_add_0'
  Processing 'mac_b12_g0_10_DW01_add_0'
  Processing 'mac_b12_g0_11_DW01_add_0'
  Processing 'mac_b12_g0_12_DW01_add_0'
  Processing 'mac_b12_g0_13_DW01_add_0'
  Processing 'mac_b12_g0_14_DW01_add_0'
  Processing 'mac_b12_g0_15_DW01_add_0'
  Processing 'mac_b12_g0_0_DW01_add_0'
  Mapping 'mac_b12_g0_1_DW_mult_tc_0'
  Mapping 'mac_b12_g0_2_DW_mult_tc_0'
  Mapping 'mac_b12_g0_3_DW_mult_tc_0'
  Mapping 'mac_b12_g0_4_DW_mult_tc_0'
  Mapping 'mac_b12_g0_5_DW_mult_tc_0'
  Mapping 'mac_b12_g0_6_DW_mult_tc_0'
  Mapping 'mac_b12_g0_7_DW_mult_tc_0'
  Mapping 'mac_b12_g0_8_DW_mult_tc_0'
  Mapping 'mac_b12_g0_9_DW_mult_tc_0'
  Mapping 'mac_b12_g0_10_DW_mult_tc_0'
  Mapping 'mac_b12_g0_11_DW_mult_tc_0'
  Mapping 'mac_b12_g0_12_DW_mult_tc_0'
  Mapping 'mac_b12_g0_13_DW_mult_tc_0'
  Mapping 'mac_b12_g0_14_DW_mult_tc_0'
  Mapping 'mac_b12_g0_15_DW_mult_tc_0'
  Mapping 'mac_b12_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   84793.4      0.94     160.4   10892.9                          
    0:00:16   84793.4      0.94     160.4   10892.9                          
    0:00:16   84838.0      0.94     160.4   10892.9                          
    0:00:16   84882.7      0.94     160.4   10892.9                          
    0:00:16   84918.9      0.94     160.4   10872.7                          
    0:00:17   85340.5      0.94     160.3    4163.3                          
    0:00:24   86242.5      0.66      86.4       0.0                          
    0:00:24   86223.4      0.66      86.4       0.0                          
    0:00:24   86223.4      0.66      86.4       0.0                          
    0:00:25   86222.8      0.66      86.4       0.0                          
    0:00:25   86222.8      0.66      86.4       0.0                          
    0:00:31   76660.1      1.18     167.5       0.0                          
    0:00:32   76593.1      0.68      84.9       0.0                          
    0:00:33   76598.2      0.68      84.9       0.0                          
    0:00:34   76607.2      0.68      84.5       0.0                          
    0:00:34   76604.3      0.66      83.2       0.0                          
    0:00:34   76606.9      0.66      82.6       0.0                          
    0:00:34   76606.1      0.66      82.6       0.0                          
    0:00:35   76607.7      0.66      82.3       0.0                          
    0:00:35   76608.8      0.66      82.1       0.0                          
    0:00:35   76608.8      0.66      82.1       0.0                          
    0:00:36   76506.4      0.66      82.1       0.0                          
    0:00:36   76506.4      0.66      82.1       0.0                          
    0:00:36   76506.4      0.66      82.1       0.0                          
    0:00:36   76506.4      0.66      82.1       0.0                          
    0:00:36   76506.4      0.66      82.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36   76506.4      0.66      82.1       0.0                          
    0:00:36   76533.5      0.65      81.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:36   76557.7      0.65      80.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:36   76580.9      0.65      79.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:36   76604.3      0.65      79.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:36   76639.1      0.64      78.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:36   76662.0      0.64      77.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76687.8      0.63      76.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76703.0      0.63      76.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76750.3      0.62      75.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76782.0      0.61      74.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76801.4      0.60      74.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76832.5      0.59      73.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76849.5      0.59      73.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76879.3      0.58      72.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76893.4      0.58      72.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76920.8      0.57      71.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76937.8      0.57      71.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   76964.4      0.57      70.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   76984.1      0.56      70.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77006.5      0.56      70.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77017.9      0.56      69.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77044.5      0.55      69.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77064.5      0.55      68.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77087.1      0.55      67.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77103.0      0.55      67.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77115.8      0.54      67.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77132.0      0.54      66.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77151.2      0.54      66.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77172.7      0.54      66.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77185.8      0.54      65.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77211.8      0.53      64.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   77235.0      0.53      64.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77256.5      0.53      63.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77284.2      0.53      63.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77311.8      0.52      62.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77329.1      0.52      62.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77348.8      0.52      61.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77361.8      0.52      61.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77373.5      0.51      61.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77385.0      0.51      61.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77402.0      0.51      60.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77415.3      0.51      60.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77430.5      0.51      59.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77444.8      0.50      59.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77472.0      0.50      58.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   77480.2      0.50      58.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77493.8      0.50      58.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77510.0      0.50      58.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77510.0      0.50      58.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77528.1      0.50      58.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77542.7      0.50      57.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77551.2      0.50      57.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77566.1      0.50      57.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77570.4      0.49      56.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77588.7      0.49      56.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77595.4      0.49      56.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77606.0      0.49      56.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   77629.4      0.49      56.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77639.5      0.48      55.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77648.3      0.48      55.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77652.6      0.48      55.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77663.2      0.48      55.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77672.3      0.48      54.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77680.8      0.47      54.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77681.0      0.47      54.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77692.7      0.47      54.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77723.3      0.47      53.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77728.7      0.47      53.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77739.0      0.47      53.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   77747.3      0.47      53.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77747.5      0.46      53.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77760.6      0.46      52.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77777.1      0.46      52.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77789.0      0.46      52.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77805.8      0.46      51.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77822.0      0.46      51.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77836.7      0.46      51.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77847.8      0.45      51.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77871.0      0.45      50.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77885.9      0.45      50.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77889.1      0.45      50.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77902.4      0.45      49.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   77902.9      0.44      49.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77916.7      0.44      49.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77925.8      0.44      49.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77929.5      0.44      49.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77932.7      0.44      49.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77938.0      0.43      48.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77958.2      0.43      48.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77964.3      0.43      48.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77977.4      0.43      48.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   77987.2      0.42      47.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   78000.8      0.42      47.7      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   78004.0      0.42      47.5      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   78023.7      0.42      47.4      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   78044.7      0.42      47.0      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   78043.1      0.42      46.9      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:43   78051.8      0.42      46.8      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78064.9      0.42      46.6      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78078.7      0.41      46.3      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78083.5      0.41      46.2      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78084.6      0.41      46.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78098.9      0.41      46.0      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78113.3      0.41      45.6      72.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78117.3      0.41      45.5      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78120.5      0.41      45.4      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78127.1      0.41      45.4      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78136.4      0.41      45.2      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78151.9      0.41      44.8      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78161.4      0.40      44.6      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78180.1      0.40      44.3      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78187.2      0.40      44.2      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   78194.4      0.40      44.1      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78215.4      0.40      43.8      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78221.6      0.40      43.3      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78230.6      0.40      43.2      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78234.9      0.40      43.0      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78245.8      0.39      42.9      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:45   78248.2      0.39      42.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78268.4      0.39      42.6      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78279.3      0.39      42.3      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78280.6      0.39      42.2      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78289.4      0.38      42.0      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78289.4      0.38      41.9      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78298.7      0.38      41.8      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78310.9      0.38      41.6      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   78318.1      0.38      41.5      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78323.4      0.38      41.4      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78324.2      0.38      41.4      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78324.8      0.38      41.4      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78324.8      0.38      41.4      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78326.6      0.38      41.3      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78342.3      0.38      40.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78345.5      0.38      40.8      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78355.6      0.38      40.7      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78370.0      0.38      40.5      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78379.0      0.38      40.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78385.4      0.38      40.3      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:46   78407.5      0.38      40.1      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78426.1      0.37      39.7      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78435.4      0.37      39.6      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78446.3      0.37      39.4      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78453.8      0.37      39.3      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78468.9      0.37      39.2      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78473.2      0.37      39.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78483.8      0.37      39.0      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78495.0      0.37      38.9      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78504.8      0.36      38.7      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78504.8      0.36      38.6      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78527.2      0.36      38.3      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78547.1      0.36      38.1      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   78547.9      0.36      38.1      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78550.3      0.36      37.9      96.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78559.4      0.36      37.8      96.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78563.9      0.36      37.7      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78566.6      0.36      37.6      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78570.0      0.35      37.6      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78578.0      0.35      37.5      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78586.0      0.35      37.4      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78597.7      0.35      37.2      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78600.1      0.35      37.2      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78605.4      0.35      37.1      96.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78611.2      0.35      37.0      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:48   78614.2      0.35      36.9      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78639.4      0.35      36.8     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   78639.4      0.35      36.8     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78645.3      0.35      36.7     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78648.2      0.35      36.6     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78652.2      0.35      36.5     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78659.9      0.35      36.4     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78668.4      0.35      36.2     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78673.2      0.34      36.1     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78681.5      0.34      36.0     121.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78681.5      0.34      36.0     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78684.7      0.34      36.0     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78687.9      0.34      35.9     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78698.0      0.34      35.8     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78706.5      0.34      35.4     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78711.8      0.34      35.3     121.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78721.4      0.34      35.1     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   78729.9      0.34      35.1     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78738.1      0.34      35.0     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78746.9      0.34      35.0     145.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78754.9      0.34      35.0     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78755.7      0.34      34.9     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78762.3      0.34      34.8     145.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78772.7      0.33      34.6     145.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78785.7      0.33      34.5     169.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78790.3      0.33      34.3     169.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78794.5      0.33      34.3     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78805.2      0.33      34.0     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78812.9      0.33      33.7     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   78820.6      0.33      33.6     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78828.0      0.32      33.5     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78836.8      0.32      33.5     169.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78845.6      0.32      33.3     169.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78848.8      0.32      33.3     169.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78854.6      0.32      33.2     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78858.4      0.32      33.1     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78868.2      0.32      32.9     169.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78881.5      0.32      32.7     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78888.9      0.32      32.5     169.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78900.1      0.31      32.4     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78914.0      0.31      32.1     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78922.5      0.31      32.0     169.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78929.4      0.31      31.9     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:51   78933.9      0.31      31.9     169.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   78939.2      0.31      31.8     169.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   78949.3      0.31      31.6     169.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   78961.8      0.31      31.4     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   78973.5      0.31      31.2     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   78978.3      0.30      31.2     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   78987.4      0.30      31.0     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   78994.3      0.30      30.9     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   79001.5      0.30      30.8     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   79004.7      0.30      30.9     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   79016.1      0.30      30.7     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   79023.0      0.30      30.6     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   79031.8      0.30      30.5     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   79035.0      0.30      30.5     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   79040.8      0.30      30.5     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:52   79057.6      0.30      30.4     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79062.9      0.30      30.4     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79065.8      0.30      30.3     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79076.2      0.29      30.1     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79089.5      0.29      30.1     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79096.2      0.29      29.9     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79101.0      0.29      29.9     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79108.9      0.29      29.9     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79115.3      0.29      29.8     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79120.4      0.29      29.7     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79125.4      0.29      29.6     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79139.5      0.29      29.5     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79154.9      0.29      29.4     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79161.3      0.29      29.3     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79175.4      0.29      29.2     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79181.0      0.29      29.1     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:53   79188.5      0.28      29.1     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79195.4      0.28      29.0     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79199.1      0.28      29.0     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79206.3      0.28      28.9     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79209.5      0.28      28.9     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79214.0      0.28      28.8     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79216.4      0.28      28.8     290.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79223.0      0.28      28.7     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79237.1      0.28      28.6     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79245.1      0.28      28.5     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79249.9      0.28      28.5     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79254.7      0.28      28.4     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79256.3      0.28      28.4     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79257.1      0.28      28.3     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79261.9      0.28      28.3     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79268.3      0.28      28.3     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:54   79274.6      0.28      28.2     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79277.3      0.28      28.2     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79280.0      0.28      28.1     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79291.4      0.28      28.1     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79297.0      0.27      28.0     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79301.2      0.27      27.9     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79303.1      0.27      27.8     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79307.6      0.27      27.8     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79311.1      0.27      27.7     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79312.7      0.27      27.7     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79316.9      0.27      27.6     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79323.6      0.27      27.5     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79329.2      0.27      27.5     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79335.0      0.27      27.4     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79339.3      0.27      27.4     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   79341.7      0.27      27.3     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79345.4      0.27      27.3     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:56   79348.3      0.27      27.2     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79351.8      0.27      27.1     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79355.0      0.27      27.0     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79358.2      0.27      26.9     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79363.0      0.27      26.9     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79362.4      0.27      26.8     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79365.9      0.27      26.8     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79369.1      0.27      26.7     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79375.7      0.26      26.6     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79378.7      0.26      26.6     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79380.3      0.26      26.6     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79381.0      0.26      26.6     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79384.0      0.26      26.5     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79384.8      0.26      26.5     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79387.4      0.26      26.5     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   79392.2      0.26      26.4     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79393.0      0.26      26.4     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79395.7      0.26      26.3     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79399.7      0.26      26.3     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79403.4      0.26      26.2     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79405.3      0.26      26.2     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79406.1      0.26      26.2     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79409.2      0.26      26.2     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79422.5      0.26      26.2     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79423.3      0.26      26.1     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79425.2      0.26      26.1     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79429.2      0.26      26.1     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79432.9      0.26      26.1     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79434.5      0.26      26.1     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79438.2      0.26      26.0     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79444.9      0.26      26.0     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   79446.5      0.26      25.9     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79448.9      0.26      25.9     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79452.9      0.26      25.8     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79455.8      0.26      25.8     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79455.8      0.26      25.8     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79456.9      0.26      25.8     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79456.9      0.26      25.8     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79457.1      0.26      25.8     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79458.2      0.26      25.7     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79461.6      0.26      25.7     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79465.1      0.26      25.6     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79465.1      0.26      25.6     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79470.7      0.26      25.6     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79473.6      0.26      25.5     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79478.4      0.25      25.5     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79483.5      0.25      25.4     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   79486.9      0.25      25.3     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:59   79487.2      0.25      25.3     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:59   79490.6      0.25      25.1     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00   79489.6      0.25      25.1     339.0                          
    0:01:00   79317.5      0.25      25.1     339.0                          
    0:01:01   79312.7      0.25      25.1     339.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:01   79312.7      0.25      25.1     339.0                          
    0:01:01   79202.3      0.25      25.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   79203.1      0.25      25.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   79203.1      0.25      25.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   79205.5      0.25      25.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   79206.8      0.25      24.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   79210.0      0.25      24.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   79218.3      0.25      24.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79217.7      0.25      24.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79216.7      0.25      24.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79217.2      0.25      24.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79216.1      0.25      24.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79219.3      0.25      24.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79219.9      0.25      24.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79222.2      0.25      24.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79227.0      0.25      24.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79226.5      0.25      24.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79226.0      0.25      24.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79228.4      0.25      24.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   79228.6      0.25      24.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79232.1      0.25      24.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   79241.1      0.25      24.0      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79242.7      0.25      24.0      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79245.4      0.25      23.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79254.7      0.25      23.8      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79259.0      0.25      23.8      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79260.0      0.25      23.8      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79260.0      0.25      23.8      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79260.3      0.25      23.8      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79268.0      0.25      23.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79268.3      0.24      23.6      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79269.9      0.24      23.5      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79272.3      0.24      23.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79273.9      0.24      23.3      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79273.9      0.24      23.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79278.6      0.24      23.3      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   79278.6      0.24      23.3      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79278.9      0.24      23.3      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79281.3      0.24      23.2      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79284.8      0.24      23.2      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79289.8      0.24      23.2      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79295.7      0.24      23.1      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79296.2      0.24      23.1      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79299.1      0.24      22.9      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79299.1      0.24      22.9      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79299.1      0.24      22.9      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79301.5      0.24      22.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79302.6      0.24      22.9      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79302.6      0.24      22.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79305.0      0.24      22.9      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   79305.0      0.24      22.8      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79310.8      0.24      22.7      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79311.9      0.24      22.7      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79311.9      0.24      22.7      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79314.0      0.24      22.6      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79314.0      0.24      22.6      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79317.2      0.24      22.6      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79317.2      0.24      22.6      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79317.2      0.24      22.6      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79320.9      0.24      22.5      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79321.5      0.24      22.5      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79321.5      0.24      22.5      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   79321.5      0.24      22.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79321.5      0.24      22.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79321.5      0.24      22.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79323.6      0.24      22.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79323.6      0.24      22.5      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79335.6      0.24      22.1      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79338.8      0.24      22.1      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79344.6      0.24      22.1      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79348.9      0.24      22.0      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79348.9      0.24      22.0      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79350.2      0.24      22.0      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79352.9      0.23      22.0      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   79353.9      0.23      21.9      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79363.8      0.23      21.8      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79363.8      0.23      21.8      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79366.7      0.23      21.7      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79367.7      0.23      21.7      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:07   79372.3      0.23      21.6      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79372.3      0.23      21.6      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79372.3      0.23      21.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79372.3      0.23      21.6      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79385.0      0.23      21.5      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79385.8      0.23      21.5      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79385.8      0.23      21.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79386.9      0.23      21.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79387.2      0.23      21.5      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   79387.4      0.23      21.3      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   79388.5      0.23      21.3      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   79389.3      0.23      21.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   79390.6      0.23      21.3      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   79391.4      0.23      21.2      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   79391.4      0.23      21.2      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   79391.4      0.23      21.2      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   79391.4      0.23      21.2      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   79391.4      0.23      21.2      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79391.4      0.23      21.1      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79387.2      0.23      21.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79387.4      0.23      21.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79387.4      0.23      21.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79393.0      0.23      21.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79395.4      0.23      21.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79395.9      0.23      21.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79401.3      0.23      21.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   79403.7      0.23      20.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79404.2      0.23      20.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79411.6      0.23      20.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79419.6      0.23      20.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79419.4      0.23      20.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79419.4      0.23      20.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79424.1      0.23      20.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79428.1      0.22      20.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79428.1      0.22      20.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79436.9      0.22      20.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79443.8      0.22      20.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79448.1      0.22      20.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   79448.1      0.22      20.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79447.8      0.22      20.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79447.8      0.22      20.5       0.0 path/genblk1[3].path/path/add_out_reg[22]/D
    0:01:11   79447.8      0.22      20.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79453.1      0.22      20.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79457.1      0.22      20.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79463.0      0.22      20.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79463.0      0.22      20.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:11   79463.0      0.22      20.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79462.7      0.22      20.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79462.7      0.22      20.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   79462.7      0.22      20.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79464.3      0.22      20.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79464.3      0.22      20.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79467.5      0.22      20.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79472.6      0.22      20.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:12   79472.6      0.22      20.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79473.6      0.22      20.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79473.6      0.22      20.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79478.1      0.22      19.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79480.5      0.22      19.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79482.9      0.22      19.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79486.1      0.22      19.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   79486.1      0.22      19.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79486.4      0.22      19.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79487.2      0.22      19.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79487.2      0.22      19.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79492.5      0.22      19.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79491.7      0.22      19.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79492.0      0.22      19.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79496.0      0.22      19.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79507.7      0.22      19.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   79512.7      0.21      19.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79515.1      0.21      19.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79515.1      0.21      19.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79518.6      0.21      19.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79521.8      0.21      19.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79523.6      0.21      19.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79526.0      0.21      19.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79531.1      0.21      19.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79535.6      0.21      19.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79540.1      0.21      19.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:14   79544.4      0.21      19.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79552.4      0.21      18.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   79557.4      0.21      18.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79564.9      0.21      18.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79566.7      0.21      18.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79573.1      0.21      18.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79575.8      0.21      18.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:15   79581.3      0.21      18.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79585.3      0.21      18.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79587.5      0.20      18.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79596.0      0.20      18.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79602.6      0.20      18.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79607.9      0.20      18.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79609.5      0.20      18.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79613.3      0.20      18.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79615.9      0.20      18.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79623.6      0.20      18.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   79625.8      0.20      18.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16   79627.1      0.20      18.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16   79631.6      0.20      17.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16   79635.9      0.20      17.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16   79640.1      0.20      17.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16   79640.9      0.20      17.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16   79640.9      0.20      17.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16   79643.9      0.20      17.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:16   79643.9      0.20      17.7       0.0                          
    0:01:16   79643.9      0.20      17.7       0.0                          
    0:01:18   79488.2      0.20      17.6       0.0                          
    0:01:19   79452.3      0.20      17.6       0.0                          
    0:01:19   79426.5      0.20      17.6       0.0                          
    0:01:19   79403.1      0.20      17.6       0.0                          
    0:01:20   79380.3      0.20      17.6       0.0                          
    0:01:20   79357.4      0.20      17.6       0.0                          
    0:01:20   79335.6      0.20      17.6       0.0                          
    0:01:21   79313.8      0.20      17.6       0.0                          
    0:01:21   79298.3      0.20      17.6       0.0                          
    0:01:21   79275.4      0.20      17.6       0.0                          
    0:01:22   79260.6      0.20      17.7       0.0                          
    0:01:22   79251.2      0.20      17.7       0.0                          
    0:01:22   79242.7      0.20      17.7       0.0                          
    0:01:22   79236.3      0.20      17.7       0.0                          
    0:01:22   79230.0      0.20      17.7       0.0                          
    0:01:23   79223.6      0.20      17.7       0.0                          
    0:01:23   79223.6      0.20      17.7       0.0                          
    0:01:23   79223.6      0.20      17.7       0.0                          
    0:01:23   79171.2      0.20      17.9       0.0                          
    0:01:23   79170.9      0.20      17.9       0.0                          
    0:01:23   79170.9      0.20      17.9       0.0                          
    0:01:23   79170.9      0.20      17.9       0.0                          
    0:01:23   79170.9      0.20      17.9       0.0                          
    0:01:23   79170.9      0.20      17.9       0.0                          
    0:01:23   79170.9      0.20      17.9       0.0                          
    0:01:23   79177.0      0.20      17.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79181.5      0.20      17.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79181.5      0.20      17.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79182.3      0.20      17.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79182.9      0.20      17.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79190.6      0.20      17.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79191.7      0.20      17.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79193.3      0.20      17.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79193.5      0.20      17.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79197.2      0.20      17.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24   79198.0      0.20      17.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79199.6      0.20      17.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79199.4      0.20      17.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79200.7      0.20      17.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79201.8      0.20      17.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79202.3      0.20      17.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79202.3      0.20      17.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79202.6      0.20      17.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79202.6      0.20      17.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:25   79205.0      0.20      17.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79214.5      0.20      17.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79214.5      0.20      17.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25   79217.2      0.20      17.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79223.6      0.20      17.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79225.7      0.20      17.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79225.7      0.20      17.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79226.8      0.20      17.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79227.3      0.20      17.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79229.4      0.20      17.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79230.8      0.20      17.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79232.6      0.20      17.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79236.3      0.20      17.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79236.3      0.20      17.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26   79236.3      0.20      17.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79236.9      0.20      17.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79238.5      0.20      17.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79238.5      0.19      17.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79242.7      0.19      17.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79242.7      0.19      17.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79243.0      0.19      17.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79243.5      0.19      17.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79243.5      0.19      17.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79245.9      0.19      16.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79245.9      0.19      16.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79247.5      0.19      16.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79247.8      0.19      16.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27   79249.6      0.19      16.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28   79251.0      0.19      16.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28   79247.5      0.19      16.8       0.0                          
    0:01:29   79182.1      0.19      16.8       0.0                          
    0:01:29   79155.7      0.19      16.8       0.0                          
    0:01:30   79125.4      0.19      16.8       0.0                          
    0:01:30   79091.1      0.19      16.8       0.0                          
    0:01:30   79053.6      0.19      16.8       0.0                          
    0:01:30   79012.1      0.19      16.8       0.0                          
    0:01:31   78958.1      0.19      16.8       0.0                          
    0:01:31   78897.7      0.19      16.8       0.0                          
    0:01:31   78850.6      0.19      16.7       0.0                          
    0:01:32   78836.0      0.19      16.7       0.0                          
    0:01:32   78781.0      0.19      16.7       0.0                          
    0:01:33   78752.5      0.19      16.7       0.0                          
    0:01:33   78749.3      0.19      16.7       0.0                          
    0:01:33   78748.5      0.19      16.7       0.0                          
    0:01:33   78744.2      0.19      16.7       0.0                          
    0:01:35   78743.2      0.19      16.7       0.0                          
    0:01:35   78729.1      0.20      16.9       0.0                          
    0:01:35   78729.1      0.20      16.9       0.0                          
    0:01:35   78729.1      0.20      16.9       0.0                          
    0:01:35   78729.1      0.20      16.9       0.0                          
    0:01:35   78729.1      0.20      16.9       0.0                          
    0:01:35   78729.1      0.20      16.9       0.0                          
    0:01:35   78730.7      0.20      16.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35   78731.5      0.20      16.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36   78732.3      0.19      16.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36   78732.8      0.19      16.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36   78734.4      0.19      16.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36   78734.4      0.19      16.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36   78736.0      0.19      16.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36   78736.5      0.19      16.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36   78736.5      0.19      16.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   78736.5      0.19      16.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   78736.5      0.19      16.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   78736.5      0.19      16.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   78736.5      0.19      16.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   78738.9      0.19      16.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   78740.8      0.19      16.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37   78746.1      0.19      16.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38   78746.1      0.19      16.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38   78745.8      0.19      16.6       0.0                          
    0:01:38   78745.8      0.19      16.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38   78749.3      0.19      16.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78753.6      0.19      16.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78754.4      0.19      16.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78760.7      0.19      16.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78761.3      0.19      16.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78761.3      0.19      16.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78765.5      0.19      16.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78769.8      0.19      16.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78775.6      0.19      16.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78778.6      0.19      16.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78780.2      0.19      16.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78783.9      0.19      16.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78787.3      0.19      16.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78788.9      0.19      16.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39   78790.3      0.19      16.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78795.6      0.19      15.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78798.0      0.19      15.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78799.6      0.19      15.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78800.9      0.19      15.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78800.9      0.19      15.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78801.4      0.19      15.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78808.4      0.19      15.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78808.9      0.19      15.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78810.7      0.18      15.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78813.9      0.18      15.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78816.1      0.18      15.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40   78817.7      0.18      15.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78819.5      0.18      15.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78823.0      0.18      15.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78826.7      0.18      15.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78831.2      0.18      15.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78835.0      0.18      15.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78838.4      0.18      15.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78841.1      0.18      15.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78846.4      0.18      15.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78848.5      0.18      15.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78851.4      0.18      15.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78852.2      0.18      15.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78855.7      0.18      15.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:41   78856.8      0.18      15.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78860.0      0.18      15.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41   78860.5      0.18      15.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78864.7      0.18      15.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78867.7      0.18      15.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78869.8      0.18      15.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78869.0      0.18      15.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78869.8      0.18      15.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78871.4      0.18      15.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78873.8      0.18      15.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78873.0      0.18      15.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78874.9      0.18      15.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78877.2      0.18      15.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78882.8      0.18      15.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78884.4      0.18      15.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78890.5      0.18      15.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78896.4      0.18      15.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42   78898.8      0.18      14.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78905.2      0.18      14.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78907.8      0.18      14.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78908.6      0.18      14.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78914.2      0.17      14.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78918.7      0.17      14.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78920.3      0.17      14.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78922.7      0.17      14.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78924.3      0.17      14.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78930.4      0.17      14.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78935.2      0.17      14.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78936.8      0.17      14.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78939.2      0.17      14.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78944.8      0.17      14.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78949.3      0.17      14.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78951.7      0.17      14.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43   78955.7      0.17      14.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78959.2      0.17      14.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78965.0      0.17      14.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78970.3      0.17      14.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78976.7      0.17      14.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78978.1      0.17      14.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78977.8      0.17      14.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78982.6      0.17      14.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78983.6      0.17      14.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78990.6      0.17      14.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78993.0      0.17      14.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78995.1      0.17      14.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44   78996.4      0.17      14.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:45   78997.5      0.17      13.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_12_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 8775 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_12_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 14:17:25 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_12_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              37796.738149
Buf/Inv area:                     2223.493987
Noncombinational area:           41200.738590
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 78997.476739
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_12_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 14:17:29 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_12_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  21.4542 mW   (89%)
  Net Switching Power  =   2.7567 mW   (11%)
                         ---------
Total Dynamic Power    =  24.2109 mW  (100%)

Cell Leakage Power     =   1.6341 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.0128e+04          498.9513        6.9184e+05        2.1319e+04  (  82.49%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3262e+03        2.2577e+03        9.4230e+05        4.5262e+03  (  17.51%)
--------------------------------------------------------------------------------------------------
Total          2.1454e+04 uW     2.7567e+03 uW     1.6341e+06 nW     2.5845e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_12_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 14:17:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_12_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE16_LOGSIZE4_30)
                                                          0.00       0.22 f
  path/genblk1[1].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE16_30)
                                                          0.00       0.22 f
  path/genblk1[1].path/path/in0[1] (mac_b12_g0_15)        0.00       0.22 f
  path/genblk1[1].path/path/mult_21/a[1] (mac_b12_g0_15_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[1].path/path/mult_21/U552/ZN (INV_X1)      0.03       0.25 r
  path/genblk1[1].path/path/mult_21/U550/Z (XOR2_X1)      0.06       0.31 r
  path/genblk1[1].path/path/mult_21/U503/ZN (NAND2_X1)
                                                          0.03       0.35 f
  path/genblk1[1].path/path/mult_21/U333/Z (BUF_X1)       0.05       0.39 f
  path/genblk1[1].path/path/mult_21/U593/ZN (OAI22_X1)
                                                          0.05       0.45 r
  path/genblk1[1].path/path/mult_21/U77/S (FA_X1)         0.12       0.57 f
  path/genblk1[1].path/path/mult_21/U76/S (FA_X1)         0.14       0.71 r
  path/genblk1[1].path/path/mult_21/U436/ZN (XNOR2_X1)
                                                          0.06       0.77 r
  path/genblk1[1].path/path/mult_21/U435/ZN (XNOR2_X1)
                                                          0.04       0.81 f
  path/genblk1[1].path/path/mult_21/product[6] (mac_b12_g0_15_DW_mult_tc_0)
                                                          0.00       0.81 f
  path/genblk1[1].path/path/add_27/A[6] (mac_b12_g0_15_DW01_add_0)
                                                          0.00       0.81 f
  path/genblk1[1].path/path/add_27/U28/ZN (NAND2_X1)      0.04       0.85 r
  path/genblk1[1].path/path/add_27/U17/ZN (NAND3_X1)      0.04       0.89 f
  path/genblk1[1].path/path/add_27/U104/ZN (NAND2_X1)     0.04       0.93 r
  path/genblk1[1].path/path/add_27/U42/ZN (NAND3_X1)      0.04       0.97 f
  path/genblk1[1].path/path/add_27/U33/ZN (NAND2_X1)      0.04       1.01 r
  path/genblk1[1].path/path/add_27/U59/ZN (NAND3_X1)      0.03       1.04 f
  path/genblk1[1].path/path/add_27/U95/ZN (NAND2_X1)      0.03       1.07 r
  path/genblk1[1].path/path/add_27/U43/ZN (NAND3_X1)      0.04       1.11 f
  path/genblk1[1].path/path/add_27/U77/ZN (NAND2_X1)      0.04       1.14 r
  path/genblk1[1].path/path/add_27/U80/ZN (NAND3_X1)      0.04       1.18 f
  path/genblk1[1].path/path/add_27/U126/ZN (NAND2_X1)     0.04       1.22 r
  path/genblk1[1].path/path/add_27/U32/ZN (NAND3_X1)      0.04       1.25 f
  path/genblk1[1].path/path/add_27/U152/ZN (NAND2_X1)     0.03       1.29 r
  path/genblk1[1].path/path/add_27/U108/ZN (NAND3_X1)     0.04       1.33 f
  path/genblk1[1].path/path/add_27/U164/ZN (NAND2_X1)     0.04       1.36 r
  path/genblk1[1].path/path/add_27/U167/ZN (NAND3_X1)     0.04       1.40 f
  path/genblk1[1].path/path/add_27/U158/ZN (NAND2_X1)     0.04       1.43 r
  path/genblk1[1].path/path/add_27/U142/ZN (NAND3_X1)     0.04       1.47 f
  path/genblk1[1].path/path/add_27/U171/ZN (NAND2_X1)     0.04       1.51 r
  path/genblk1[1].path/path/add_27/U174/ZN (NAND3_X1)     0.04       1.55 f
  path/genblk1[1].path/path/add_27/U84/ZN (NAND2_X1)      0.03       1.58 r
  path/genblk1[1].path/path/add_27/U63/ZN (NAND3_X1)      0.05       1.62 f
  path/genblk1[1].path/path/add_27/U8/ZN (NAND2_X1)       0.04       1.66 r
  path/genblk1[1].path/path/add_27/U111/ZN (NAND3_X1)     0.03       1.69 f
  path/genblk1[1].path/path/add_27/U138/ZN (NAND2_X1)     0.03       1.72 r
  path/genblk1[1].path/path/add_27/U141/ZN (NAND3_X1)     0.03       1.75 f
  path/genblk1[1].path/path/add_27/U1_19/CO (FA_X1)       0.10       1.85 f
  path/genblk1[1].path/path/add_27/U147/ZN (NAND2_X1)     0.03       1.88 r
  path/genblk1[1].path/path/add_27/U149/ZN (NAND3_X1)     0.04       1.92 f
  path/genblk1[1].path/path/add_27/U1_21/CO (FA_X1)       0.09       2.01 f
  path/genblk1[1].path/path/add_27/U1_22/CO (FA_X1)       0.09       2.10 f
  path/genblk1[1].path/path/add_27/U168/ZN (XNOR2_X1)     0.06       2.16 f
  path/genblk1[1].path/path/add_27/SUM[23] (mac_b12_g0_15_DW01_add_0)
                                                          0.00       2.16 f
  path/genblk1[1].path/path/out[23] (mac_b12_g0_15)       0.00       2.16 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_15)
                                                          0.00       2.16 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_15)
                                                          0.00       2.16 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U81/ZN (INV_X1)
                                                          0.03       2.19 r
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U82/ZN (OAI22_X1)
                                                          0.03       2.22 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFFS_X1)
                                                          0.01       2.22 f
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.10       2.10
  clock network delay (ideal)                             0.00       2.10
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFFS_X1)
                                                          0.00       2.10 r
  library setup time                                     -0.04       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b12_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
