// Seed: 2394934191
module module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    output wire  id_2
    , id_7,
    input  uwire id_3,
    output wire  id_4,
    output wor   id_5
);
  supply0 id_8;
  assign id_4 = (id_8);
  wand id_9 = id_7[1 : 1'b0];
  assign id_9 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output wand id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri0 id_6
);
  assign id_1 = 1;
  module_0(
      id_6, id_5, id_4, id_5, id_3, id_0
  );
  wire id_8;
endmodule
