

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_264_22'
================================================================
* Date:           Tue May  7 17:59:34 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      117|      117|  1.170 us|  1.170 us|  117|  117|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_264_22  |      115|      115|        12|          8|          1|    14|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   32|       -|      -|    -|
|Expression       |        -|    -|       0|    271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   32|       0|   1216|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    312|    -|
|Register         |        -|    -|    2703|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   64|    2703|   1799|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   29|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_24s_18s_40_1_1_U1061  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1062  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1063  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1064  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1065  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1066  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1067  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1068  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1069  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1070  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1071  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1072  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1073  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1074  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1075  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1076  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1077  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1078  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1079  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1080  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1081  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1082  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1083  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1084  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1085  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1086  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1087  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1088  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1089  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1090  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1091  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    |mul_24s_18s_40_1_1_U1092  |mul_24s_18s_40_1_1  |        0|   1|  0|  38|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|  32|  0|1216|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+-------------------------------+--------------+
    |               Instance              |             Module            |  Expression  |
    +-------------------------------------+-------------------------------+--------------+
    |mac_muladd_24s_18s_40s_40_4_1_U1094  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1095  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1097  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1098  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1101  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1102  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1105  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1106  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1109  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1110  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1113  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1114  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1117  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1118  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1121  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1124  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1093  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1096  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1099  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1100  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1103  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1104  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1107  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1108  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1111  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1112  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1115  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1116  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1119  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1120  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1122  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1123  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    +-------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln264_10_fu_1190_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln264_11_fu_1273_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln264_12_fu_1284_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln264_13_fu_1367_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln264_14_fu_1378_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln264_15_fu_1466_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln264_1_fu_932_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln264_2_fu_943_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln264_3_fu_970_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln264_4_fu_981_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln264_5_fu_1016_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln264_6_fu_1027_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln264_7_fu_1105_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln264_8_fu_1116_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln264_9_fu_1179_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln264_fu_912_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln270_fu_1461_p2     |         +|   0|  0|  14|          13|          10|
    |icmp_ln264_fu_887_p2     |      icmp|   0|  0|  15|           8|           7|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 271|         150|          73|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  48|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load      |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_1         |   9|          2|    8|         16|
    |i_fu_160                     |   9|          2|   13|         26|
    |j_fu_156                     |   9|          2|    8|         16|
    |matched_I_12_address0        |  48|          9|    8|         72|
    |matched_I_12_address1        |  48|          9|    8|         72|
    |matched_Q_12_address0        |  48|          9|    8|         72|
    |matched_Q_12_address1        |  48|          9|    8|         72|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 312|         61|   79|        389|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_160                     |  13|   0|   13|          0|
    |i_load_reg_2009              |  13|   0|   13|          0|
    |icmp_ln264_reg_2005          |   1|   0|    1|          0|
    |j_1_reg_1999                 |   8|   0|    8|          0|
    |j_fu_156                     |   8|   0|    8|          0|
    |lshr_ln263_1_reg_2014        |   8|   0|    8|          0|
    |mul_ln268_30_reg_2566        |  40|   0|   40|          0|
    |mul_ln268_reg_2096           |  40|   0|   40|          0|
    |mul_ln269_10_reg_2409        |  40|   0|   40|          0|
    |mul_ln269_11_reg_2463        |  40|   0|   40|          0|
    |mul_ln269_12_reg_2468        |  40|   0|   40|          0|
    |mul_ln269_13_reg_2512        |  40|   0|   40|          0|
    |mul_ln269_14_reg_2517        |  40|   0|   40|          0|
    |mul_ln269_15_reg_2556        |  40|   0|   40|          0|
    |mul_ln269_16_reg_2143        |  40|   0|   40|          0|
    |mul_ln269_17_reg_2202        |  40|   0|   40|          0|
    |mul_ln269_18_reg_2207        |  40|   0|   40|          0|
    |mul_ln269_19_reg_2298        |  40|   0|   40|          0|
    |mul_ln269_1_reg_2101         |  40|   0|   40|          0|
    |mul_ln269_20_reg_2303        |  40|   0|   40|          0|
    |mul_ln269_21_reg_2362        |  40|   0|   40|          0|
    |mul_ln269_22_reg_2367        |  40|   0|   40|          0|
    |mul_ln269_23_reg_2426        |  40|   0|   40|          0|
    |mul_ln269_24_reg_2431        |  40|   0|   40|          0|
    |mul_ln269_25_reg_2490        |  40|   0|   40|          0|
    |mul_ln269_26_reg_2495        |  40|   0|   40|          0|
    |mul_ln269_27_reg_2534        |  40|   0|   40|          0|
    |mul_ln269_28_reg_2539        |  40|   0|   40|          0|
    |mul_ln269_29_reg_2561        |  40|   0|   40|          0|
    |mul_ln269_2_reg_2126         |  40|   0|   40|          0|
    |mul_ln269_31_reg_2571        |  40|   0|   40|          0|
    |mul_ln269_3_reg_2180         |  40|   0|   40|          0|
    |mul_ln269_4_reg_2185         |  40|   0|   40|          0|
    |mul_ln269_5_reg_2276         |  40|   0|   40|          0|
    |mul_ln269_6_reg_2281         |  40|   0|   40|          0|
    |mul_ln269_7_reg_2340         |  40|   0|   40|          0|
    |mul_ln269_8_reg_2345         |  40|   0|   40|          0|
    |mul_ln269_9_reg_2404         |  40|   0|   40|          0|
    |sext_ln268_10_reg_2292       |  40|   0|   40|          0|
    |sext_ln268_11_reg_2350       |  40|   0|   40|          0|
    |sext_ln268_12_reg_2356       |  40|   0|   40|          0|
    |sext_ln268_13_reg_2414       |  40|   0|   40|          0|
    |sext_ln268_14_reg_2420       |  40|   0|   40|          0|
    |sext_ln268_15_reg_2473       |  40|   0|   40|          0|
    |sext_ln268_16_reg_2479       |  40|   0|   40|          0|
    |sext_ln268_17_reg_2522       |  40|   0|   40|          0|
    |sext_ln268_18_reg_2528       |  40|   0|   40|          0|
    |sext_ln268_19_reg_2090       |  40|   0|   40|          0|
    |sext_ln268_1_reg_2052        |  40|   0|   40|          0|
    |sext_ln268_20_reg_2148       |  40|   0|   40|          0|
    |sext_ln268_21_reg_2154       |  40|   0|   40|          0|
    |sext_ln268_22_reg_2212       |  40|   0|   40|          0|
    |sext_ln268_23_reg_2218       |  40|   0|   40|          0|
    |sext_ln268_24_reg_2308       |  40|   0|   40|          0|
    |sext_ln268_25_reg_2314       |  40|   0|   40|          0|
    |sext_ln268_26_reg_2372       |  40|   0|   40|          0|
    |sext_ln268_27_reg_2378       |  40|   0|   40|          0|
    |sext_ln268_28_reg_2436       |  40|   0|   40|          0|
    |sext_ln268_29_reg_2442       |  40|   0|   40|          0|
    |sext_ln268_2_cast_reg_1927   |  40|   0|   40|          0|
    |sext_ln268_30_reg_2500       |  40|   0|   40|          0|
    |sext_ln268_31_reg_2506       |  40|   0|   40|          0|
    |sext_ln268_32_reg_2544       |  40|   0|   40|          0|
    |sext_ln268_33_reg_2550       |  40|   0|   40|          0|
    |sext_ln268_3_reg_2058        |  40|   0|   40|          0|
    |sext_ln268_4_reg_2084        |  40|   0|   40|          0|
    |sext_ln268_5_reg_2131        |  40|   0|   40|          0|
    |sext_ln268_6_reg_2137        |  40|   0|   40|          0|
    |sext_ln268_7_reg_2190        |  40|   0|   40|          0|
    |sext_ln268_8_reg_2196        |  40|   0|   40|          0|
    |sext_ln268_9_reg_2286        |  40|   0|   40|          0|
    |sext_ln268_cast_reg_1963     |  40|   0|   40|          0|
    |zext_ln263_reg_2224          |   1|   0|   64|         63|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2703|   0| 2766|         63|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|sext_ln268             |   in|   24|     ap_none|                           sext_ln268|        scalar|
|sext_ln268_2           |   in|   24|     ap_none|                         sext_ln268_2|        scalar|
|result_I_0_address0    |  out|    1|   ap_memory|                           result_I_0|         array|
|result_I_0_ce0         |  out|    1|   ap_memory|                           result_I_0|         array|
|result_I_0_we0         |  out|    1|   ap_memory|                           result_I_0|         array|
|result_I_0_d0          |  out|   24|   ap_memory|                           result_I_0|         array|
|result_I_1_address0    |  out|    1|   ap_memory|                           result_I_1|         array|
|result_I_1_ce0         |  out|    1|   ap_memory|                           result_I_1|         array|
|result_I_1_we0         |  out|    1|   ap_memory|                           result_I_1|         array|
|result_I_1_d0          |  out|   24|   ap_memory|                           result_I_1|         array|
|result_I_2_address0    |  out|    1|   ap_memory|                           result_I_2|         array|
|result_I_2_ce0         |  out|    1|   ap_memory|                           result_I_2|         array|
|result_I_2_we0         |  out|    1|   ap_memory|                           result_I_2|         array|
|result_I_2_d0          |  out|   24|   ap_memory|                           result_I_2|         array|
|result_I_3_address0    |  out|    1|   ap_memory|                           result_I_3|         array|
|result_I_3_ce0         |  out|    1|   ap_memory|                           result_I_3|         array|
|result_I_3_we0         |  out|    1|   ap_memory|                           result_I_3|         array|
|result_I_3_d0          |  out|   24|   ap_memory|                           result_I_3|         array|
|result_I_4_address0    |  out|    1|   ap_memory|                           result_I_4|         array|
|result_I_4_ce0         |  out|    1|   ap_memory|                           result_I_4|         array|
|result_I_4_we0         |  out|    1|   ap_memory|                           result_I_4|         array|
|result_I_4_d0          |  out|   24|   ap_memory|                           result_I_4|         array|
|result_I_5_address0    |  out|    1|   ap_memory|                           result_I_5|         array|
|result_I_5_ce0         |  out|    1|   ap_memory|                           result_I_5|         array|
|result_I_5_we0         |  out|    1|   ap_memory|                           result_I_5|         array|
|result_I_5_d0          |  out|   24|   ap_memory|                           result_I_5|         array|
|result_I_6_address0    |  out|    1|   ap_memory|                           result_I_6|         array|
|result_I_6_ce0         |  out|    1|   ap_memory|                           result_I_6|         array|
|result_I_6_we0         |  out|    1|   ap_memory|                           result_I_6|         array|
|result_I_6_d0          |  out|   24|   ap_memory|                           result_I_6|         array|
|result_I_7_address0    |  out|    1|   ap_memory|                           result_I_7|         array|
|result_I_7_ce0         |  out|    1|   ap_memory|                           result_I_7|         array|
|result_I_7_we0         |  out|    1|   ap_memory|                           result_I_7|         array|
|result_I_7_d0          |  out|   24|   ap_memory|                           result_I_7|         array|
|result_I_8_address0    |  out|    1|   ap_memory|                           result_I_8|         array|
|result_I_8_ce0         |  out|    1|   ap_memory|                           result_I_8|         array|
|result_I_8_we0         |  out|    1|   ap_memory|                           result_I_8|         array|
|result_I_8_d0          |  out|   24|   ap_memory|                           result_I_8|         array|
|result_I_9_address0    |  out|    1|   ap_memory|                           result_I_9|         array|
|result_I_9_ce0         |  out|    1|   ap_memory|                           result_I_9|         array|
|result_I_9_we0         |  out|    1|   ap_memory|                           result_I_9|         array|
|result_I_9_d0          |  out|   24|   ap_memory|                           result_I_9|         array|
|result_I_10_address0   |  out|    1|   ap_memory|                          result_I_10|         array|
|result_I_10_ce0        |  out|    1|   ap_memory|                          result_I_10|         array|
|result_I_10_we0        |  out|    1|   ap_memory|                          result_I_10|         array|
|result_I_10_d0         |  out|   24|   ap_memory|                          result_I_10|         array|
|result_I_11_address0   |  out|    1|   ap_memory|                          result_I_11|         array|
|result_I_11_ce0        |  out|    1|   ap_memory|                          result_I_11|         array|
|result_I_11_we0        |  out|    1|   ap_memory|                          result_I_11|         array|
|result_I_11_d0         |  out|   24|   ap_memory|                          result_I_11|         array|
|result_I_12_address0   |  out|    1|   ap_memory|                          result_I_12|         array|
|result_I_12_ce0        |  out|    1|   ap_memory|                          result_I_12|         array|
|result_I_12_we0        |  out|    1|   ap_memory|                          result_I_12|         array|
|result_I_12_d0         |  out|   24|   ap_memory|                          result_I_12|         array|
|result_I_13_address0   |  out|    1|   ap_memory|                          result_I_13|         array|
|result_I_13_ce0        |  out|    1|   ap_memory|                          result_I_13|         array|
|result_I_13_we0        |  out|    1|   ap_memory|                          result_I_13|         array|
|result_I_13_d0         |  out|   24|   ap_memory|                          result_I_13|         array|
|result_I_14_address0   |  out|    1|   ap_memory|                          result_I_14|         array|
|result_I_14_ce0        |  out|    1|   ap_memory|                          result_I_14|         array|
|result_I_14_we0        |  out|    1|   ap_memory|                          result_I_14|         array|
|result_I_14_d0         |  out|   24|   ap_memory|                          result_I_14|         array|
|result_I_15_address0   |  out|    1|   ap_memory|                          result_I_15|         array|
|result_I_15_ce0        |  out|    1|   ap_memory|                          result_I_15|         array|
|result_I_15_we0        |  out|    1|   ap_memory|                          result_I_15|         array|
|result_I_15_d0         |  out|   24|   ap_memory|                          result_I_15|         array|
|result_Q_0_address0    |  out|    1|   ap_memory|                           result_Q_0|         array|
|result_Q_0_ce0         |  out|    1|   ap_memory|                           result_Q_0|         array|
|result_Q_0_we0         |  out|    1|   ap_memory|                           result_Q_0|         array|
|result_Q_0_d0          |  out|   24|   ap_memory|                           result_Q_0|         array|
|result_Q_1_address0    |  out|    1|   ap_memory|                           result_Q_1|         array|
|result_Q_1_ce0         |  out|    1|   ap_memory|                           result_Q_1|         array|
|result_Q_1_we0         |  out|    1|   ap_memory|                           result_Q_1|         array|
|result_Q_1_d0          |  out|   24|   ap_memory|                           result_Q_1|         array|
|result_Q_2_address0    |  out|    1|   ap_memory|                           result_Q_2|         array|
|result_Q_2_ce0         |  out|    1|   ap_memory|                           result_Q_2|         array|
|result_Q_2_we0         |  out|    1|   ap_memory|                           result_Q_2|         array|
|result_Q_2_d0          |  out|   24|   ap_memory|                           result_Q_2|         array|
|result_Q_3_address0    |  out|    1|   ap_memory|                           result_Q_3|         array|
|result_Q_3_ce0         |  out|    1|   ap_memory|                           result_Q_3|         array|
|result_Q_3_we0         |  out|    1|   ap_memory|                           result_Q_3|         array|
|result_Q_3_d0          |  out|   24|   ap_memory|                           result_Q_3|         array|
|result_Q_4_address0    |  out|    1|   ap_memory|                           result_Q_4|         array|
|result_Q_4_ce0         |  out|    1|   ap_memory|                           result_Q_4|         array|
|result_Q_4_we0         |  out|    1|   ap_memory|                           result_Q_4|         array|
|result_Q_4_d0          |  out|   24|   ap_memory|                           result_Q_4|         array|
|result_Q_5_address0    |  out|    1|   ap_memory|                           result_Q_5|         array|
|result_Q_5_ce0         |  out|    1|   ap_memory|                           result_Q_5|         array|
|result_Q_5_we0         |  out|    1|   ap_memory|                           result_Q_5|         array|
|result_Q_5_d0          |  out|   24|   ap_memory|                           result_Q_5|         array|
|result_Q_6_address0    |  out|    1|   ap_memory|                           result_Q_6|         array|
|result_Q_6_ce0         |  out|    1|   ap_memory|                           result_Q_6|         array|
|result_Q_6_we0         |  out|    1|   ap_memory|                           result_Q_6|         array|
|result_Q_6_d0          |  out|   24|   ap_memory|                           result_Q_6|         array|
|result_Q_7_address0    |  out|    1|   ap_memory|                           result_Q_7|         array|
|result_Q_7_ce0         |  out|    1|   ap_memory|                           result_Q_7|         array|
|result_Q_7_we0         |  out|    1|   ap_memory|                           result_Q_7|         array|
|result_Q_7_d0          |  out|   24|   ap_memory|                           result_Q_7|         array|
|result_Q_8_address0    |  out|    1|   ap_memory|                           result_Q_8|         array|
|result_Q_8_ce0         |  out|    1|   ap_memory|                           result_Q_8|         array|
|result_Q_8_we0         |  out|    1|   ap_memory|                           result_Q_8|         array|
|result_Q_8_d0          |  out|   24|   ap_memory|                           result_Q_8|         array|
|result_Q_9_address0    |  out|    1|   ap_memory|                           result_Q_9|         array|
|result_Q_9_ce0         |  out|    1|   ap_memory|                           result_Q_9|         array|
|result_Q_9_we0         |  out|    1|   ap_memory|                           result_Q_9|         array|
|result_Q_9_d0          |  out|   24|   ap_memory|                           result_Q_9|         array|
|result_Q_10_address0   |  out|    1|   ap_memory|                          result_Q_10|         array|
|result_Q_10_ce0        |  out|    1|   ap_memory|                          result_Q_10|         array|
|result_Q_10_we0        |  out|    1|   ap_memory|                          result_Q_10|         array|
|result_Q_10_d0         |  out|   24|   ap_memory|                          result_Q_10|         array|
|result_Q_11_address0   |  out|    1|   ap_memory|                          result_Q_11|         array|
|result_Q_11_ce0        |  out|    1|   ap_memory|                          result_Q_11|         array|
|result_Q_11_we0        |  out|    1|   ap_memory|                          result_Q_11|         array|
|result_Q_11_d0         |  out|   24|   ap_memory|                          result_Q_11|         array|
|result_Q_12_address0   |  out|    1|   ap_memory|                          result_Q_12|         array|
|result_Q_12_ce0        |  out|    1|   ap_memory|                          result_Q_12|         array|
|result_Q_12_we0        |  out|    1|   ap_memory|                          result_Q_12|         array|
|result_Q_12_d0         |  out|   24|   ap_memory|                          result_Q_12|         array|
|result_Q_13_address0   |  out|    1|   ap_memory|                          result_Q_13|         array|
|result_Q_13_ce0        |  out|    1|   ap_memory|                          result_Q_13|         array|
|result_Q_13_we0        |  out|    1|   ap_memory|                          result_Q_13|         array|
|result_Q_13_d0         |  out|   24|   ap_memory|                          result_Q_13|         array|
|result_Q_14_address0   |  out|    1|   ap_memory|                          result_Q_14|         array|
|result_Q_14_ce0        |  out|    1|   ap_memory|                          result_Q_14|         array|
|result_Q_14_we0        |  out|    1|   ap_memory|                          result_Q_14|         array|
|result_Q_14_d0         |  out|   24|   ap_memory|                          result_Q_14|         array|
|result_Q_15_address0   |  out|    1|   ap_memory|                          result_Q_15|         array|
|result_Q_15_ce0        |  out|    1|   ap_memory|                          result_Q_15|         array|
|result_Q_15_we0        |  out|    1|   ap_memory|                          result_Q_15|         array|
|result_Q_15_d0         |  out|   24|   ap_memory|                          result_Q_15|         array|
|matched_I_12_address0  |  out|    8|   ap_memory|                         matched_I_12|         array|
|matched_I_12_ce0       |  out|    1|   ap_memory|                         matched_I_12|         array|
|matched_I_12_q0        |   in|   18|   ap_memory|                         matched_I_12|         array|
|matched_I_12_address1  |  out|    8|   ap_memory|                         matched_I_12|         array|
|matched_I_12_ce1       |  out|    1|   ap_memory|                         matched_I_12|         array|
|matched_I_12_q1        |   in|   18|   ap_memory|                         matched_I_12|         array|
|matched_Q_12_address0  |  out|    8|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_ce0       |  out|    1|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_q0        |   in|   18|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_address1  |  out|    8|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_ce1       |  out|    1|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_q1        |   in|   18|   ap_memory|                         matched_Q_12|         array|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

