{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 03:06:02 2005 " "Info: Processing started: Mon Apr 18 03:06:02 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off ALU -c ALU " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off ALU -c ALU" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EPM1270T144C5ES " "Info: Selected device EPM1270T144C5ES for design \"ALU\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Info: Moving registers into LUTs to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "" "Info: Finished moving registers into LUTs" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.212 ns pin pin " "Info: Estimated most critical path is pin to pin delay of 12.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns A\[0\] 1 PIN PIN_16 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 11; PIN Node = 'A\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/" "" "" { A[0] } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/alu.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.708 ns) 3.526 ns add~51COUT 2 COMB LAB_X1_Y7 2 " "Info: 2: + IC(1.686 ns) + CELL(0.708 ns) = 3.526 ns; Loc. = LAB_X1_Y7; Fanout = 2; COMB Node = 'add~51COUT'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/" "" "2.394 ns" { A[0] add~51COUT } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 4.358 ns add~52 3 COMB LAB_X1_Y7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.832 ns) = 4.358 ns; Loc. = LAB_X1_Y7; Fanout = 1; COMB Node = 'add~52'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/" "" "0.832 ns" { add~51COUT add~52 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.204 ns) 5.568 ns F~1403 4 COMB LAB_X1_Y7 1 " "Info: 4: + IC(1.006 ns) + CELL(0.204 ns) = 5.568 ns; Loc. = LAB_X1_Y7; Fanout = 1; COMB Node = 'F~1403'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/" "" "1.210 ns" { add~52 F~1403 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.521 ns) 6.778 ns F~1404 5 COMB LAB_X1_Y7 1 " "Info: 5: + IC(0.689 ns) + CELL(0.521 ns) = 6.778 ns; Loc. = LAB_X1_Y7; Fanout = 1; COMB Node = 'F~1404'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/" "" "1.210 ns" { F~1403 F~1404 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.755 ns) 7.988 ns F~1407 6 COMB LAB_X1_Y7 1 " "Info: 6: + IC(0.455 ns) + CELL(0.755 ns) = 7.988 ns; Loc. = LAB_X1_Y7; Fanout = 1; COMB Node = 'F~1407'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/" "" "1.210 ns" { F~1404 F~1407 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(2.322 ns) 12.212 ns F\[1\] 7 PIN PIN_2 0 " "Info: 7: + IC(1.902 ns) + CELL(2.322 ns) = 12.212 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'F\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/" "" "4.224 ns" { F~1407 F[1] } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.474 ns 53.01 % " "Info: Total cell delay = 6.474 ns ( 53.01 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.738 ns 46.99 % " "Info: Total interconnect delay = 5.738 ns ( 46.99 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/db/ALU.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/" "" "12.212 ns" { A[0] add~51COUT add~52 F~1403 F~1404 F~1407 F[1] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Estimated interconnect usage is 1% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and/or routability requirements required full optimization" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 03:06:03 2005 " "Info: Processing ended: Mon Apr 18 03:06:03 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
