Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Z150_Uk.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Z150_Uk.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Z150_Uk"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Z150_Uk
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\SEEMAAFOOR\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "E:\SEEMAAFOOR\freqDivGen.vhd" into library work
Parsing entity <freqDivGen>.
INFO:HDLCompiler:1676 - "E:\SEEMAAFOOR\freqDivGen.vhd" Line 12. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <freqdivgen>.
Parsing VHDL file "E:\SEEMAAFOOR\demux.vhd" into library work
Parsing entity <demux>.
Parsing architecture <Behavioral> of entity <demux>.
Parsing VHDL file "E:\SEEMAAFOOR\counter_Sel.vhd" into library work
Parsing entity <counter_Sel>.
INFO:HDLCompiler:1676 - "E:\SEEMAAFOOR\counter_Sel.vhd" Line 10. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <counter_sel>.
Parsing VHDL file "E:\SEEMAAFOOR\Segmentni_7.vhd" into library work
Parsing entity <Segmentni_7>.
Parsing architecture <Behavioral> of entity <segmentni_7>.
Parsing VHDL file "E:\SEEMAAFOOR\Boje_semafora.vhd" into library work
Parsing entity <Boje_semafora>.
Parsing architecture <Behavioral> of entity <boje_semafora>.
Parsing VHDL file "E:\SEEMAAFOOR\Zad150_Uk.vhd" into library work
Parsing entity <Z150_Uk>.
Parsing architecture <Behavioral> of entity <z150_uk>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Z150_Uk> (architecture <Behavioral>) from library <work>.

Elaborating entity <Boje_semafora> (architecture <Behavioral>) from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Segmentni_7> (architecture <Behavioral>) from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter_Sel> (architecture <Behavioral>) from library <work>.

Elaborating entity <demux> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\SEEMAAFOOR\demux.vhd" Line 21: xul should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\SEEMAAFOOR\demux.vhd" Line 23: xul should be on the sensitivity list of the process

Elaborating entity <mux> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\SEEMAAFOOR\mux.vhd" Line 129: segmenti_2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\SEEMAAFOOR\mux.vhd" Line 131: segmenti_1 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Z150_Uk>.
    Related source file is "E:\SEEMAAFOOR\Zad150_Uk.vhd".
    Summary:
	no macro.
Unit <Z150_Uk> synthesized.

Synthesizing Unit <Boje_semafora>.
    Related source file is "E:\SEEMAAFOOR\Boje_semafora.vhd".
    Found 5-bit register for signal <count>.
    Found 2-bit register for signal <sad>.
    Found finite state machine <FSM_0> for signal <sad>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_o (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | red                                            |
    | Power Up State     | green                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <count[4]_GND_6_o_add_0_OUT> created at line 37.
    Found 5-bit comparator greater for signal <n0001> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Boje_semafora> synthesized.

Synthesizing Unit <freqDivGen_1>.
    Related source file is "E:\SEEMAAFOOR\freqDivGen.vhd".
        nfCLK = 100000000
    Found 1-bit register for signal <clk_o>.
    Found 26-bit register for signal <temp>.
    Found 26-bit adder for signal <temp[25]_GND_7_o_add_0_OUT> created at line 22.
    Found 26-bit comparator greater for signal <n0001> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <freqDivGen_1> synthesized.

Synthesizing Unit <Segmentni_7>.
    Related source file is "E:\SEEMAAFOOR\Segmentni_7.vhd".
    Found 5-bit register for signal <count>.
    Found 1-bit register for signal <sad>.
    Found 5-bit adder for signal <count[4]_GND_9_o_add_0_OUT> created at line 44.
    Found 5-bit comparator greater for signal <n0001> created at line 45
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Segmentni_7> synthesized.

Synthesizing Unit <freqDivGen_2>.
    Related source file is "E:\SEEMAAFOOR\freqDivGen.vhd".
        nfCLK = 1000000
    Found 1-bit register for signal <clk_o>.
    Found 19-bit register for signal <temp>.
    Found 19-bit adder for signal <temp[18]_GND_10_o_add_0_OUT> created at line 22.
    Found 19-bit comparator greater for signal <n0001> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <freqDivGen_2> synthesized.

Synthesizing Unit <counter_Sel>.
    Related source file is "E:\SEEMAAFOOR\counter_Sel.vhd".
    Found 1-bit register for signal <Sel>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <counter_Sel> synthesized.

Synthesizing Unit <demux>.
    Related source file is "E:\SEEMAAFOOR\demux.vhd".
    Summary:
	no macro.
Unit <demux> synthesized.

Synthesizing Unit <mux>.
    Related source file is "E:\SEEMAAFOOR\mux.vhd".
    Found 32x14-bit Read Only RAM for signal <_n0040>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x14-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 5
 19-bit adder                                          : 1
 26-bit adder                                          : 2
 5-bit adder                                           : 2
# Registers                                            : 10
 1-bit register                                        : 5
 19-bit register                                       : 1
 26-bit register                                       : 2
 5-bit register                                        : 2
# Comparators                                          : 5
 19-bit comparator greater                             : 1
 26-bit comparator greater                             : 2
 5-bit comparator greater                              : 2
# Multiplexers                                         : 3
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <freqDivGen_1>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <freqDivGen_1> synthesized (advanced).

Synthesizing (advanced) Unit <freqDivGen_2>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <freqDivGen_2> synthesized (advanced).

Synthesizing (advanced) Unit <mux>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0040> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Xul>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mux> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x14-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 5
 19-bit adder                                          : 1
 26-bit adder                                          : 2
 5-bit adder                                           : 2
# Counters                                             : 3
 19-bit up counter                                     : 1
 26-bit up counter                                     : 2
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 5
 19-bit comparator greater                             : 1
 26-bit comparator greater                             : 2
 5-bit comparator greater                              : 2
# Multiplexers                                         : 3
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <boje_semafora_inic/FSM_0> on signal <sad[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 green   | 00
 red     | 01
 yellow1 | 10
 yellow2 | 11
---------------------

Optimizing unit <Z150_Uk> ...

Optimizing unit <Boje_semafora> ...

Optimizing unit <Segmentni_7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Z150_Uk, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Z150_Uk.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 521
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 136
#      LUT2                        : 73
#      LUT3                        : 3
#      LUT4                        : 1
#      LUT5                        : 9
#      LUT6                        : 28
#      MUXCY                       : 136
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 123
# FlipFlops/Latches                : 88
#      FD                          : 71
#      FDC                         : 11
#      FDCE                        : 1
#      FDE                         : 3
#      FDP                         : 1
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              88  out of  126800     0%  
 Number of Slice LUTs:                  258  out of  63400     0%  
    Number used as Logic:               258  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    259
   Number with an unused Flip Flop:     171  out of    259    66%  
   Number with an unused LUT:             1  out of    259     0%  
   Number of fully used LUT-FF pairs:    87  out of    259    33%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
boje_semafora_inic/f0/clk_o        | NONE(boje_semafora_inic/sad_FSM_FFd1)| 7     |
clk                                | BUFGP                                | 74    |
segmentni_7_inic/f1/clk_o          | NONE(segmentni_7_inic/counting/Sel)  | 1     |
segmentni_7_inic/f0/clk_o          | NONE(segmentni_7_inic/sad)           | 6     |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.716ns (Maximum Frequency: 269.074MHz)
   Minimum input arrival time before clock: 0.685ns
   Maximum output required time after clock: 1.487ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'boje_semafora_inic/f0/clk_o'
  Clock period: 1.570ns (frequency: 637.105MHz)
  Total number of paths / destination ports: 43 / 7
-------------------------------------------------------------------------
Delay:               1.570ns (Levels of Logic = 2)
  Source:            boje_semafora_inic/count_3 (FF)
  Destination:       boje_semafora_inic/sad_FSM_FFd2 (FF)
  Source Clock:      boje_semafora_inic/f0/clk_o rising
  Destination Clock: boje_semafora_inic/f0/clk_o rising

  Data Path: boje_semafora_inic/count_3 to boje_semafora_inic/sad_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.361   0.711  boje_semafora_inic/count_3 (boje_semafora_inic/count_3)
     LUT5:I0->O            1   0.097   0.295  boje_semafora_inic/sad_FSM_FFd2-In_SW3 (N34)
     LUT3:I2->O            1   0.097   0.000  boje_semafora_inic/sad_FSM_FFd2-In (boje_semafora_inic/sad_FSM_FFd2-In)
     FDP:D                     0.008          boje_semafora_inic/sad_FSM_FFd2
    ----------------------------------------
    Total                      1.570ns (0.563ns logic, 1.007ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.716ns (frequency: 269.074MHz)
  Total number of paths / destination ports: 24645 / 77
-------------------------------------------------------------------------
Delay:               3.716ns (Levels of Logic = 19)
  Source:            boje_semafora_inic/f0/temp_0 (FF)
  Destination:       boje_semafora_inic/f0/temp_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: boje_semafora_inic/f0/temp_0 to boje_semafora_inic/f0/temp_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  boje_semafora_inic/f0/temp_0 (boje_semafora_inic/f0/temp_0)
     INV:I->O              1   0.113   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_lut<0>_INV_0 (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<0> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<1> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<2> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<3> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<4> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<5> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<6> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<7> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<8> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<9> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<10> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<11> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<12> (boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_cy<12>)
     XORCY:CI->O           2   0.370   0.688  boje_semafora_inic/f0/Madd_temp[25]_GND_7_o_add_0_OUT_xor<13> (boje_semafora_inic/f0/temp[25]_GND_7_o_add_0_OUT<13>)
     LUT6:I1->O            1   0.097   0.000  boje_semafora_inic/f0/n0001_inv3_SW1_F (N30)
     MUXF7:I0->O           1   0.277   0.295  boje_semafora_inic/f0/n0001_inv3_SW1 (N7)
     LUT6:I5->O           26   0.097   0.401  boje_semafora_inic/f0/n0001_inv4 (boje_semafora_inic/f0/n0001_inv)
     LUT2:I1->O            1   0.097   0.000  boje_semafora_inic/f0/temp_25_rstpot (boje_semafora_inic/f0/temp_25_rstpot)
     FD:D                      0.008          boje_semafora_inic/f0/temp_25
    ----------------------------------------
    Total                      3.716ns (2.049ns logic, 1.667ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'segmentni_7_inic/f1/clk_o'
  Clock period: 1.031ns (frequency: 970.309MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.031ns (Levels of Logic = 0)
  Source:            segmentni_7_inic/counting/Sel (FF)
  Destination:       segmentni_7_inic/counting/Sel (FF)
  Source Clock:      segmentni_7_inic/f1/clk_o rising
  Destination Clock: segmentni_7_inic/f1/clk_o rising

  Data Path: segmentni_7_inic/counting/Sel to segmentni_7_inic/counting/Sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.361   0.321  segmentni_7_inic/counting/Sel (segmentni_7_inic/counting/Sel)
     FDR:R                     0.349          segmentni_7_inic/counting/Sel
    ----------------------------------------
    Total                      1.031ns (0.710ns logic, 0.321ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'segmentni_7_inic/f0/clk_o'
  Clock period: 1.572ns (frequency: 636.294MHz)
  Total number of paths / destination ports: 35 / 7
-------------------------------------------------------------------------
Delay:               1.572ns (Levels of Logic = 1)
  Source:            segmentni_7_inic/count_2 (FF)
  Destination:       segmentni_7_inic/sad (FF)
  Source Clock:      segmentni_7_inic/f0/clk_o rising
  Destination Clock: segmentni_7_inic/f0/clk_o rising

  Data Path: segmentni_7_inic/count_2 to segmentni_7_inic/sad
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.361   0.739  segmentni_7_inic/count_2 (segmentni_7_inic/count_2)
     LUT5:I0->O            1   0.097   0.279  segmentni_7_inic/n0001_inv1 (segmentni_7_inic/n0001_inv)
     FDCE:CE                   0.095          segmentni_7_inic/sad
    ----------------------------------------
    Total                      1.572ns (0.553ns logic, 1.019ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'boje_semafora_inic/f0/clk_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.685ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       boje_semafora_inic/sad_FSM_FFd1 (FF)
  Destination Clock: boje_semafora_inic/f0/clk_o rising

  Data Path: rst to boje_semafora_inic/sad_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.335  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          boje_semafora_inic/count_0
    ----------------------------------------
    Total                      0.685ns (0.350ns logic, 0.335ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'segmentni_7_inic/f0/clk_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.685ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       segmentni_7_inic/sad (FF)
  Destination Clock: segmentni_7_inic/f0/clk_o rising

  Data Path: rst to segmentni_7_inic/sad
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.335  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          segmentni_7_inic/count_0
    ----------------------------------------
    Total                      0.685ns (0.350ns logic, 0.335ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'boje_semafora_inic/f0/clk_o'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 2)
  Source:            boje_semafora_inic/sad_FSM_FFd1 (FF)
  Destination:       boje<2> (PAD)
  Source Clock:      boje_semafora_inic/f0/clk_o rising

  Data Path: boje_semafora_inic/sad_FSM_FFd1 to boje<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.361   0.416  boje_semafora_inic/sad_FSM_FFd1 (boje_semafora_inic/sad_FSM_FFd1)
     LUT2:I0->O            1   0.097   0.279  boje_semafora_inic/sad__n0027<2>1 (boje_2_OBUF)
     OBUF:I->O                 0.000          boje_2_OBUF (boje<2>)
    ----------------------------------------
    Total                      1.154ns (0.458ns logic, 0.696ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'segmentni_7_inic/f0/clk_o'
  Total number of paths / destination ports: 35 / 7
-------------------------------------------------------------------------
Offset:              1.487ns (Levels of Logic = 2)
  Source:            segmentni_7_inic/count_4 (FF)
  Destination:       segmenti<6> (PAD)
  Source Clock:      segmentni_7_inic/f0/clk_o rising

  Data Path: segmentni_7_inic/count_4 to segmenti<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.361   0.749  segmentni_7_inic/count_4 (segmentni_7_inic/count_4)
     LUT6:I0->O            1   0.097   0.279  segmentni_7_inic/muxator/Mmux_segmenti41 (segmenti_3_OBUF)
     OBUF:I->O                 0.000          segmenti_3_OBUF (segmenti<3>)
    ----------------------------------------
    Total                      1.487ns (0.458ns logic, 1.029ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'segmentni_7_inic/f1/clk_o'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.472ns (Levels of Logic = 2)
  Source:            segmentni_7_inic/counting/Sel (FF)
  Destination:       segmenti<4> (PAD)
  Source Clock:      segmentni_7_inic/f1/clk_o rising

  Data Path: segmentni_7_inic/counting/Sel to segmenti<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.361   0.735  segmentni_7_inic/counting/Sel (segmentni_7_inic/counting/Sel)
     LUT6:I0->O            1   0.097   0.279  segmentni_7_inic/muxator/Mmux_segmenti21 (segmenti_1_OBUF)
     OBUF:I->O                 0.000          segmenti_1_OBUF (segmenti<1>)
    ----------------------------------------
    Total                      1.472ns (0.458ns logic, 1.014ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock boje_semafora_inic/f0/clk_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
boje_semafora_inic/f0/clk_o|    1.570|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.716|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock segmentni_7_inic/f0/clk_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
segmentni_7_inic/f0/clk_o|    1.572|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock segmentni_7_inic/f1/clk_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
segmentni_7_inic/f1/clk_o|    1.031|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.62 secs
 
--> 

Total memory usage is 4626044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

