<profile>

<section name = "Vitis HLS Report for 'top_kernel'" level="0">
<item name = "Date">Tue Jan 20 23:24:04 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">117, 117, 1.170 us, 1.170 us, 100, 100, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_11_1">115, 115, 17, 1, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 46, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 3, 2199, 2384, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 99, -</column>
<column name="Register">-, -, 523, 96, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="a_m_axi_U">a_m_axi, 2, 0, 671, 637, 0</column>
<column name="b_m_axi_U">b_m_axi, 2, 0, 671, 637, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="mul_32s_32s_32_1_1_U1">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="sum_m_axi_U">sum_m_axi, 0, 0, 611, 666, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_184_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_state11_io_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage0_iter16_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_681">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_796">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln11_fu_190_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="ap_block_pp0_stage0_01001_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter9_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_blk_n_AR">9, 2, 1, 2</column>
<column name="a_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 7, 14</column>
<column name="b_blk_n_AR">9, 2, 1, 2</column>
<column name="b_blk_n_R">9, 2, 1, 2</column>
<column name="i1_fu_94">9, 2, 7, 14</column>
<column name="sum_blk_n_AW">9, 2, 1, 2</column>
<column name="sum_blk_n_B">9, 2, 1, 2</column>
<column name="sum_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_addr_read_reg_299">32, 0, 32, 0</column>
<column name="a_r_read_reg_278">64, 0, 64, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="b_addr_read_reg_304">32, 0, 32, 0</column>
<column name="b_r_read_reg_273">64, 0, 64, 0</column>
<column name="first_iter_0_reg_160">1, 0, 1, 0</column>
<column name="i1_fu_94">7, 0, 7, 0</column>
<column name="icmp_ln11_reg_283">1, 0, 1, 0</column>
<column name="mul_ln12_reg_315">32, 0, 32, 0</column>
<column name="sum_r_read_reg_268">64, 0, 64, 0</column>
<column name="first_iter_0_reg_160">64, 32, 1, 0</column>
<column name="icmp_ln11_reg_283">64, 32, 1, 0</column>
<column name="sum_r_read_reg_268">64, 32, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="m_axi_a_AWVALID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_AWREADY">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_AWADDR">out, 64, m_axi, a, pointer</column>
<column name="m_axi_a_AWID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_AWLEN">out, 8, m_axi, a, pointer</column>
<column name="m_axi_a_AWSIZE">out, 3, m_axi, a, pointer</column>
<column name="m_axi_a_AWBURST">out, 2, m_axi, a, pointer</column>
<column name="m_axi_a_AWLOCK">out, 2, m_axi, a, pointer</column>
<column name="m_axi_a_AWCACHE">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_AWPROT">out, 3, m_axi, a, pointer</column>
<column name="m_axi_a_AWQOS">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_AWREGION">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_AWUSER">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WVALID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WREADY">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WDATA">out, 32, m_axi, a, pointer</column>
<column name="m_axi_a_WSTRB">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_WLAST">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WUSER">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_ARVALID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_ARREADY">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_ARADDR">out, 64, m_axi, a, pointer</column>
<column name="m_axi_a_ARID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_ARLEN">out, 8, m_axi, a, pointer</column>
<column name="m_axi_a_ARSIZE">out, 3, m_axi, a, pointer</column>
<column name="m_axi_a_ARBURST">out, 2, m_axi, a, pointer</column>
<column name="m_axi_a_ARLOCK">out, 2, m_axi, a, pointer</column>
<column name="m_axi_a_ARCACHE">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_ARPROT">out, 3, m_axi, a, pointer</column>
<column name="m_axi_a_ARQOS">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_ARREGION">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_ARUSER">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RVALID">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RREADY">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RDATA">in, 32, m_axi, a, pointer</column>
<column name="m_axi_a_RLAST">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RID">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RUSER">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RRESP">in, 2, m_axi, a, pointer</column>
<column name="m_axi_a_BVALID">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_BREADY">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_BRESP">in, 2, m_axi, a, pointer</column>
<column name="m_axi_a_BID">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_BUSER">in, 1, m_axi, a, pointer</column>
<column name="m_axi_b_AWVALID">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_AWREADY">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_AWADDR">out, 64, m_axi, b, pointer</column>
<column name="m_axi_b_AWID">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_AWLEN">out, 8, m_axi, b, pointer</column>
<column name="m_axi_b_AWSIZE">out, 3, m_axi, b, pointer</column>
<column name="m_axi_b_AWBURST">out, 2, m_axi, b, pointer</column>
<column name="m_axi_b_AWLOCK">out, 2, m_axi, b, pointer</column>
<column name="m_axi_b_AWCACHE">out, 4, m_axi, b, pointer</column>
<column name="m_axi_b_AWPROT">out, 3, m_axi, b, pointer</column>
<column name="m_axi_b_AWQOS">out, 4, m_axi, b, pointer</column>
<column name="m_axi_b_AWREGION">out, 4, m_axi, b, pointer</column>
<column name="m_axi_b_AWUSER">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_WVALID">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_WREADY">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_WDATA">out, 32, m_axi, b, pointer</column>
<column name="m_axi_b_WSTRB">out, 4, m_axi, b, pointer</column>
<column name="m_axi_b_WLAST">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_WID">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_WUSER">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_ARVALID">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_ARREADY">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_ARADDR">out, 64, m_axi, b, pointer</column>
<column name="m_axi_b_ARID">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_ARLEN">out, 8, m_axi, b, pointer</column>
<column name="m_axi_b_ARSIZE">out, 3, m_axi, b, pointer</column>
<column name="m_axi_b_ARBURST">out, 2, m_axi, b, pointer</column>
<column name="m_axi_b_ARLOCK">out, 2, m_axi, b, pointer</column>
<column name="m_axi_b_ARCACHE">out, 4, m_axi, b, pointer</column>
<column name="m_axi_b_ARPROT">out, 3, m_axi, b, pointer</column>
<column name="m_axi_b_ARQOS">out, 4, m_axi, b, pointer</column>
<column name="m_axi_b_ARREGION">out, 4, m_axi, b, pointer</column>
<column name="m_axi_b_ARUSER">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_RVALID">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_RREADY">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_RDATA">in, 32, m_axi, b, pointer</column>
<column name="m_axi_b_RLAST">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_RID">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_RUSER">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_RRESP">in, 2, m_axi, b, pointer</column>
<column name="m_axi_b_BVALID">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_BREADY">out, 1, m_axi, b, pointer</column>
<column name="m_axi_b_BRESP">in, 2, m_axi, b, pointer</column>
<column name="m_axi_b_BID">in, 1, m_axi, b, pointer</column>
<column name="m_axi_b_BUSER">in, 1, m_axi, b, pointer</column>
<column name="m_axi_sum_AWVALID">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWREADY">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWADDR">out, 64, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWID">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWLEN">out, 8, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWSIZE">out, 3, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWBURST">out, 2, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWLOCK">out, 2, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWCACHE">out, 4, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWPROT">out, 3, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWQOS">out, 4, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWREGION">out, 4, m_axi, sum, pointer</column>
<column name="m_axi_sum_AWUSER">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_WVALID">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_WREADY">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_WDATA">out, 32, m_axi, sum, pointer</column>
<column name="m_axi_sum_WSTRB">out, 4, m_axi, sum, pointer</column>
<column name="m_axi_sum_WLAST">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_WID">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_WUSER">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARVALID">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARREADY">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARADDR">out, 64, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARID">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARLEN">out, 8, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARSIZE">out, 3, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARBURST">out, 2, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARLOCK">out, 2, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARCACHE">out, 4, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARPROT">out, 3, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARQOS">out, 4, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARREGION">out, 4, m_axi, sum, pointer</column>
<column name="m_axi_sum_ARUSER">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_RVALID">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_RREADY">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_RDATA">in, 32, m_axi, sum, pointer</column>
<column name="m_axi_sum_RLAST">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_RID">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_RUSER">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_RRESP">in, 2, m_axi, sum, pointer</column>
<column name="m_axi_sum_BVALID">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_BREADY">out, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_BRESP">in, 2, m_axi, sum, pointer</column>
<column name="m_axi_sum_BID">in, 1, m_axi, sum, pointer</column>
<column name="m_axi_sum_BUSER">in, 1, m_axi, sum, pointer</column>
</table>
</item>
</section>
</profile>
