# Reading pref.tcl
# vsim -gui work.test_tb 
# Start time: 20:36:22 on Nov 16,2021
# ** Error: (vsim-3170) Could not find 'test_tb'.
#         Searched libraries:
#             C:/Users/gilya/OneDrive/Desktop/studies/4th/project/FinalProjectWS/rvc_asap/modelsim_run/work
# Error loading design
# End time: 20:36:23 on Nov 16,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -gui work.rvc_asap_tb
# vsim -gui work.rvc_asap_tb 
# Start time: 20:36:33 on Nov 16,2021
# Loading sv_std.std
# Loading work.rvc_asap_pkg
# Loading work.rvc_asap_tb
# Loading work.rvc_asap
add wave -position insertpoint sim:/rvc_asap_tb/rvc_asap/*
run
restart
run
# ** Note: $finish    : ../verif/rvc_asap_tb.sv(49)
#    Time: 10 ns  Iteration: 0  Instance: /rvc_asap_tb
# 1
# Break in NamedBeginStat test_seq at ../verif/rvc_asap_tb.sv line 49
# End time: 20:56:13 on Nov 16,2021, Elapsed time: 0:19:40
# Errors: 0, Warnings: 0
