

================================================================
== Vivado HLS Report for 'popcnt'
================================================================
* Date:           Mon Nov 18 16:03:50 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     1.382|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 2 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 0)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 3 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i1 %p_Result_s to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 4 'zext' 'zext_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 1)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 5 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %p_Result_1 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 6 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 2)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 7 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln700_31 = zext i1 %p_Result_2 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 8 'zext' 'zext_ln700_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i2 %zext_ln700, %zext_ln700_31" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 9 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln700_2 = add i2 %add_ln700, %zext_ln791" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 10 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln700_32 = zext i2 %add_ln700_2 to i3" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 11 'zext' 'zext_ln700_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 3)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 12 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln700_33 = zext i1 %p_Result_3 to i3" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 13 'zext' 'zext_ln700_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 4)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 14 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln791_23 = zext i1 %p_Result_4 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 15 'zext' 'zext_ln791_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 5)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 16 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln791_24 = zext i1 %p_Result_5 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 17 'zext' 'zext_ln791_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 6)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 18 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln700_34 = zext i1 %p_Result_6 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 19 'zext' 'zext_ln700_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_31 = add i3 %zext_ln700_32, %zext_ln700_33" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 20 'add' 'add_ln700_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_32 = add i2 %zext_ln791_24, %zext_ln700_34" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 21 'add' 'add_ln700_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln700_33 = add i2 %add_ln700_32, %zext_ln791_23" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 22 'add' 'add_ln700_33' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln700_35 = zext i2 %add_ln700_33 to i3" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 23 'zext' 'zext_ln700_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.26ns) (root node of TernaryAdder)   --->   "%add_ln700_6 = add i3 %zext_ln700_35, %add_ln700_31" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 24 'add' 'add_ln700_6' <Predicate = true> <Delay = 0.26> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln700_36 = zext i3 %add_ln700_6 to i4" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 25 'zext' 'zext_ln700_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 7)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 26 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln700_37 = zext i1 %p_Result_7 to i4" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 27 'zext' 'zext_ln700_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 8)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 28 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln791_25 = zext i1 %p_Result_8 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 29 'zext' 'zext_ln791_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 9)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 30 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln791_26 = zext i1 %p_Result_9 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 31 'zext' 'zext_ln791_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 10)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 32 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln791_27 = zext i1 %p_Result_10 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 33 'zext' 'zext_ln791_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 11)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 34 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln791_28 = zext i1 %p_Result_11 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 35 'zext' 'zext_ln791_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 12)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 36 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln791_29 = zext i1 %p_Result_12 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 37 'zext' 'zext_ln791_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 13)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 38 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln791_30 = zext i1 %p_Result_13 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 39 'zext' 'zext_ln791_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 14)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 40 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln700_38 = zext i1 %p_Result_14 to i2" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 41 'zext' 'zext_ln700_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.26ns)   --->   "%add_ln700_34 = add i4 %zext_ln700_36, %zext_ln700_37" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 42 'add' 'add_ln700_34' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.13ns)   --->   "%add_ln700_35 = add i2 %zext_ln791_25, %zext_ln791_26" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 43 'add' 'add_ln700_35' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln700_39 = zext i2 %add_ln700_35 to i4" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 44 'zext' 'zext_ln700_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_36 = add i4 %zext_ln700_39, %add_ln700_34" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 45 'add' 'add_ln700_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.13ns)   --->   "%add_ln700_37 = add i2 %zext_ln791_27, %zext_ln791_28" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 46 'add' 'add_ln700_37' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln700_40 = zext i2 %add_ln700_37 to i3" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 47 'zext' 'zext_ln700_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_38 = add i2 %zext_ln791_30, %zext_ln700_38" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 48 'add' 'add_ln700_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln700_39 = add i2 %add_ln700_38, %zext_ln791_29" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 49 'add' 'add_ln700_39' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln700_41 = zext i2 %add_ln700_39 to i3" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 50 'zext' 'zext_ln700_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.23ns)   --->   "%add_ln700_40 = add i3 %zext_ln700_41, %zext_ln700_40" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 51 'add' 'add_ln700_40' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln700_42 = zext i3 %add_ln700_40 to i4" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 52 'zext' 'zext_ln700_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.37ns) (root node of TernaryAdder)   --->   "%add_ln700_14 = add i4 %zext_ln700_42, %add_ln700_36" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 53 'add' 'add_ln700_14' <Predicate = true> <Delay = 0.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln700_43 = zext i4 %add_ln700_14 to i5" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 54 'zext' 'zext_ln700_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 15)" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 55 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln700_44 = zext i1 %p_Result_15 to i5" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 56 'zext' 'zext_ln700_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.33ns)   --->   "%add_ln700_15 = add i5 %zext_ln700_43, %zext_ln700_44" [tancoeff/tancoeff/tancalc.cpp:8]   --->   Operation 57 'add' 'add_ln700_15' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "ret i5 %add_ln700_15" [tancoeff/tancoeff/tancalc.cpp:10]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.38ns
The critical path consists of the following:
	wire read on port 'x_V' (tancoeff/tancoeff/tancalc.cpp:8) [2]  (0 ns)
	'add' operation ('add_ln700_2', tancoeff/tancoeff/tancalc.cpp:8) [10]  (0.145 ns)
	'add' operation ('add_ln700_31', tancoeff/tancoeff/tancalc.cpp:8) [20]  (0 ns)
	'add' operation ('add_ln700_6', tancoeff/tancoeff/tancalc.cpp:8) [24]  (0.262 ns)
	'add' operation ('add_ln700_34', tancoeff/tancoeff/tancalc.cpp:8) [42]  (0.261 ns)
	'add' operation ('add_ln700_36', tancoeff/tancoeff/tancalc.cpp:8) [45]  (0 ns)
	'add' operation ('add_ln700_14', tancoeff/tancoeff/tancalc.cpp:8) [53]  (0.378 ns)
	'add' operation ('add_ln700_15', tancoeff/tancoeff/tancalc.cpp:8) [57]  (0.336 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
