ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_timebase_tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/stm32h7xx_hal_timebase_tim.c"
  19              		.section	.text.HAL_InitTick,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_InitTick
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_InitTick:
  27              	.LVL0:
  28              	.LFB350:
   1:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @file    stm32h7xx_hal_timebase_tim.c
   5:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * All rights reserved.
  11:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * in the root directory of this software component.
  14:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
  16:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
  17:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
  18:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* USER CODE END Header */
  19:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  20:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32h7xx_hal_timebase_tim.c **** #include "stm32h7xx_hal.h"
  22:Core/Src/stm32h7xx_hal_timebase_tim.c **** #include "stm32h7xx_hal_tim.h"
  23:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  24:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  25:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  26:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  27:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  28:Core/Src/stm32h7xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim6;
  29:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  30:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 2


  31:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  32:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
  33:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM6 as a time base source.
  34:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  35:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  36:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  37:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  38:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  39:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval HAL status
  40:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
  41:Core/Src/stm32h7xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  42:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
  29              		.loc 1 42 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  43:Core/Src/stm32h7xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  33              		.loc 1 43 3 view .LVU1
  44:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              uwTimclock, uwAPB1Prescaler;
  34              		.loc 1 44 3 view .LVU2
  45:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue;
  35              		.loc 1 45 3 view .LVU3
  46:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  36              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  48:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /*Configure the TIM6 IRQ priority */
  49:Core/Src/stm32h7xx_hal_timebase_tim.c ****   if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  37              		.loc 1 49 3 view .LVU5
  38              		.loc 1 49 6 is_stmt 0 view .LVU6
  39 0000 0F28     		cmp	r0, #15
  40 0002 01D9     		bls	.L11
  50:Core/Src/stm32h7xx_hal_timebase_tim.c ****    {
  51:Core/Src/stm32h7xx_hal_timebase_tim.c ****      HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
  52:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  53:Core/Src/stm32h7xx_hal_timebase_tim.c ****      /* Enable the TIM6 global Interrupt */
  54:Core/Src/stm32h7xx_hal_timebase_tim.c ****      HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  55:Core/Src/stm32h7xx_hal_timebase_tim.c ****      uwTickPrio = TickPriority;
  56:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  57:Core/Src/stm32h7xx_hal_timebase_tim.c ****   else
  58:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  59:Core/Src/stm32h7xx_hal_timebase_tim.c ****     return HAL_ERROR;
  41              		.loc 1 59 12 view .LVU7
  42 0004 0120     		movs	r0, #1
  43              	.LVL1:
  60:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
  61:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  62:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Enable TIM6 clock */
  63:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_RCC_TIM6_CLK_ENABLE();
  64:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  65:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Get clock configuration */
  66:Core/Src/stm32h7xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  67:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  68:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Get APB1 prescaler */
  69:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  70:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  71:Core/Src/stm32h7xx_hal_timebase_tim.c ****   if (uwAPB1Prescaler == RCC_HCLK_DIV1)
  72:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 3


  73:Core/Src/stm32h7xx_hal_timebase_tim.c ****     uwTimclock = HAL_RCC_GetPCLK1Freq();
  74:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
  75:Core/Src/stm32h7xx_hal_timebase_tim.c ****   else
  76:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  77:Core/Src/stm32h7xx_hal_timebase_tim.c ****     uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  78:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
  79:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  80:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  81:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  82:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  83:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Initialize TIM6 */
  84:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Instance = TIM6;
  85:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  86:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  87:Core/Src/stm32h7xx_hal_timebase_tim.c ****    * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  88:Core/Src/stm32h7xx_hal_timebase_tim.c ****    * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  89:Core/Src/stm32h7xx_hal_timebase_tim.c ****    * ClockDivision = 0
  90:Core/Src/stm32h7xx_hal_timebase_tim.c ****    * Counter direction = Up
  91:Core/Src/stm32h7xx_hal_timebase_tim.c ****    */
  92:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.Period = (1000000U / 1000U) - 1U;
  93:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
  94:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
  95:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  96:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  97:Core/Src/stm32h7xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
  98:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  99:Core/Src/stm32h7xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
 100:Core/Src/stm32h7xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim6);
 101:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 102:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 103:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Return function status */
 104:Core/Src/stm32h7xx_hal_timebase_tim.c ****   return HAL_ERROR;
 105:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
  44              		.loc 1 105 1 view .LVU8
  45 0006 7047     		bx	lr
  46              	.LVL2:
  47              	.L11:
  42:Core/Src/stm32h7xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  48              		.loc 1 42 1 view .LVU9
  49 0008 10B5     		push	{r4, lr}
  50              	.LCFI0:
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 4, -8
  53              		.cfi_offset 14, -4
  54 000a 8AB0     		sub	sp, sp, #40
  55              	.LCFI1:
  56              		.cfi_def_cfa_offset 48
  57 000c 0446     		mov	r4, r0
  51:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  58              		.loc 1 51 6 is_stmt 1 view .LVU10
  59 000e 0022     		movs	r2, #0
  60 0010 0146     		mov	r1, r0
  61 0012 3620     		movs	r0, #54
  62              	.LVL3:
  51:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  63              		.loc 1 51 6 is_stmt 0 view .LVU11
  64 0014 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 4


  65              	.LVL4:
  54:Core/Src/stm32h7xx_hal_timebase_tim.c ****      uwTickPrio = TickPriority;
  66              		.loc 1 54 6 is_stmt 1 view .LVU12
  67 0018 3620     		movs	r0, #54
  68 001a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  69              	.LVL5:
  55:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  70              		.loc 1 55 6 view .LVU13
  55:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  71              		.loc 1 55 17 is_stmt 0 view .LVU14
  72 001e 1A4B     		ldr	r3, .L13
  73 0020 1C60     		str	r4, [r3]
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  74              		.loc 1 63 3 is_stmt 1 view .LVU15
  75              	.LBB2:
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  76              		.loc 1 63 3 view .LVU16
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  77              		.loc 1 63 3 view .LVU17
  78 0022 1A4B     		ldr	r3, .L13+4
  79 0024 D3F8E820 		ldr	r2, [r3, #232]
  80 0028 42F01002 		orr	r2, r2, #16
  81 002c C3F8E820 		str	r2, [r3, #232]
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  82              		.loc 1 63 3 view .LVU18
  83 0030 D3F8E830 		ldr	r3, [r3, #232]
  84 0034 03F01003 		and	r3, r3, #16
  85 0038 0093     		str	r3, [sp]
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  86              		.loc 1 63 3 view .LVU19
  87 003a 009B     		ldr	r3, [sp]
  88              	.LBE2:
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  89              		.loc 1 63 3 view .LVU20
  66:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  90              		.loc 1 66 3 view .LVU21
  91 003c 01A9     		add	r1, sp, #4
  92 003e 02A8     		add	r0, sp, #8
  93 0040 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  94              	.LVL6:
  69:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  95              		.loc 1 69 3 view .LVU22
  69:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  96              		.loc 1 69 19 is_stmt 0 view .LVU23
  97 0044 079B     		ldr	r3, [sp, #28]
  98              	.LVL7:
  71:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  99              		.loc 1 71 3 is_stmt 1 view .LVU24
  71:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 100              		.loc 1 71 6 is_stmt 0 view .LVU25
 101 0046 BBB9     		cbnz	r3, .L3
  73:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 102              		.loc 1 73 5 is_stmt 1 view .LVU26
  73:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 103              		.loc 1 73 18 is_stmt 0 view .LVU27
 104 0048 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 105              	.LVL8:
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 5


  73:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 106              		.loc 1 73 18 view .LVU28
 107 004c 0346     		mov	r3, r0
 108              	.LVL9:
 109              	.L4:
  81:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 110              		.loc 1 81 3 is_stmt 1 view .LVU29
  81:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 111              		.loc 1 81 46 is_stmt 0 view .LVU30
 112 004e 104A     		ldr	r2, .L13+8
 113 0050 A2FB0323 		umull	r2, r3, r2, r3
 114              	.LVL10:
  81:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 115              		.loc 1 81 46 view .LVU31
 116 0054 9B0C     		lsrs	r3, r3, #18
  81:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 117              		.loc 1 81 20 view .LVU32
 118 0056 013B     		subs	r3, r3, #1
 119              	.LVL11:
  84:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 120              		.loc 1 84 3 is_stmt 1 view .LVU33
  84:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 121              		.loc 1 84 18 is_stmt 0 view .LVU34
 122 0058 0E48     		ldr	r0, .L13+12
 123 005a 0F4A     		ldr	r2, .L13+16
 124 005c 0260     		str	r2, [r0]
  92:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 125              		.loc 1 92 3 is_stmt 1 view .LVU35
  92:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 126              		.loc 1 92 21 is_stmt 0 view .LVU36
 127 005e 40F2E732 		movw	r2, #999
 128 0062 C260     		str	r2, [r0, #12]
  93:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 129              		.loc 1 93 3 is_stmt 1 view .LVU37
  93:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 130              		.loc 1 93 24 is_stmt 0 view .LVU38
 131 0064 4360     		str	r3, [r0, #4]
  94:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 132              		.loc 1 94 3 is_stmt 1 view .LVU39
  94:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 133              		.loc 1 94 28 is_stmt 0 view .LVU40
 134 0066 0023     		movs	r3, #0
 135              	.LVL12:
  94:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 136              		.loc 1 94 28 view .LVU41
 137 0068 0361     		str	r3, [r0, #16]
  95:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 138              		.loc 1 95 3 is_stmt 1 view .LVU42
  95:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 139              		.loc 1 95 26 is_stmt 0 view .LVU43
 140 006a 8360     		str	r3, [r0, #8]
  97:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 141              		.loc 1 97 3 is_stmt 1 view .LVU44
  97:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 142              		.loc 1 97 6 is_stmt 0 view .LVU45
 143 006c FFF7FEFF 		bl	HAL_TIM_Base_Init
 144              	.LVL13:
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 6


  97:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 145              		.loc 1 97 5 discriminator 1 view .LVU46
 146 0070 30B1     		cbz	r0, .L12
 104:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 147              		.loc 1 104 10 view .LVU47
 148 0072 0120     		movs	r0, #1
 149              	.L2:
 150              		.loc 1 105 1 view .LVU48
 151 0074 0AB0     		add	sp, sp, #40
 152              	.LCFI2:
 153              		.cfi_remember_state
 154              		.cfi_def_cfa_offset 8
 155              		@ sp needed
 156 0076 10BD     		pop	{r4, pc}
 157              	.LVL14:
 158              	.L3:
 159              	.LCFI3:
 160              		.cfi_restore_state
  77:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 161              		.loc 1 77 5 is_stmt 1 view .LVU49
  77:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 162              		.loc 1 77 24 is_stmt 0 view .LVU50
 163 0078 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 164              	.LVL15:
  77:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 165              		.loc 1 77 16 discriminator 1 view .LVU51
 166 007c 4300     		lsls	r3, r0, #1
 167 007e E6E7     		b	.L4
 168              	.LVL16:
 169              	.L12:
 100:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 170              		.loc 1 100 5 is_stmt 1 view .LVU52
 100:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 171              		.loc 1 100 12 is_stmt 0 view .LVU53
 172 0080 0448     		ldr	r0, .L13+12
 173 0082 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 174              	.LVL17:
 175 0086 F5E7     		b	.L2
 176              	.L14:
 177              		.align	2
 178              	.L13:
 179 0088 00000000 		.word	uwTickPrio
 180 008c 00440258 		.word	1476543488
 181 0090 83DE1B43 		.word	1125899907
 182 0094 00000000 		.word	htim6
 183 0098 00100040 		.word	1073745920
 184              		.cfi_endproc
 185              	.LFE350:
 187              		.section	.text.HAL_SuspendTick,"ax",%progbits
 188              		.align	1
 189              		.global	HAL_SuspendTick
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	HAL_SuspendTick:
 195              	.LFB351:
 106:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 7


 107:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
 108:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 109:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM6 update interrupt.
 110:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  None
 111:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval None
 112:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
 113:Core/Src/stm32h7xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 114:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
 196              		.loc 1 114 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 115:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Disable TIM6 update Interrupt */
 116:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 201              		.loc 1 116 3 view .LVU55
 202 0000 034B     		ldr	r3, .L16
 203 0002 1A68     		ldr	r2, [r3]
 204 0004 D368     		ldr	r3, [r2, #12]
 205 0006 23F00103 		bic	r3, r3, #1
 206 000a D360     		str	r3, [r2, #12]
 117:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 207              		.loc 1 117 1 is_stmt 0 view .LVU56
 208 000c 7047     		bx	lr
 209              	.L17:
 210 000e 00BF     		.align	2
 211              	.L16:
 212 0010 00000000 		.word	htim6
 213              		.cfi_endproc
 214              	.LFE351:
 216              		.section	.text.HAL_ResumeTick,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_ResumeTick
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	HAL_ResumeTick:
 224              	.LFB352:
 118:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 119:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
 120:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 121:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM6 update interrupt.
 122:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  None
 123:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval None
 124:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
 125:Core/Src/stm32h7xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 126:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
 225              		.loc 1 126 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 127:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Enable TIM6 Update interrupt */
 128:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 230              		.loc 1 128 3 view .LVU58
 231 0000 034B     		ldr	r3, .L19
 232 0002 1A68     		ldr	r2, [r3]
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 8


 233 0004 D368     		ldr	r3, [r2, #12]
 234 0006 43F00103 		orr	r3, r3, #1
 235 000a D360     		str	r3, [r2, #12]
 129:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 236              		.loc 1 129 1 is_stmt 0 view .LVU59
 237 000c 7047     		bx	lr
 238              	.L20:
 239 000e 00BF     		.align	2
 240              	.L19:
 241 0010 00000000 		.word	htim6
 242              		.cfi_endproc
 243              	.LFE352:
 245              		.global	htim6
 246              		.section	.bss.htim6,"aw",%nobits
 247              		.align	2
 250              	htim6:
 251 0000 00000000 		.space	188
 251      00000000 
 251      00000000 
 251      00000000 
 251      00000000 
 252              		.text
 253              	.Letext0:
 254              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 255              		.file 3 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 256              		.file 4 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 257              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 258              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 259              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 260              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 261              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 262              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_timebase_tim.c
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:20     .text.HAL_InitTick:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:26     .text.HAL_InitTick:00000000 HAL_InitTick
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:179    .text.HAL_InitTick:00000088 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:250    .bss.htim6:00000000 htim6
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:188    .text.HAL_SuspendTick:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:194    .text.HAL_SuspendTick:00000000 HAL_SuspendTick
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:212    .text.HAL_SuspendTick:00000010 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:217    .text.HAL_ResumeTick:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:223    .text.HAL_ResumeTick:00000000 HAL_ResumeTick
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:241    .text.HAL_ResumeTick:00000010 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//cc9P9WIw.s:247    .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
uwTickPrio
