Summary
======
Overall execution cycle = 1330200186
Total execution cycles per core:
- Processor 0 = 1327362997
- Processor 1 = 1325090963
- Processor 2 = 1330200186
- Processor 3 = 1329031577
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 1316932683
- Processor 1 = 1314707687
- Processor 2 = 1319769848
- Processor 3 = 1318636673
======
Data cache miss rate for each core
- Processor 0 = 0.9447918572854656 (2359475/2497349)
- Processor 1 = 0.9450352303261876 (2353580/2490468)
- Processor 2 = 0.9444966774369813 (2369796/2509057)
- Processor 3 = 0.9447578968226542 (2364849/2503127)
======
Amount of Data traffic in bytes on the bus
= 18382752
======
Number of invalidations or updates on the bus
= 3781567
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2419736, numSharedAccess = 77613
- Cache 1: numPrivateAccess = 2400653, numSharedAccess = 89815
- Cache 2: numPrivateAccess = 2404892, numSharedAccess = 104165
- Cache 3: numPrivateAccess = 2434547, numSharedAccess = 68580
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 0
