###############################################################################
#
# IAR ANSI C/C++ Compiler V8.50.1.245/W32 for ARM         06/May/2020  06:12:23
# Copyright 1999-2020 IAR Systems AB.
#
#    Cpu mode                    
#    Endian                   =  little
#    Source file              =
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\drivers\peripherals\rstc.c
#    Command line             =
#        -f C:\Users\c40450\AppData\Local\Temp\EW43DA.tmp
#        (C:\work\AtmelSoftPAck\atmel-software-package-2.17\drivers\peripherals\rstc.c
#        -D "SOFTPACK_VERSION=\"2.17\"" -D TRACE_LEVEL=5 -D VARIANT_SRAM -D
#        CONFIG_ARCH_ARMV7A -D CONFIG_ARCH_ARM -D CONFIG_SOC_SAMA5D2 -D
#        CONFIG_CHIP_SAMA5D27 -D CONFIG_PACKAGE_289PIN -D
#        CONFIG_BOARD_SAMA5D27_SOM1_EK -D CONFIG_HAVE_AIC5 -D
#        CONFIG_HAVE_FLEXCOM -D CONFIG_HAVE_PIO4 -D CONFIG_HAVE_PIO4_SECURE -D
#        CONFIG_HAVE_NFC -D CONFIG_HAVE_PIT -D CONFIG_HAVE_SMC -D
#        CONFIG_HAVE_SMC_SCRAMBLING -D CONFIG_HAVE_GMAC_QUEUES -D
#        CONFIG_HAVE_MPDDRC -D CONFIG_HAVE_MPDDRC_DATA_PATH -D
#        CONFIG_HAVE_MPDDRC_IO_CALIBRATION -D CONFIG_HAVE_MPDDRC_DDR2 -D
#        CONFIG_HAVE_MPDDRC_LPDDR2 -D CONFIG_HAVE_MPDDRC_DDR3 -D
#        CONFIG_HAVE_MPDDRC_LPDDR3 -D CONFIG_HAVE_ADC_SETTLING_TIME -D
#        CONFIG_HAVE_ADC_DIFF_INPUT -D CONFIG_HAVE_ADC_SEQ_R2 -D
#        CONFIG_HAVE_PMC_FAST_STARTUP -D CONFIG_HAVE_PMC_GENERATED_CLOCKS -D
#        CONFIG_HAVE_PMC_AUDIO_CLOCK -D CONFIG_HAVE_PMC_PLLADIV2 -D
#        CONFIG_HAVE_PMC_H32MXDIV -D CONFIG_HAVE_PMC_UPLL_BIAS -D
#        CONFIG_HAVE_SCKC -D CONFIG_HAVE_PWMC_DMA -D
#        CONFIG_HAVE_PWMC_SPREAD_SPECTRUM -D CONFIG_HAVE_PWMC_EXTERNAL_TRIGGER
#        -D CONFIG_HAVE_PWMC_FAULT_PROT_HIZ -D CONFIG_HAVE_PWMC_STEPPER_MOTOR
#        -D CONFIG_HAVE_PWMC_CMP_UNIT -D CONFIG_HAVE_PWMC_SYNC_MODE -D
#        CONFIG_HAVE_PWMC_OOV -D CONFIG_HAVE_PWMC_FMODE -D CONFIG_HAVE_PWMC_WP
#        -D CONFIG_HAVE_PWMC_DTIME -D CONFIG_HAVE_PWMC_ELINE -D
#        CONFIG_HAVE_SFRBU -D CONFIG_HAVE_L2CC -D CONFIG_HAVE_SAIC -D
#        CONFIG_HAVE_XDMAC -D CONFIG_HAVE_XDMAC_DATA_WIDTH_DWORD -D
#        CONFIG_HAVE_SECUMOD -D CONFIG_HAVE_SFC -D CONFIG_HAVE_PWMC -D
#        CONFIG_HAVE_SECURE_MATRIX -D CONFIG_HAVE_DDR2_W971GG6SB -D
#        CONFIG_HAVE_RSTC_CONFIGURABLE_USER_RESET -D CONFIG_HAVE_TC_FAULT_MODE
#        -D CONFIG_HAVE_TC_DMA_MODE -D CONFIG_HAVE_RTC_CALIBRATION -D
#        CONFIG_HAVE_RTC_MODE_PERSIAN -D CONFIG_HAVE_RTC_MODE_UTC -D
#        CONFIG_HAVE_RTC_TAMPER -D CONFIG_HAVE_SHDWC -D CONFIG_HAVE_LED -D
#        CONFIG_HAVE_MMU -D CONFIG_HAVE_L1CACHE -D CONFIG_HAVE_L2CACHE -D
#        CONFIG_HAVE_UART -D CONFIG_HAVE_SERIALD_UART -D CONFIG_HAVE_USART -D
#        CONFIG_HAVE_USART_FIFO --preprocess
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\build\sama5d27-som1-ek\sram\List
#        -lC
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\build\sama5d27-som1-ek\sram\List
#        --diag_suppress Pa050 -o
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\build\sama5d27-som1-ek\sram\Obj
#        --no_cse --no_unroll --no_inline --no_code_motion --no_tbaa
#        --no_clustering --no_scheduling --debug --endian=little
#        --cpu=Cortex-A5 -e --fpu=VFPv4_D16 --dlib_config "C:\Program Files
#        (x86)\IAR Systems\Embedded Workbench
#        8.4\arm\inc\c\DLib_Config_Normal.h" -I
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\..\..\arch\
#        -I
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\..\..\utils\
#        -I
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\..\..\target\common\
#        -I
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\..\..\target\sama5d2\
#        -I
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\..\..\drivers\
#        -I
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\..\..\lib\
#        -I
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\coremark\
#        --section .text=SOFTPACK --cpu_mode arm -On)
#    Locale                   =  C
#    List file                =
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\build\sama5d27-som1-ek\sram\List\rstc.lst
#    Object file              =
#        C:\work\AtmelSoftPAck\atmel-software-package-2.17\examples\coremark\build\sama5d27-som1-ek\sram\Obj\rstc.o
#    Runtime model:              
#      __SystemLibrary        =  DLib
#      __dlib_file_descriptor =  0
#      __dlib_version         =  6
#
###############################################################################

C:\work\AtmelSoftPAck\atmel-software-package-2.17\drivers\peripherals\rstc.c
      1          /* ----------------------------------------------------------------------------
      2           *         SAM Software Package License
      3           * ----------------------------------------------------------------------------
      4           * Copyright (c) 2015, Atmel Corporation
      5           *
      6           * All rights reserved.
      7           *
      8           * Redistribution and use in source and binary forms, with or without
      9           * modification, are permitted provided that the following conditions are met:
     10           *
     11           * - Redistributions of source code must retain the above copyright notice,
     12           * this list of conditions and the disclaimer below.
     13           *
     14           * Atmel's name may not be used to endorse or promote products derived from
     15           * this software without specific prior written permission.
     16           *
     17           * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
     18           * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
     19           * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
     20           * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
     21           * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
     22           * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
     23           * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
     24           * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
     25           * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
     26           * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     27           * ----------------------------------------------------------------------------
     28           */
     29          
     30          /** \file */
     31          /*---------------------------------------------------------------------------
     32           *         Headers
     33           *---------------------------------------------------------------------------*/
     34          
     35          #include "chip.h"
     36          #include "trace.h"
     37          #include "peripherals/rstc.h"
     38          
     39          /*---------------------------------------------------------------------------
     40           *         Exported functions
     41           *---------------------------------------------------------------------------*/
     42          
     43          #ifdef CONFIG_HAVE_RSTC_CONFIGURABLE_USER_RESET
     44          

   \                                 In section SOFTPACK, align 4, keep-with-next
     45          void rstc_set_user_reset_enable(bool enable)
     46          {
     47          	uint32_t mr = RSTC->RSTC_MR;
   \                     rstc_set_user_reset_enable:
   \        0x0   0x....'....        LDR      R2,??DataTable5  ;; 0xf8048008
   \        0x4   0xE592'1000        LDR      R1,[R2, #+0]
     48          	if (enable) {
   \        0x8   0xE1B0'3000        MOVS     R3,R0
   \        0xC   0xE6EF'3073        UXTB     R3,R3
   \       0x10   0xE353'0000        CMP      R3,#+0
   \       0x14   0x0A00'0001        BEQ      ??rstc_set_user_reset_enable_0
     49          		mr |= RSTC_MR_URSTEN;
   \       0x18   0xE391'1001        ORRS     R1,R1,#0x1
   \       0x1C   0xEA00'0000        B        ??rstc_set_user_reset_enable_1
     50          	} else {
     51          		mr &= ~RSTC_MR_URSTEN;
   \                     ??rstc_set_user_reset_enable_0:
   \       0x20   0xE3D1'1001        BICS     R1,R1,#0x1
     52          	}
     53          	RSTC->RSTC_MR = mr | RSTC_MR_KEY_PASSWD;
   \                     ??rstc_set_user_reset_enable_1:
   \       0x24   0xE391'34A5        ORRS     R3,R1,#0xA5000000
   \       0x28   0xE582'3000        STR      R3,[R2, #+0]
     54          }
   \       0x2C   0xE12F'FF1E        BX       LR               ;; return
     55          

   \                                 In section SOFTPACK, align 4, keep-with-next
     56          void rstc_set_user_reset_interrupt_enable(bool enable)
     57          {
     58          	uint32_t mr = RSTC->RSTC_MR;
   \                     rstc_set_user_reset_interrupt_enable:
   \        0x0   0x....'....        LDR      R2,??DataTable5  ;; 0xf8048008
   \        0x4   0xE592'1000        LDR      R1,[R2, #+0]
     59          	if (enable) {
   \        0x8   0xE1B0'3000        MOVS     R3,R0
   \        0xC   0xE6EF'3073        UXTB     R3,R3
   \       0x10   0xE353'0000        CMP      R3,#+0
   \       0x14   0x0A00'0001        BEQ      ??rstc_set_user_reset_interrupt_enable_0
     60          		mr |= RSTC_MR_URSTIEN;
   \       0x18   0xE391'1010        ORRS     R1,R1,#0x10
   \       0x1C   0xEA00'0000        B        ??rstc_set_user_reset_interrupt_enable_1
     61          	} else {
     62          		mr &= ~RSTC_MR_URSTIEN;
   \                     ??rstc_set_user_reset_interrupt_enable_0:
   \       0x20   0xE3D1'1010        BICS     R1,R1,#0x10
     63          	}
     64          	RSTC->RSTC_MR = mr | RSTC_MR_KEY_PASSWD;
   \                     ??rstc_set_user_reset_interrupt_enable_1:
   \       0x24   0xE391'34A5        ORRS     R3,R1,#0xA5000000
   \       0x28   0xE582'3000        STR      R3,[R2, #+0]
     65          }
   \       0x2C   0xE12F'FF1E        BX       LR               ;; return
     66          
     67          #endif /* CONFIG_HAVE_RSTC_CONFIGURABLE_USER_RESET */
     68          
     69          #ifdef CONFIG_HAVE_RSTC_EXTERNAL_RESET
     70          
     71          void rstc_set_ext_reset_length(uint8_t length)
     72          {
     73          	RSTC->RSTC_MR = RSTC->RSTC_MR | RSTC_MR_ERSTL(length) | RSTC_MR_KEY_PASSWD;
     74          }
     75          
     76          void rstc_reset_processor_and_peripherals_and_ext(void)
     77          {
     78          	RSTC->RSTC_CR = RSTC_CR_EXTRST | RSTC_MR_KEY_PASSWD;
     79          }
     80          
     81          #endif /* CONFIG_HAVE_RSTC_EXTERNAL_RESET */
     82          

   \                                 In section SOFTPACK, align 4, keep-with-next
     83          void rstc_reset_processor_and_peripherals(void)
     84          {
     85          #ifdef RSTC_CR_PERRST
     86          	RSTC->RSTC_CR = RSTC_CR_PERRST | RSTC_CR_PROCRST | RSTC_MR_KEY_PASSWD;
   \                     rstc_reset_processor_and_peripherals:
   \        0x0   0xE3A0'0005        MOV      R0,#+5
   \        0x4   0xE380'04A5        ORR      R0,R0,#0xA5000000
   \        0x8   0xE3A0'14F8        MOV      R1,#-134217728
   \        0xC   0xE381'1A48        ORR      R1,R1,#0x48000
   \       0x10   0xE581'0000        STR      R0,[R1, #+0]
     87          #else
     88          	RSTC->RSTC_CR = RSTC_CR_PROCRST | RSTC_MR_KEY_PASSWD;
     89          #endif
     90          }
   \       0x14   0xE12F'FF1E        BX       LR               ;; return
     91          
     92          #ifdef CONFIG_HAVE_RSTC_INDEPENDENT_RESET
     93          
     94          void rstc_reset_processor(void)
     95          {
     96          	RSTC->RSTC_CR = RSTC_CR_PROCRST | RSTC_MR_KEY_PASSWD;
     97          }
     98          
     99          void rstc_reset_peripherals(void)
    100          {
    101          #ifdef RSTC_CR_PERRST
    102          	RSTC->RSTC_CR = RSTC_CR_PERRST | RSTC_MR_KEY_PASSWD;
    103          #else
    104          	trace_warning("peripheral reset not supported\n\r");
    105          #endif
    106          }
    107          
    108          #endif /* CONFIG_HAVE_RSTC_INDEPENDENT_RESET */
    109          

   \                                 In section SOFTPACK, align 4, keep-with-next
    110          void rstc_reset_all(void)
    111          {
    112          	uint32_t cr = RSTC_CR_PROCRST | RSTC_CR_KEY_PASSWD;
   \                     rstc_reset_all:
   \        0x0   0xE3A0'0001        MOV      R0,#+1
   \        0x4   0xE380'04A5        ORR      R0,R0,#0xA5000000
    113          
    114          #ifdef RSTC_CR_PERRST
    115          	cr |= RSTC_CR_PERRST;
   \        0x8   0xE390'0004        ORRS     R0,R0,#0x4
    116          #endif
    117          
    118          #ifdef RSTC_CR_EXTRST
    119          	cr |= RSTC_CR_EXTRST;
    120          #endif
    121          
    122          	RSTC->RSTC_CR = cr;
   \        0xC   0xE3A0'14F8        MOV      R1,#-134217728
   \       0x10   0xE381'1A48        ORR      R1,R1,#0x48000
   \       0x14   0xE581'0000        STR      R0,[R1, #+0]
    123          }
   \       0x18   0xE12F'FF1E        BX       LR               ;; return
    124          

   \                                 In section SOFTPACK, align 4, keep-with-next
    125          bool rstc_get_nrst_level(void)
    126          {
    127          	return (RSTC->RSTC_SR & RSTC_SR_NRSTL) != 0;
   \                     rstc_get_nrst_level:
   \        0x0   0x....'....        LDR      R0,??DataTable5_1  ;; 0xf8048004
   \        0x4   0xE590'0000        LDR      R0,[R0, #+0]
   \        0x8   0xE1B0'0820        LSRS     R0,R0,#+16
   \        0xC   0xE210'0001        ANDS     R0,R0,#0x1
   \       0x10   0xE12F'FF1E        BX       LR               ;; return
    128          }
    129          

   \                                 In section SOFTPACK, align 4, keep-with-next
    130          bool rstc_is_user_reset_detected(void)
    131          {
    132          	return (RSTC->RSTC_SR & RSTC_SR_URSTS) != 0;
   \                     rstc_is_user_reset_detected:
   \        0x0   0x....'....        LDR      R0,??DataTable5_1  ;; 0xf8048004
   \        0x4   0xE590'0000        LDR      R0,[R0, #+0]
   \        0x8   0xE210'0001        ANDS     R0,R0,#0x1
   \        0xC   0xE12F'FF1E        BX       LR               ;; return
    133          }
    134          

   \                                 In section SOFTPACK, align 4, keep-with-next
    135          bool rstc_is_busy(void)
    136          {
    137          	return (RSTC->RSTC_SR & RSTC_SR_SRCMP) != 0;
   \                     rstc_is_busy:
   \        0x0   0x....'....        LDR      R0,??DataTable5_1  ;; 0xf8048004
   \        0x4   0xE590'0000        LDR      R0,[R0, #+0]
   \        0x8   0xE1B0'08A0        LSRS     R0,R0,#+17
   \        0xC   0xE210'0001        ANDS     R0,R0,#0x1
   \       0x10   0xE12F'FF1E        BX       LR               ;; return
    138          }
    139          

   \                                 In section SOFTPACK, align 4, keep-with-next
    140          uint32_t rstc_get_status(void)
    141          {
    142          	return RSTC->RSTC_SR;
   \                     rstc_get_status:
   \        0x0   0x....'....        LDR      R0,??DataTable5_1  ;; 0xf8048004
   \        0x4   0xE590'0000        LDR      R0,[R0, #+0]
   \        0x8   0xE12F'FF1E        BX       LR               ;; return
    143          }

   \                                 In section SOFTPACK, align 4, keep-with-next
   \                     ??DataTable5:
   \        0x0   0xF804'8008        DC32     0xf8048008

   \                                 In section SOFTPACK, align 4, keep-with-next
   \                     ??DataTable5_1:
   \        0x0   0xF804'8004        DC32     0xf8048004

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   rstc_get_nrst_level
       0   rstc_get_status
       0   rstc_is_busy
       0   rstc_is_user_reset_detected
       0   rstc_reset_all
       0   rstc_reset_processor_and_peripherals
       0   rstc_set_user_reset_enable
       0   rstc_set_user_reset_interrupt_enable


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable5
       4  ??DataTable5_1
      20  rstc_get_nrst_level
      12  rstc_get_status
      20  rstc_is_busy
      16  rstc_is_user_reset_detected
      28  rstc_reset_all
      24  rstc_reset_processor_and_peripherals
      48  rstc_set_user_reset_enable
      48  rstc_set_user_reset_interrupt_enable

 
 224 bytes in section SOFTPACK
 
 224 bytes of CODE memory

Errors: none
Warnings: none
