
//===------------------------------------------------------------*- Scala -*-===//
//
// Automatically generated file for High-level Synthesis (HLS).
//
//===----------------------------------------------------------------------===//

package heteacc.generator

import chipsalliance.rocketchip.config._
import chisel3._
import chisel3.util._
import chisel3.Module._
import chisel3.testers._
import chisel3.iotesters._


import heteacc.config._
import heteacc.fpu._
import heteacc.interfaces._
import heteacc.junctions._
import heteacc.memory._
import heteacc.node._
import heteacc.loop._
import heteacc.execution._
import utility._

abstract class firDFIO(implicit val p: Parameters) extends Module with HasAccelParams {
	val io = IO(new Bundle {
	  val in = Flipped(Decoupled(new Call(List( 32, 32))))
	  // val MemResp = Flipped(Valid(new MemResp))
	  // val MemReq = Decoupled(new MemReq)
	  val out = Decoupled(new Call(List(32)))
	})
}

class firDF(implicit p: Parameters) extends firDFIO()(p){

  val FineGrainedArgCall = Module(new SplitCallDCR(argTypes = List(1, 1 )))
  FineGrainedArgCall.io.In <> io.in

  //Cache
  // val mem_ctrl_cache = Module(new CacheMemoryEngine(ID = 0, NumRead = 2, NumWrite = 0))

  // io.MemReq <> mem_ctrl_cache.io.cache.MemReq
  // mem_ctrl_cache.io.cache.MemResp <> io.MemResp

  val mem_ctrl_cache = Module(new MemoryEngine(Size=200, ID = 0, NumRead = 2, NumWrite = 0))
  mem_ctrl_cache.initMem("dataset/memory/fir.txt")
  
  
  /* ================================================================== *
   *                   Printing Const nodes.                            *
   * ================================================================== */

  //%c0_i32 = arith.constant 0 : i32
  val int_const_0 = Module(new ConstFastNode(value = 0, ID = 0))
// int_const_0.io.Out <> DontCare
  //%c0 = arith.constant 0 : index
  // val int_const_1 = Module(new ConstFastNode(value = 0, ID = 1))

  //%c-1 = arith.constant -1 : index
  val int_const_2 = Module(new ConstFastNode(value = -1, ID = 2))

  //%c999 = arith.constant 999 : index
  val int_const_3 = Module(new ConstFastNode(value = 99, ID = 3))

  //%c1 = arith.constant 1 : index
  val int_const_4 = Module(new ConstFastNode(value = 1, ID = 4))

  //%c100 = arith.constant 100 : index
  val int_const_5 = Module(new ConstFastNode(value = 100, ID = 5))



  /* ================================================================== *
   *                   Printing Execution Block nodes.                  *
   * ================================================================== */

  val exe_block_0 = Module(new BasicBlockNode(NumInputs = 2, NumOuts = 17, NumPhi = 1, BID = 0))



  /* ================================================================== *
   *                   Printing Operation nodes. 15                     *
   * ================================================================== */

  //dataflow.state %true, "loop_start" or "null" {Enable = "Loop_Start"} : i1
  val state_branch_0 = Module(new UBranchNode(ID = 0))

  //%4 = dataflow.merge %c0_i32 or %arg3 {Select = "Loop_Signal"} : i32
  val merge_1 = Module(new MergeNode(NumInputs = 2, NumOutputs = 1, ID = 1, Res = false))

  //%5 = dataflow.merge %c0 or %arg2 {Select = "Loop_Signal"} : index
  // val merge_2 = Module(new MergeNode(NumInputs = 2, NumOutputs = 3, ID = 2, Res = false))

  //%6 = dataflow.addr %arg1[%5] {memShape = [100]} : memref<100xi32>[index] -> i32
  val address_3 = Module(new GepNodeWithoutState(NumIns = 1, NumOuts = 1, ID = 3)(ElementSize = 1, ArraySize = List()))

  //%7 = dataflow.load %6 : i32 -> i32
  // val load_4 = Module(new UnTypLoadCache(NumPredOps = 0, NumSuccOps = 0, NumOuts = 1, ID = 4, RouteID = 0))
  val load_4 = Module(new Load(NumOuts = 1, ID = 4, RouteID = 0))
  //%8 = arith.muli %5, %c-1 : index
  val int_mul_5 = Module(new ComputeNodeWithoutState(NumOuts = 1, ID = 5, opCode = "Mul")(sign = false, Debug = false))

  //%9 = arith.addi %8, %c999 : index
  val int_add_6 = Module(new ComputeNodeWithoutState(NumOuts = 1, ID = 6, opCode = "Add")(sign = false, Debug = false))

  //%10 = dataflow.addr %arg0[%9] {memShape = [100]} : memref<100xi32>[index] -> i32
  val address_7 = Module(new GepNodeWithoutState(NumIns = 1, NumOuts = 1, ID = 7)(ElementSize = 1, ArraySize = List()))

  //%11 = dataflow.load %10 : i32 -> i32
  // val load_8 = Module(new UnTypLoadCache(NumPredOps = 0, NumSuccOps = 0, NumOuts = 1, ID = 8, RouteID = 1))
  val load_8 = Module(new Load(NumOuts = 1, ID = 4, RouteID = 0))
  //%12 = arith.muli %7, %11 : i32
  val int_mul_9 = Module(new ComputeNodeWithoutState(NumOuts = 1, ID = 9, opCode = "Mul")(sign = false, Debug = false))

  //%13 = arith.addi %4, %12 : i32
  val int_add_10 = Module(new ComputeNodeWithoutState(NumOuts = 2, ID = 10, opCode = "Add")(sign = false, Debug = false))

  //%14 = arith.addi %5, %c1 {Exe = "Loop"} : index
  val int_add_11 = Module(new ComputeNodeWithoutState(NumOuts = 2, ID = 11, opCode = "Add")(sign = false, Debug = false))

  //%15 = arith.cmpi eq, %14, %c100 {Exe = "Loop"} : index
  val int_cmp_12 = Module(new ComputeNodeWithoutState(NumOuts = 1, ID = 12, opCode = "eq")(sign = false, Debug = false))

  //dataflow.state %15, "loop_exit" or "loop_back" {Exe = "Loop"} : i1
  val state_branch_13 = Module(new CBranchNodeVariable(NumTrue = 1, NumFalse = 1, NumPredecessor = 0, ID = 13))

  //func.return %0 : i32
  val return_14 = Module(new RetNode2(retTypes = List(32), ID = 14))



  /* ================================================================== *
   *                   Printing Loop nodes.                             *
   * ================================================================== */

  val loop_0 = Module(new LoopBlockNode(NumIns = List(1, 1), NumOuts = List(1), NumCarry = List(3, 1), NumExits = 1, ID = 0))



  /* ================================================================== *
   *                   Control Signal.                                  *
   * ================================================================== */

  FineGrainedArgCall.io.Out.enable <> state_branch_0.io.enable

  loop_0.io.loopExit(0) <> return_14.io.In.enable

  exe_block_0.io.predicateIn(0) <> loop_0.io.activate_loop_start

  exe_block_0.io.predicateIn(1) <> loop_0.io.activate_loop_back



  /* ================================================================== *
   *                   Loop Control Signal.                             *
   * ================================================================== */

  loop_0.io.enable <> state_branch_0.io.Out(0)

  loop_0.io.loopBack(0) <> state_branch_13.io.FalseOutput(0)

  loop_0.io.loopFinish(0) <> state_branch_13.io.TrueOutput(0)



  /* ================================================================== *
   *                   Loop dependencies.                               *
   * ================================================================== */



  /* ================================================================== *
   *                   Input Data dependencies.                         *
   * ================================================================== */

  loop_0.io.InLiveIn(0) <> FineGrainedArgCall.io.Out.data.elements("field1")(0)

  loop_0.io.InLiveIn(1) <> FineGrainedArgCall.io.Out.data.elements("field0")(0)



  /* ================================================================== *
   *                   Live-in dependencies.                            *
   * ================================================================== */

  address_3.io.baseAddress <> loop_0.io.OutLiveIn.elements("field0")(0)

  address_7.io.baseAddress <> loop_0.io.OutLiveIn.elements("field1")(0)



  /* ================================================================== *
   *                   Output Data dependencies.                        *
   * ================================================================== */

  loop_0.io.InLiveOut(0) <> int_add_10.io.Out(0)



  /* ================================================================== *
   *                   Live-out dependencies.                           *
   * ================================================================== */

  return_14.io.In.data("field0") <> loop_0.io.OutLiveOut.elements("field0")(0)



  /* ================================================================== *
   *                   Carry dependencies                               *
   * ================================================================== */

  loop_0.io.CarryDepenIn(0) <> int_add_11.io.Out(1)

  // merge_2.io.InData(1) <> loop_0.io.CarryDepenOut.elements("field0")(0)

  loop_0.io.CarryDepenIn(1) <> int_add_10.io.Out(1)

  merge_1.io.InData(1) <> loop_0.io.CarryDepenOut.elements("field1")(0)



  /* ================================================================== *
   *                   Printing Connection.                             *
   * ================================================================== */

  merge_1.io.Mask <> exe_block_0.io.MaskBB(0)

  // merge_2.io.Mask <> exe_block_0.io.MaskBB(1)

  merge_1.io.InData(0) <> int_const_0.io.Out

  // merge_2.io.InData(0) <> int_const_1.io.Out

  int_mul_5.io.LeftIO <> int_const_2.io.Out

  int_add_6.io.LeftIO <> int_const_3.io.Out

  int_add_11.io.LeftIO <> int_const_4.io.Out

  int_cmp_12.io.LeftIO <> int_const_5.io.Out

  int_add_10.io.LeftIO <> merge_1.io.Out(0)

  address_3.io.idx(0) <> loop_0.io.CarryDepenOut.elements("field0")(0)//.io.Out(0)

  int_mul_5.io.RightIO <> loop_0.io.CarryDepenOut.elements("field0")(1)//merge_2.io.Out(1)

  int_add_11.io.RightIO <> loop_0.io.CarryDepenOut.elements("field0")(2)//merge_2.io.Out(2)

  load_4.GepAddr <> address_3.io.Out(0)

  int_mul_9.io.LeftIO <> load_4.io.Out(0)

  int_add_6.io.RightIO <> int_mul_5.io.Out(0)

  address_7.io.idx(0) <> int_add_6.io.Out(0)

  load_8.GepAddr <> address_7.io.Out(0)

  int_mul_9.io.RightIO <> load_8.io.Out(0)

  int_add_10.io.RightIO <> int_mul_9.io.Out(0)

  int_cmp_12.io.RightIO <> int_add_11.io.Out(0)

  state_branch_13.io.CmpIO <> int_cmp_12.io.Out(0)

  // mem_ctrl_cache.io.rd.mem(0).MemReq <> load_4.io.MemReq

  // load_4.io.MemResp <> mem_ctrl_cache.io.rd.mem(0).MemResp

  // mem_ctrl_cache.io.rd.mem(1).MemReq <> load_8.io.MemReq

  // load_8.io.MemResp <> mem_ctrl_cache.io.rd.mem(1).MemResp

    mem_ctrl_cache.io.load_address(0) <> load_4.address_out

  load_4.data_in <> mem_ctrl_cache.io.load_data(0)


    mem_ctrl_cache.io.load_address(1) <> load_8.address_out

  load_8.data_in <> mem_ctrl_cache.io.load_data(1)

  /* ================================================================== *
   *                   Printing Execution Block Enable.                 *
   * ================================================================== */

  int_const_0.io.enable <> exe_block_0.io.Out(0)

  // int_const_1.io.enable <> exe_block_0.io.Out(1)

  int_const_2.io.enable <> exe_block_0.io.Out(2)

  int_const_3.io.enable <> exe_block_0.io.Out(3)

  int_const_4.io.enable <> exe_block_0.io.Out(4)

  int_const_5.io.enable <> exe_block_0.io.Out(5)

  merge_1.io.enable <> exe_block_0.io.Out(6)

  // merge_2.io.enable <> exe_block_0.io.Out(7)

  address_3.io.enable <> exe_block_0.io.Out(8)

  load_4.io.enable <> exe_block_0.io.Out(9)

  int_mul_5.io.enable <> exe_block_0.io.Out(10)

  int_add_6.io.enable <> exe_block_0.io.Out(11)

  address_7.io.enable <> exe_block_0.io.Out(12)

  load_8.io.enable <> exe_block_0.io.Out(13)

  int_mul_9.io.enable <> exe_block_0.io.Out(14)

  int_add_10.io.enable <> exe_block_0.io.Out(15)

  int_add_11.io.enable <> exe_block_0.io.Out(16)

  int_cmp_12.io.enable <> exe_block_0.io.Out(1)

  state_branch_13.io.enable <> exe_block_0.io.Out(7)

  io.out <> return_14.io.Out

}



// import java.io.{File, FileWriter}

// object firTop extends App {
//   implicit val p = new WithAccelConfig ++ new WithTestConfig
//   val verilogString = getVerilogString(new fir())
//   val filePath = "RTL/fir.v"
//   val writer = new PrintWriter(filePath)
//   try { 
//       writer.write(verilogString)
//   } finally {
//     writer.close()
//   }
// }