{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764272808919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764272808920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 14:46:48 2025 " "Processing started: Thu Nov 27 14:46:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764272808920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272808920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272808920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764272809364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764272809364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RegisterUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RegisterUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistersUnit " "Found entity 1: RegistersUnit" {  } { { "src/RegisterUnit.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/RegisterUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ProgramCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ProgramCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "src/ProgramCounter.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "src/Mux3.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/Mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "src/Mux2.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/InstructionMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/InstructionMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "src/InstructionMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ImmGen.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ImmGen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "src/ImmGen.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "src/fpga_top.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DataMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/DataMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "src/cpu_top.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ControlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ControlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/ControlUnit.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BranchUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/BranchUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit " "Found entity 1: BranchUnit" {  } { { "src/BranchUnit.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/BranchUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "src/Adder.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDisplay/SevenSegmentDisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentDisplay/SevenSegmentDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay/SevenSegmentDisplay.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/SevenSegmentDisplay/SevenSegmentDisplay.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDisplay/DisplayController.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentDisplay/DisplayController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "SevenSegmentDisplay/DisplayController.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/SevenSegmentDisplay/DisplayController.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764272818385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764272818471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top cpu_top:processor " "Elaborating entity \"cpu_top\" for hierarchy \"cpu_top:processor\"" {  } { { "src/fpga_top.sv" "processor" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/fpga_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC cpu_top:processor\|PC:pc_module " "Elaborating entity \"PC\" for hierarchy \"cpu_top:processor\|PC:pc_module\"" {  } { { "src/cpu_top.sv" "pc_module" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder cpu_top:processor\|Adder:pc_plus4_adder " "Elaborating entity \"Adder\" for hierarchy \"cpu_top:processor\|Adder:pc_plus4_adder\"" {  } { { "src/cpu_top.sv" "pc_plus4_adder" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory cpu_top:processor\|InstructionMemory:instr_mem " "Elaborating entity \"InstructionMemory\" for hierarchy \"cpu_top:processor\|InstructionMemory:instr_mem\"" {  } { { "src/cpu_top.sv" "instr_mem" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818481 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 1023 InstructionMemory.sv(13) " "Verilog HDL warning at InstructionMemory.sv(13): number of words (4) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "src/InstructionMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/InstructionMemory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1764272818482 "|fpga_top|cpu_top:processor|InstructionMemory:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstructionMemory.sv(10) " "Net \"mem.data_a\" at InstructionMemory.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "src/InstructionMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/InstructionMemory.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764272818482 "|fpga_top|cpu_top:processor|InstructionMemory:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstructionMemory.sv(10) " "Net \"mem.waddr_a\" at InstructionMemory.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "src/InstructionMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/InstructionMemory.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764272818482 "|fpga_top|cpu_top:processor|InstructionMemory:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstructionMemory.sv(10) " "Net \"mem.we_a\" at InstructionMemory.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "src/InstructionMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/InstructionMemory.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764272818482 "|fpga_top|cpu_top:processor|InstructionMemory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit cpu_top:processor\|ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"cpu_top:processor\|ControlUnit:control_unit\"" {  } { { "src/cpu_top.sv" "control_unit" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818483 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(36) " "Verilog HDL Case Statement warning at ControlUnit.sv(36): incomplete case statement has no default case item" {  } { { "src/ControlUnit.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ControlUnit.sv" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764272818484 "|fpga_top|cpu_top:processor|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(94) " "Verilog HDL Case Statement warning at ControlUnit.sv(94): incomplete case statement has no default case item" {  } { { "src/ControlUnit.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ControlUnit.sv" 94 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764272818484 "|fpga_top|cpu_top:processor|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(117) " "Verilog HDL Case Statement warning at ControlUnit.sv(117): incomplete case statement has no default case item" {  } { { "src/ControlUnit.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ControlUnit.sv" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764272818484 "|fpga_top|cpu_top:processor|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(140) " "Verilog HDL Case Statement warning at ControlUnit.sv(140): incomplete case statement has no default case item" {  } { { "src/ControlUnit.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ControlUnit.sv" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764272818484 "|fpga_top|cpu_top:processor|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersUnit cpu_top:processor\|RegistersUnit:reg_unit " "Elaborating entity \"RegistersUnit\" for hierarchy \"cpu_top:processor\|RegistersUnit:reg_unit\"" {  } { { "src/cpu_top.sv" "reg_unit" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen cpu_top:processor\|ImmGen:imm_gen " "Elaborating entity \"ImmGen\" for hierarchy \"cpu_top:processor\|ImmGen:imm_gen\"" {  } { { "src/cpu_top.sv" "imm_gen" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ImmGen.sv(20) " "Verilog HDL assignment warning at ImmGen.sv(20): truncated value with size 33 to match size of target (32)" {  } { { "src/ImmGen.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ImmGen.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764272818497 "|fpga_top|cpu_top:processor|ImmGen:imm_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 cpu_top:processor\|Mux2:srca_mux " "Elaborating entity \"Mux2\" for hierarchy \"cpu_top:processor\|Mux2:srca_mux\"" {  } { { "src/cpu_top.sv" "srca_mux" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu_top:processor\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu_top:processor\|ALU:alu\"" {  } { { "src/cpu_top.sv" "alu" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818500 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.sv(13) " "Verilog HDL warning at ALU.sv(13): converting signed shift amount to unsigned" {  } { { "src/ALU.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ALU.sv" 13 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1764272818502 "|fpga_top|cpu_top:processor|ALU:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.sv(17) " "Verilog HDL warning at ALU.sv(17): converting signed shift amount to unsigned" {  } { { "src/ALU.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ALU.sv" 17 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1764272818502 "|fpga_top|cpu_top:processor|ALU:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.sv(18) " "Verilog HDL warning at ALU.sv(18): converting signed shift amount to unsigned" {  } { { "src/ALU.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/ALU.sv" 18 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1764272818502 "|fpga_top|cpu_top:processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory cpu_top:processor\|DataMemory:data_mem " "Elaborating entity \"DataMemory\" for hierarchy \"cpu_top:processor\|DataMemory:data_mem\"" {  } { { "src/cpu_top.sv" "data_mem" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818502 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818549 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[0\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818550 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[1\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818551 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[2\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818552 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818553 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[3\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818554 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[4\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818555 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[5\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818556 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[6\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818557 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[7\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818558 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[8\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818559 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[9\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818560 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[10\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818561 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[11\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818562 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818563 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[12\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818564 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[13\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818565 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[14\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818566 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[15\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818567 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[16\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818568 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[17\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818569 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[18\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818570 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[19\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818571 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[20\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818572 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818573 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[21\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818574 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[22\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818575 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[23\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818576 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[24\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818577 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[25\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818578 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[26\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818579 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[27\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818580 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[28\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818581 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[29\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818582 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[30\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818583 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818584 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[31\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818585 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[32\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818586 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[33\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818587 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[34\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818588 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[35\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818589 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[36\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818590 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[37\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818591 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[38\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818592 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[39\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818593 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[40\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818594 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818595 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[41\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818596 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[42\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818597 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[43\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818598 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[44\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818599 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[45\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818600 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[46\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818601 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[47\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818602 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818603 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[48\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818604 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[49\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818605 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[50\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818606 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[51\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818607 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[52\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818608 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[53\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818609 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[54\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818610 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818611 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[55\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818612 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[56\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818613 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[57\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818614 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[58\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818615 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[59\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818616 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[60\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818617 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818618 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[61\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818619 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[62\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818620 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[63\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818621 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[64\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818622 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[65\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818623 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818624 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[66\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818625 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[67\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818626 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[68\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818627 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[69\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818628 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[70\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818629 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[71\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818630 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[72\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818631 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[73\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818632 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818633 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[74\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818634 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[75\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818635 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[76\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818636 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[77\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818637 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[78\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818638 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[79\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818639 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[80\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818640 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[81\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818641 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818642 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[82\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818643 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[83\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818644 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[84\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818645 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[85\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818646 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[86\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818647 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[87\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818648 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[88\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818649 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[89\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818650 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[90\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818651 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818652 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[91\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818653 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[92\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818654 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[93\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818655 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[94\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818656 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[95\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818657 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[96\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818658 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[97\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818659 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[98\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818660 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[99\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818661 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818662 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[100\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818663 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[101\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818664 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[102\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818665 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[103\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818666 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[104\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818667 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[105\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818668 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[106\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818669 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818670 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[107\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818671 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[108\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818672 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[109\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818673 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[110\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818674 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[111\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818675 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[112\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818676 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[113\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818677 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[114\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818678 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[115\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818679 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818680 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[116\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818681 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[117\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818682 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[118\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818683 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[119\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818684 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[120\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818685 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[121\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818686 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[122\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818687 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[123\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818688 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[124\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818689 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818690 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[125\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818691 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[126\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[0\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[0\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[1\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[1\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[2\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[2\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[3\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[3\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[4\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[4\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[5\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[5\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[6\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[6\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[7\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[7\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[8\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[8\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[9\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[9\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[10\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[10\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[11\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[11\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[12\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[12\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[13\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[13\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[14\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[14\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[15\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[15\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[16\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[16\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[17\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[17\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[18\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[18\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[19\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[19\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[20\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[20\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818692 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[21\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[21\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[22\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[22\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[23\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[23\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[24\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[24\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[25\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[25\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[26\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[26\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[27\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[27\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[28\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[28\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[29\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[29\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[30\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[30\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[31\] DataMemory.sv(30) " "Inferred latch for \"mem\[127\]\[31\]\" at DataMemory.sv(30)" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272818693 "|fpga_top|cpu_top:processor|DataMemory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 cpu_top:processor\|Mux3:result_mux " "Elaborating entity \"Mux3\" for hierarchy \"cpu_top:processor\|Mux3:result_mux\"" {  } { { "src/cpu_top.sv" "result_mux" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit cpu_top:processor\|BranchUnit:branch_unit " "Elaborating entity \"BranchUnit\" for hierarchy \"cpu_top:processor\|BranchUnit:branch_unit\"" {  } { { "src/cpu_top.sv" "branch_unit" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/cpu_top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DisplayController:display_ctrl " "Elaborating entity \"DisplayController\" for hierarchy \"DisplayController:display_ctrl\"" {  } { { "src/fpga_top.sv" "display_ctrl" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/fpga_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay DisplayController:display_ctrl\|SevenSegmentDisplay:disp0 " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"DisplayController:display_ctrl\|SevenSegmentDisplay:disp0\"" {  } { { "SevenSegmentDisplay/DisplayController.sv" "disp0" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/SevenSegmentDisplay/DisplayController.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272818702 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/db/monociclo.ram0_InstructionMemory_d1968ec4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/db/monociclo.ram0_InstructionMemory_d1968ec4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1764272820633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[14\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[13\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[12\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[11\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[10\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[9\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[8\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[7\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[6\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[5\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[4\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[3\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[2\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[1\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[24\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[24\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[16\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[16\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[8\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[8\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[0\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[0\]\[0\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[16\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[17\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[18\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[19\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[20\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[21\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[22\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[23\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[24\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[25\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[26\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[27\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[28\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[29\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[30\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[31\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[32\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[33\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[34\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[35\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[36\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[37\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[38\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[39\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[40\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[41\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[42\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[43\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[44\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[45\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[46\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[47\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[48\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[49\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[50\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[51\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[52\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[53\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[54\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[55\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[56\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[57\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[58\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[59\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[60\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[61\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[62\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[63\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[64\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[65\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[66\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[67\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[68\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[69\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[70\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[71\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[72\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[73\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[74\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[75\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[76\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[77\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[78\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[79\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[80\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[81\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[82\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[83\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[84\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[85\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[86\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[87\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[88\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[89\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[90\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[91\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[92\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[93\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[94\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[95\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[96\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[97\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[98\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[99\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[100\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[101\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[102\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[103\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[104\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[105\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[106\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[107\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[108\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[109\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[110\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[111\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[112\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[113\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[114\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[115\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[116\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[117\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[118\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[119\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[120\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[121\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[122\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[123\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[124\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[125\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[126\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[1\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[1\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[2\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[2\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[3\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[3\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[4\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[4\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[5\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[5\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[6\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[6\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[7\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[7\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[9\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[9\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[10\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[10\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[11\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[11\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[12\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[12\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[13\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[13\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[14\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[14\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[15\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[15\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[17\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[17\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[18\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[18\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[19\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[19\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[20\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[20\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[21\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[21\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[22\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[22\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[23\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[23\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[25\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[25\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[26\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[26\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[27\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[27\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[28\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[28\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[29\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[29\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[31\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[127\]\[31\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[30\] " "LATCH primitive \"cpu_top:processor\|DataMemory:data_mem\|mem\[15\]\[30\]\" is permanently disabled" {  } { { "src/DataMemory.sv" "" { Text "/home/juliancorralg/Desktop/MySingleCycle/rv32i_mono/src/DataMemory.sv" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1764272820989 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764272821559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764272821766 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "584 " "584 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764272822162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764272822532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764272822532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764272822599 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764272822599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764272822599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764272822599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3535 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3535 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764272822781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 14:47:02 2025 " "Processing ended: Thu Nov 27 14:47:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764272822781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764272822781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764272822781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764272822781 ""}
