module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire [15:0] s0,s1;
    wire ct1;
    add16 ins1(.cin(0), .a(a[15:0]) , .b(b[15:0]) , .cout(ct1), .sum(sum[15:0]));
    add16 ins2(.cin(0), .a(a[31:16]), .b(b[31:16]), .sum(s0));
    add16 ins3(.cin(1), .a(a[31:16]), .b(b[31:16]), .sum(s1));
    
    always @(*) begin
        if (ct1) sum[31:16] = s1;
        else     sum[31:16] = s0;
    end
endmodule
