# Tiny Tapeout project information
project:
  title:        "Zedulo TestChip1"
  author:       "Zedulo"
  discord:      "email: info@zedulo.com"
  description:  "Integration of UART and SPI IP's"
  language:     "SystemVerilog"
  clock_hz:     0

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"

  # Your top module name must start with "tt_um_".
  top_module: "tt_um_zedtc1_top"

  # List your project's source files here.
  source_files:
    # TOP module
    - "tt_um_zedtc1_top.sv"
    # UART IP
    - "otUART.03/uart_reg_pkg.sv"
    - "otUART.03/nco_config.sv"
    - "otUART.03/uart_core.sv"
    - "otUART.03/uart_tx.sv"
    - "otUART.03/uart_rx.sv"
    - "otUART.03/prim_util_pkg.sv"
    - "otUART.03/prim_count_pkg.sv"
    - "otUART.03/prim_fifo_sync_cnt.sv"
    - "otUART.03/prim_fifo_sync.sv"
    - "otUART.03/prim_flop_2sync.sv"
    - "otUART.03/prim_flop_macros.sv"
    - "otUART.03/prim_count.sv"
    - "otUART.03/prim_flop.sv"
    - "otUART.03/prim_assert_standard_macros.svh"
    - "otUART.03/prim_fifo_assert.svh"
    - "otUART.03/prim_assert_yosys_macros.svh"
    - "otUART.03/prim_assert_dummy_macros.svh"
    - "otUART.03/prim_assert_sec_cm.svh"
    # SPI IP
    - "otSPIhost.05/prim_packer_fifo.sv"
    - "otSPIhost.05/spi_host_byte_select.sv"
    - "otSPIhost.05/spi_host_byte_merge.sv"
    - "otSPIhost.05/spi_host_cmd_pkg.sv"
    - "otSPIhost.05/spi_host_shift_register.sv"
    - "otSPIhost.05/prim_buf.sv"
    - "otSPIhost.05/prim_sec_anchor_buf.sv"
    - "otSPIhost.05/prim_flop_en.sv"
    - "otSPIhost.05/prim_util_pkg.sv"
    - "otSPIhost.05/spi_host_fsm.sv"
    - "otSPIhost.05/spi_host_core.sv"
    - "otSPIhost.05/spi_host.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "UART_RX"
  ui[1]: "SPI_MISO"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "UART_TX"
  uo[1]: "SPI_SCL"
  uo[2]: "SPI_CS"
  uo[3]: "SPI_MOSI"
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
