/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [20:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  reg [31:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_26z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [19:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [41:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[56] ? in_data[5] : in_data[76];
  assign celloutsig_1_14z = celloutsig_1_11z ? celloutsig_1_0z : celloutsig_1_11z;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[90] : celloutsig_0_0z;
  assign celloutsig_1_8z = ~(celloutsig_1_4z & celloutsig_1_0z);
  assign celloutsig_1_0z = !(in_data[143] ? in_data[112] : in_data[187]);
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_4z);
  assign celloutsig_1_12z = !(celloutsig_1_6z[4] ? celloutsig_1_9z : celloutsig_1_7z[0]);
  assign celloutsig_1_3z = ~((in_data[136] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_1_13z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_7z[2]);
  assign celloutsig_0_17z = ~((celloutsig_0_7z | celloutsig_0_7z) & celloutsig_0_1z);
  assign celloutsig_0_5z = ~((in_data[84] | celloutsig_0_3z[9]) & (celloutsig_0_3z[8] | celloutsig_0_4z));
  assign celloutsig_0_10z = ~((celloutsig_0_3z[0] | celloutsig_0_8z) & (celloutsig_0_9z[7] | celloutsig_0_5z));
  assign celloutsig_1_11z = celloutsig_1_0z ^ celloutsig_1_4z;
  assign celloutsig_0_7z = ~(celloutsig_0_3z[5] ^ in_data[90]);
  reg [20:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 21'h000000;
    else _18_ <= { celloutsig_0_6z, celloutsig_0_15z };
  assign { _02_[20:7], _00_, _02_[5:3], _01_, _02_[1:0] } = _18_;
  assign celloutsig_0_39z = { in_data[36:8], celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_26z } >= { celloutsig_0_23z[22:20], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_1_2z = { in_data[98:97], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[151:147], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[147:145], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_15z = celloutsig_0_2z[17:13] > celloutsig_0_3z[5:1];
  assign celloutsig_0_37z = celloutsig_0_23z[16:3] <= { celloutsig_0_18z[11:1], celloutsig_0_12z };
  assign celloutsig_1_4z = { in_data[129:123], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } < { in_data[135:128], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_6z[18:1], celloutsig_0_5z, celloutsig_0_4z } < { celloutsig_0_6z[18:0], celloutsig_0_7z };
  assign celloutsig_0_6z = { celloutsig_0_2z[9:0], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_6z[18], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_16z[1:0] };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } * celloutsig_0_6z[12:2];
  assign celloutsig_0_40z = celloutsig_0_23z[19] ? celloutsig_0_23z[10:2] : { _02_[9:7], _00_, _02_[5:3], _01_, _02_[1] };
  assign celloutsig_0_12z = { in_data[74:73], celloutsig_0_1z } | { celloutsig_0_11z[2:1], celloutsig_0_8z };
  assign celloutsig_0_16z = celloutsig_0_9z[6:4] | celloutsig_0_2z[15:13];
  assign celloutsig_1_18z = celloutsig_1_10z[26:23] << { celloutsig_1_7z[1], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[40:32], celloutsig_0_1z } >> in_data[95:86];
  assign celloutsig_1_7z = { in_data[102:101], celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z } - in_data[161:120];
  assign celloutsig_0_11z = { celloutsig_0_2z[12:11], celloutsig_0_7z, celloutsig_0_5z } - { celloutsig_0_9z[10:9], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_14z = { in_data[17:13], celloutsig_0_8z } - { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_6z[12], celloutsig_0_9z } - { in_data[27], celloutsig_0_9z };
  assign celloutsig_0_26z = celloutsig_0_3z[6:1] - { _00_, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[75:60], celloutsig_0_1z, celloutsig_0_1z } - { in_data[30:14], celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[183:177] ^ in_data[122:116];
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_12z) | celloutsig_1_2z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 32'd0;
    else if (celloutsig_1_18z[0]) celloutsig_0_23z = { celloutsig_0_6z[13:3], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_1z };
  assign { _02_[6], _02_[2] } = { _00_, _01_ };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
