

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Thu Jul 25 14:48:37 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.627 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 21 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %j"   --->   Operation 22 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 23 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 24 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 25 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.49ns)   --->   "%icmp_ln114 = icmp_eq  i3 %i_read, i3 0" [patchMaker.cpp:114]   --->   Operation 26 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.57ns)   --->   "%add_ln120 = add i3 %i_read, i3 7" [patchMaker.cpp:120]   --->   Operation 27 'add' 'add_ln120' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i3 %add_ln120" [patchMaker.cpp:120]   --->   Operation 28 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln120" [patchMaker.cpp:120]   --->   Operation 29 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:120]   --->   Operation 30 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 31 [1/1] (0.57ns)   --->   "%add_ln128 = add i3 %j_read, i3 7" [patchMaker.cpp:128]   --->   Operation 31 'add' 'add_ln128' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %add_ln128" [patchMaker.cpp:128]   --->   Operation 32 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%radii_addr_1 = getelementptr i25 %radii, i64 0, i64 %zext_ln128" [patchMaker.cpp:128]   --->   Operation 33 'getelementptr' 'radii_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:128]   --->   Operation 34 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 35 [1/1] (0.49ns)   --->   "%icmp_ln130 = icmp_eq  i3 %k_read, i3 0" [patchMaker.cpp:130]   --->   Operation 35 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.57ns)   --->   "%add_ln136 = add i3 %k_read, i3 7" [patchMaker.cpp:136]   --->   Operation 36 'add' 'add_ln136' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %add_ln136" [patchMaker.cpp:136]   --->   Operation 37 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%radii_addr_2 = getelementptr i25 %radii, i64 0, i64 %zext_ln136" [patchMaker.cpp:136]   --->   Operation 38 'getelementptr' 'radii_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:136]   --->   Operation 39 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 40 [1/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:120]   --->   Operation 40 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%radius_i_1 = select i1 %icmp_ln114, i25 0, i25 %radius_i" [patchMaker.cpp:114]   --->   Operation 41 'select' 'radius_i_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i25 %radius_i_1" [patchMaker.cpp:110]   --->   Operation 42 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:128]   --->   Operation 43 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i25 %radius_j" [patchMaker.cpp:111]   --->   Operation 44 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:136]   --->   Operation 45 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sub_ln139)   --->   "%radius_k_1 = select i1 %icmp_ln130, i25 0, i25 %radius_k" [patchMaker.cpp:130]   --->   Operation 46 'select' 'radius_k_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln139)   --->   "%zext_ln112 = zext i25 %radius_k_1" [patchMaker.cpp:112]   --->   Operation 47 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln139 = sub i26 %zext_ln112, i26 %zext_ln110" [patchMaker.cpp:139]   --->   Operation 48 'sub' 'sub_ln139' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.83ns)   --->   "%sub_ln139_1 = sub i26 %zext_ln111, i26 %zext_ln110" [patchMaker.cpp:139]   --->   Operation 49 'sub' 'sub_ln139_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i26 %sub_ln139" [patchMaker.cpp:139]   --->   Operation 50 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [3/3] (3.62ns)   --->   "%conv = sitofp i32 %sext_ln139" [patchMaker.cpp:139]   --->   Operation 51 'sitofp' 'conv' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i26 %sub_ln139_1" [patchMaker.cpp:139]   --->   Operation 52 'sext' 'sext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [3/3] (3.62ns)   --->   "%conv1 = sitofp i32 %sext_ln139_1" [patchMaker.cpp:139]   --->   Operation 53 'sitofp' 'conv1' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 54 [2/3] (3.62ns)   --->   "%conv = sitofp i32 %sext_ln139" [patchMaker.cpp:139]   --->   Operation 54 'sitofp' 'conv' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 55 [2/3] (3.62ns)   --->   "%conv1 = sitofp i32 %sext_ln139_1" [patchMaker.cpp:139]   --->   Operation 55 'sitofp' 'conv1' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 56 [1/3] (3.62ns)   --->   "%conv = sitofp i32 %sext_ln139" [patchMaker.cpp:139]   --->   Operation 56 'sitofp' 'conv' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 57 [1/3] (3.62ns)   --->   "%conv1 = sitofp i32 %sext_ln139_1" [patchMaker.cpp:139]   --->   Operation 57 'sitofp' 'conv1' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 58 [10/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 58 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 59 [9/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 59 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 60 [8/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 60 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 61 [7/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 61 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 62 [6/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 62 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.98>
ST_11 : Operation 63 [5/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 63 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 64 [4/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 64 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.62>
ST_13 : Operation 65 [3/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 65 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [3/3] (3.62ns)   --->   "%conv_i = sitofp i32 %z_j_read"   --->   Operation 66 'sitofp' 'conv_i' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 67 [3/3] (3.62ns)   --->   "%conv_i1 = sitofp i32 %z_i_read"   --->   Operation 67 'sitofp' 'conv_i1' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.62>
ST_14 : Operation 68 [2/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 68 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [2/3] (3.62ns)   --->   "%conv_i = sitofp i32 %z_j_read"   --->   Operation 69 'sitofp' 'conv_i' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 70 [2/3] (3.62ns)   --->   "%conv_i1 = sitofp i32 %z_i_read"   --->   Operation 70 'sitofp' 'conv_i1' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.62>
ST_15 : Operation 71 [1/10] (2.98ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:139]   --->   Operation 71 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [1/3] (3.62ns)   --->   "%conv_i = sitofp i32 %z_j_read"   --->   Operation 72 'sitofp' 'conv_i' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 73 [1/3] (3.62ns)   --->   "%conv_i1 = sitofp i32 %z_i_read"   --->   Operation 73 'sitofp' 'conv_i1' <Predicate = true> <Delay = 3.62> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 74 [4/4] (2.32ns)   --->   "%dc = fmul i32 %conv_i, i32 %radii_leverArmF"   --->   Operation 74 'fmul' 'dc' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 75 [4/4] (2.32ns)   --->   "%dc_1 = fmul i32 %conv_i1, i32 %radii_leverArmF"   --->   Operation 75 'fmul' 'dc_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 76 [3/4] (2.32ns)   --->   "%dc = fmul i32 %conv_i, i32 %radii_leverArmF"   --->   Operation 76 'fmul' 'dc' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 77 [3/4] (2.32ns)   --->   "%dc_1 = fmul i32 %conv_i1, i32 %radii_leverArmF"   --->   Operation 77 'fmul' 'dc_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 78 [2/4] (2.32ns)   --->   "%dc = fmul i32 %conv_i, i32 %radii_leverArmF"   --->   Operation 78 'fmul' 'dc' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [2/4] (2.32ns)   --->   "%dc_1 = fmul i32 %conv_i1, i32 %radii_leverArmF"   --->   Operation 79 'fmul' 'dc_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 80 [1/4] (2.32ns)   --->   "%dc = fmul i32 %conv_i, i32 %radii_leverArmF"   --->   Operation 80 'fmul' 'dc' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 81 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 82 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 83 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %data_V"   --->   Operation 84 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 85 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 86 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 87 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_10"   --->   Operation 88 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 89 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 90 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 91 [1/4] (2.32ns)   --->   "%dc_1 = fmul i32 %conv_i1, i32 %radii_leverArmF"   --->   Operation 91 'fmul' 'dc_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 92 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 93 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 94 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %data_V_1"   --->   Operation 95 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_12" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 96 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 97 'add' 'add_ln341_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 98 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.70ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_12"   --->   Operation 99 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 100 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.30ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 101 'select' 'ush_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_11, i1 0"   --->   Operation 102 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 103 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 104 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 105 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 106 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 107 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 108 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 109 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i111.i32.i32, i111 %r_V_1, i32 24, i32 55"   --->   Operation 110 'partselect' 'tmp_2' <Predicate = (!isNeg)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_2"   --->   Operation 111 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (0.88ns)   --->   "%result_V_1 = sub i32 0, i32 %val"   --->   Operation 112 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (0.22ns)   --->   "%select_ln59 = select i1 %p_Result_s, i32 %result_V_1, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 113 'select' 'select_ln59' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_13, i1 0"   --->   Operation 114 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 115 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast = sext i9 %ush_1"   --->   Operation 116 'sext' 'sh_prom_i_i_i_i_i26_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i26_cast_cast_cast"   --->   Operation 117 'zext' 'sh_prom_i_i_i_i_i26_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 118 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 119 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_2, i32 24"   --->   Operation 120 'bitselect' 'tmp_8' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 121 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i111.i32.i32, i111 %r_V_3, i32 24, i32 55"   --->   Operation 122 'partselect' 'tmp_9' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_9"   --->   Operation 123 'select' 'val_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 124 [1/1] (0.88ns)   --->   "%result_V_3 = sub i32 0, i32 %val_1"   --->   Operation 124 'sub' 'result_V_3' <Predicate = (p_Result_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.22ns)   --->   "%select_ln59_1 = select i1 %p_Result_1, i32 %result_V_3, i32 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 125 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69 = add i32 %select_ln59, i32 %z_i_read"   --->   Operation 126 'add' 'add_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 127 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln69 = sub i32 %add_ln69, i32 %select_ln59_1"   --->   Operation 127 'sub' 'sub_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln141 = ret i32 %sub_ln69" [patchMaker.cpp:141]   --->   Operation 128 'ret' 'ret_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	wire read on port 'i' [10]  (0 ns)
	'add' operation ('add_ln120', patchMaker.cpp:120) [14]  (0.572 ns)
	'getelementptr' operation ('radii_addr', patchMaker.cpp:120) [16]  (0 ns)
	'load' operation ('radius_i', patchMaker.cpp:120) on array 'radii' [17]  (0.699 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'load' operation ('radius_i', patchMaker.cpp:120) on array 'radii' [17]  (0.699 ns)
	'select' operation ('radius_i', patchMaker.cpp:114) [18]  (0.352 ns)
	'sub' operation ('sub_ln139', patchMaker.cpp:139) [32]  (0.838 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	'sitofp' operation ('conv', patchMaker.cpp:139) [34]  (3.63 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	'sitofp' operation ('conv', patchMaker.cpp:139) [34]  (3.63 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	'sitofp' operation ('conv', patchMaker.cpp:139) [34]  (3.63 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:139) [38]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:139) [38]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:139) [38]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:139) [38]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:139) [38]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:139) [38]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:139) [38]  (2.98 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [39]  (3.63 ns)

 <State 14>: 3.63ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [39]  (3.63 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [39]  (3.63 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('x') [40]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('x') [40]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('x') [40]  (2.32 ns)

 <State 19>: 3.33ns
The critical path consists of the following:
	'fmul' operation ('x') [40]  (2.32 ns)
	'sub' operation ('sub_ln1311') [50]  (0.705 ns)
	'select' operation ('ush') [52]  (0.303 ns)

 <State 20>: 2.89ns
The critical path consists of the following:
	'lshr' operation ('r.V') [55]  (0 ns)
	'select' operation ('val') [60]  (1.05 ns)
	'sub' operation ('result.V') [61]  (0.88 ns)
	'select' operation ('select_ln59', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [62]  (0.227 ns)
	'add' operation ('add_ln69') [87]  (0 ns)
	'sub' operation ('this.V') [88]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
