// Seed: 3253320999
module module_0 (
    output wand id_0
);
  for (id_2 = !1; -1; id_0 = 1 !== id_2) wire id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input tri1 void id_2,
    input tri0 id_3,
    output logic id_4,
    input tri1 id_5,
    output wor id_6,
    id_9,
    input wand id_7
);
  logic [7:0] id_10;
  tri0 id_11 = id_11;
  logic id_12;
  wire id_14;
  assign id_10 = id_10;
  module_0 modCall_1 (id_11);
  wire id_15;
  always id_4 <= id_3 & 1'b0;
  always wait (1) id_4 = id_12;
  assign id_11 = id_7;
  assign id_10[-1] = 1;
endmodule
