
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2.xdf (64-bit)
  **** SW Build 2342198 on Tue Sep 25 18:17:42 MDT 2018
  **** IP Build 2338585 on Tue Sep 25 21:11:54 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2018.2.xdf/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2018.2.xdf/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'nimbix' on host 'JARVICENAE-0A0A1863' (Linux_x86_64 version 4.15.0-34-generic) on Wed Nov 27 03:06:29 UTC 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/data/workspace_picalc/src/_x/pi/add_point'
INFO: [HLS 200-10] Creating and opening project '/data/workspace_picalc/src/_x/pi/add_point/add_point'.
INFO: [HLS 200-10] Adding design file '/data/workspace_picalc/src/pi.cl' to the project
INFO: [HLS 200-10] Creating and opening solution '/data/workspace_picalc/src/_x/pi/add_point/add_point/solution'.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_rtl -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=256
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -enable_maxiConservative=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-10] Starting synthesis with clang3.9 flow ...
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/data/workspace_picalc/src/pi.cl' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 358.859 ; gain = 2.062 ; free physical = 125219 ; free virtual = 258170
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 358.859 ; gain = 2.062 ; free physical = 125219 ; free virtual = 258170
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 358.859 ; gain = 2.062 ; free physical = 125219 ; free virtual = 258170
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 358.859 ; gain = 2.062 ; free physical = 125218 ; free virtual = 258170
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (/data/workspace_picalc/src/pi.cl:4) in function 'add_point' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 486.801 ; gain = 130.004 ; free physical = 125199 ; free virtual = 258150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 486.801 ; gain = 130.004 ; free physical = 125207 ; free virtual = 258159
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add_point' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'gmem' (/data/workspace_picalc/src/pi.cl:30) and bus request on port 'gmem' (/data/workspace_picalc/src/pi.cl:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 337.
WARNING: [SCHED 204-21] Estimated clock period (3.103ns) exceeds the target (target clock period: 3.33333ns, clock uncertainty: 0.9ns, effective delay budget: 2.43333ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('conv5', /data/workspace_picalc/src/pi.cl:14) (3.1 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.98 seconds; current allocated memory: 64.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 67.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add_point/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add_point/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add_point/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add_point/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add_point/inside' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add_point/prng_state' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add_point/wg_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add_point' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'group_id_x', 'group_id_y', 'group_id_z', 'inside', 'prng_state' and 'wg_size' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'add_point' is 12964 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'add_point_fadd_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_point_fcmp_32ns_32ns_1_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_point_fmul_32ns_32ns_32_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_point_fsqrt_32ns_32ns_32_28_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_point_mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_point_uitofp_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_point'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 72.850 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'add_point_add_point_mul_32ns_32ns_64_2_1_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 486.801 ; gain = 130.004 ; free physical = 125171 ; free virtual = 258133
INFO: [SYSC 207-301] Generating SystemC RTL for add_point with prefix add_point_.
INFO: [VHDL 208-304] Generating VHDL RTL for add_point with prefix add_point_.
INFO: [VLOG 209-307] Generating Verilog RTL for add_point with prefix add_point_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2.xdf (64-bit)
  **** SW Build 2342198 on Tue Sep 25 18:17:42 MDT 2018
  **** IP Build 2338585 on Tue Sep 25 21:11:54 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.2.xdf/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'add_point_add_point_ap_fadd_9_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'add_point_add_point_ap_fadd_9_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'add_point_add_point_ap_fadd_9_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'add_point_add_point_ap_fcmp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'add_point_add_point_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'add_point_add_point_ap_fcmp_1_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'add_point_add_point_ap_fmul_5_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'add_point_add_point_ap_fmul_5_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'add_point_add_point_ap_fmul_5_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'add_point_add_point_ap_fsqrt_26_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'add_point_add_point_ap_fsqrt_26_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'add_point_add_point_ap_fsqrt_26_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'add_point_add_point_ap_uitofp_6_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'add_point_add_point_ap_uitofp_6_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'add_point_add_point_ap_uitofp_6_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.2.xdf/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 03:07:06 2019...
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 37.69 seconds; peak allocated memory: 72.850 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 27 03:07:06 2019...
