/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  reg [20:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [29:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[122] ? celloutsig_1_0z[3] : in_data[116];
  assign celloutsig_1_14z = !(celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_9z);
  assign celloutsig_1_5z = !(celloutsig_1_2z ? celloutsig_1_0z[3] : celloutsig_1_3z);
  assign celloutsig_0_10z = ~celloutsig_0_9z[2];
  assign celloutsig_0_5z = celloutsig_0_4z | _00_;
  assign celloutsig_0_12z = _01_ | celloutsig_0_4z;
  assign celloutsig_1_12z = celloutsig_1_1z ^ celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_11z[6] ^ celloutsig_1_17z[1];
  reg [6:0] _13_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 7'h00;
    else _13_ <= in_data[6:0];
  assign { _00_, _01_, _04_[4:0] } = _13_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 21'h000000;
    else _03_ <= { in_data[71:59], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_12z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { in_data[126:125], celloutsig_1_3z };
  assign celloutsig_0_3z = { _00_, _01_, _04_[4], celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, in_data[43:42], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_9z = in_data[70:65] / { 1'h1, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_3z[4:1] / { 1'h1, _04_[2:1], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[71:67] === { _04_[3:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_0z >= { celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_0_20z = celloutsig_0_13z[8:4] >= _03_[14:10];
  assign celloutsig_1_3z = { celloutsig_1_0z[3:2], celloutsig_1_2z } >= { celloutsig_1_0z[2:1], celloutsig_1_2z };
  assign celloutsig_0_4z = ! { in_data[45:41], celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[151:139] < in_data[164:152];
  assign celloutsig_0_0z = in_data[38:27] !== in_data[82:71];
  assign celloutsig_1_0z = in_data[153:150] | in_data[150:147];
  assign celloutsig_1_19z = & celloutsig_1_11z[8:5];
  assign celloutsig_0_7z = celloutsig_0_2z & celloutsig_0_6z[0];
  assign celloutsig_0_21z = celloutsig_0_8z[25] & celloutsig_0_8z[27];
  assign celloutsig_0_13z = { celloutsig_0_8z[22:17], _00_, _01_, _04_[4:0], celloutsig_0_5z } >> { in_data[89:77], celloutsig_0_10z };
  assign celloutsig_0_8z = { in_data[32:19], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z } >>> { in_data[42:24], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_4z = celloutsig_1_0z >>> { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_0z[3], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } - { in_data[151:144], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_3z, celloutsig_1_14z, _02_ } - { celloutsig_1_4z, celloutsig_1_12z };
  assign _04_[6:5] = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
