
---------- Begin Simulation Statistics ----------
simSeconds                                   0.143636                       # Number of seconds simulated (Second)
simTicks                                 143635730823                       # Number of ticks simulated (Tick)
finalTick                                143635730823                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    359.20                       # Real time elapsed on the host (Second)
hostTickRate                                399875918                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2297240                       # Number of bytes of host memory used (Byte)
simInsts                                    137732330                       # Number of instructions simulated (Count)
simOps                                      240462206                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   383441                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     669436                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.demandHits::processor.cores.core.data     53905182                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.demandHits::total     53905182                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::processor.cores.core.data     53905182                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::total     53905182                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.demandMisses::processor.cores.core.data     14271207                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.demandMisses::total     14271207                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::processor.cores.core.data     14271207                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::total     14271207                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.demandMissLatency::processor.cores.core.data  68255308035                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMissLatency::total  68255308035                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::processor.cores.core.data  68255308035                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::total  68255308035                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandAccesses::processor.cores.core.data     68176389                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandAccesses::total     68176389                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::processor.cores.core.data     68176389                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::total     68176389                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandMissRate::processor.cores.core.data     0.209328                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMissRate::total     0.209328                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::processor.cores.core.data     0.209328                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::total     0.209328                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::processor.cores.core.data  4782.728471                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::total  4782.728471                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::processor.cores.core.data  4782.728471                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::total  4782.728471                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.writebacks::writebacks       177727                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.writebacks::total       177727                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::processor.cores.core.data         2144                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::total         2144                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::processor.cores.core.data         2144                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::total         2144                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::processor.cores.core.data     14269063                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::total     14269063                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher      1416577                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::processor.cores.core.data     14269063                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::total     15685640                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::processor.cores.core.data  63467702766                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::total  63467702766                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   8474119371                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::processor.cores.core.data  63467702766                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::total  71941822137                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::processor.cores.core.data     0.209296                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::total     0.209296                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::processor.cores.core.data     0.209296                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::total     0.230074                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::processor.cores.core.data  4447.923649                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::total  4447.923649                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  5982.109953                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::processor.cores.core.data  4447.923649                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::total  4586.476684                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.replacements     15685580                       # number of replacements (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher      1416577                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::total      1416577                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   8474119371                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::total   8474119371                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  5982.109953                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::total  5982.109953                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::processor.cores.core.data            8                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::total            8                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::processor.cores.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::processor.cores.core.data       137196                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::total       137196                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::processor.cores.core.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::processor.cores.core.data     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::total     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::processor.cores.core.data        34299                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::total        34299                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::processor.cores.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::processor.cores.core.data       275724                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::total       275724                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::processor.cores.core.data     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::total     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::processor.cores.core.data        68931                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::total        68931                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::processor.cores.core.data           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::processor.cores.core.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::processor.cores.core.data     37069029                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::total     37069029                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::processor.cores.core.data     14174704                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::total     14174704                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::processor.cores.core.data  67200015384                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::total  67200015384                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::processor.cores.core.data     51243733                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::total     51243733                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::processor.cores.core.data     0.276613                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::total     0.276613                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::processor.cores.core.data  4740.840823                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::total  4740.840823                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::processor.cores.core.data           10                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::processor.cores.core.data     14174694                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::total     14174694                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::processor.cores.core.data  62479521936                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::total  62479521936                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::processor.cores.core.data     0.276613                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::total     0.276613                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::processor.cores.core.data  4407.821568                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::total  4407.821568                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.hits::processor.cores.core.data     16836153                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.hits::total     16836153                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::processor.cores.core.data        96503                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::total        96503                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::processor.cores.core.data   1055292651                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::total   1055292651                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::processor.cores.core.data     16932656                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::total     16932656                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::processor.cores.core.data     0.005699                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::total     0.005699                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::processor.cores.core.data 10935.335181                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::total 10935.335181                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::processor.cores.core.data         2134                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::total         2134                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::processor.cores.core.data        94369                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::total        94369                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::processor.cores.core.data    988180830                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::total    988180830                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::processor.cores.core.data     0.005573                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::total     0.005573                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::processor.cores.core.data 10471.455987                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::total 10471.455987                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.prefetcher.demandMshrMisses     14269063                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIssued      3537999                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUnused       877909                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUseful       536524                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_dcache.prefetcher.accuracy     0.151646                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.coverage     0.036238                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInCache      2109114                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInMSHR        10812                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInWB         1496                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfLate      2121422                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIdentified      3537999                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfSpanPage       238969                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulSpanPage       164611                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.tags.tagsInUse    63.997702                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_dcache.tags.totalRefs     69590846                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.sampledRefs     15685644                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.avgRefs     4.436595                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_dcache.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_dcache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher     4.220727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.occupancies::processor.cores.core.data    59.776975                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.065949                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::processor.cores.core.data     0.934015                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::total     0.999964                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcache.tags.tagAccesses    152038470                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_dcache.tags.dataAccesses    152038470                       # Number of data accesses (Count)
board.cache_hierarchy.l1_dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.demandHits::processor.cores.core.inst    172229161                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.demandHits::total    172229161                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.overallHits::processor.cores.core.inst    172229161                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.overallHits::total    172229161                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.demandMisses::processor.cores.core.inst         4038                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.demandMisses::total         4038                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::processor.cores.core.inst         4038                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::total         4038                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.demandMissLatency::processor.cores.core.inst     76710213                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMissLatency::total     76710213                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::processor.cores.core.inst     76710213                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::total     76710213                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandAccesses::processor.cores.core.inst    172233199                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandAccesses::total    172233199                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::processor.cores.core.inst    172233199                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::total    172233199                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandMissRate::processor.cores.core.inst     0.000023                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMissRate::total     0.000023                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::processor.cores.core.inst     0.000023                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::total     0.000023                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMissLatency::processor.cores.core.inst 18997.080981                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMissLatency::total 18997.080981                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::processor.cores.core.inst 18997.080981                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::total 18997.080981                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.demandMshrMisses::processor.cores.core.inst         4038                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMisses::total         4038                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::processor.cores.core.inst         4038                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::total         4038                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::processor.cores.core.inst     75365559                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::total     75365559                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::processor.cores.core.inst     75365559                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::total     75365559                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissRate::processor.cores.core.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::processor.cores.core.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::processor.cores.core.inst 18664.080981                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::total 18664.080981                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::processor.cores.core.inst 18664.080981                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::total 18664.080981                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.replacements         3974                       # number of replacements (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::processor.cores.core.inst    172229161                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::total    172229161                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::processor.cores.core.inst         4038                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::total         4038                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::processor.cores.core.inst     76710213                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::total     76710213                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.accesses::processor.cores.core.inst    172233199                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.accesses::total    172233199                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.missRate::processor.cores.core.inst     0.000023                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.missRate::total     0.000023                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::processor.cores.core.inst 18997.080981                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::total 18997.080981                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::processor.cores.core.inst         4038                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::total         4038                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::processor.cores.core.inst     75365559                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::total     75365559                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::processor.cores.core.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::processor.cores.core.inst 18664.080981                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::total 18664.080981                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.prefetcher.demandMshrMisses         4038                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_icache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.tags.tagsInUse    63.997885                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_icache.tags.totalRefs    172233199                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.sampledRefs         4038                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.avgRefs 42653.095344                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_icache.tags.warmupTick        73260                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_icache.tags.occupancies::processor.cores.core.inst    63.997885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::processor.cores.core.inst     0.999967                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::total     0.999967                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::0           53                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_icache.tags.tagAccesses    344470436                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_icache.tags.dataAccesses    344470436                       # Number of data accesses (Count)
board.cache_hierarchy.l1_icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.demandHits::cache_hierarchy.l1_dcache.prefetcher      1402879                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.inst         2909                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.data     14255669                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::total     15661457                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.overallHits::cache_hierarchy.l1_dcache.prefetcher      1402879                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.inst         2909                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.data     14255669                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::total     15661457                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.demandMisses::cache_hierarchy.l1_dcache.prefetcher        13698                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.inst         1129                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.data        13398                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::total        28225                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::cache_hierarchy.l1_dcache.prefetcher        13698                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.inst         1129                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.data        13398                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::total        28225                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.demandMissLatency::cache_hierarchy.l1_dcache.prefetcher   1070105139                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.inst     61990947                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.data   1028020950                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::total   2160117036                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::cache_hierarchy.l1_dcache.prefetcher   1070105139                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.inst     61990947                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.data   1028020950                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::total   2160117036                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandAccesses::cache_hierarchy.l1_dcache.prefetcher      1416577                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.inst         4038                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.data     14269067                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::total     15689682                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::cache_hierarchy.l1_dcache.prefetcher      1416577                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.inst         4038                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.data     14269067                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::total     15689682                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandMissRate::cache_hierarchy.l1_dcache.prefetcher     0.009670                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.inst     0.279594                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.data     0.000939                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::total     0.001799                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::cache_hierarchy.l1_dcache.prefetcher     0.009670                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.inst     0.279594                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.data     0.000939                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::total     0.001799                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 78121.268725                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.inst 54907.836138                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.data 76729.433498                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::total 76532.047334                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 78121.268725                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.inst 54907.836138                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.data 76729.433498                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::total 76532.047334                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.writebacks::writebacks        30028                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.writebacks::total        30028                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::cache_hierarchy.l1_dcache.prefetcher        10622                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::total        10622                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::cache_hierarchy.l1_dcache.prefetcher        10622                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::total        10622                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::cache_hierarchy.l1_dcache.prefetcher         3076                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.inst         1129                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.data        13398                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::total        17603                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher         3076                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l2_cache.prefetcher        42360                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.inst         1129                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.data        13398                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::total        59963                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher    311756019                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.inst     58231377                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.data    983405610                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::total   1353393006                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher    311756019                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l2_cache.prefetcher   3315719215                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.inst     58231377                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.data    983405610                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::total   4669112221                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.002171                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.inst     0.279594                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.data     0.000939                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::total     0.001122                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.002171                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.inst     0.279594                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.data     0.000939                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::total     0.003822                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 101351.111508                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.inst 51577.836138                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.data 73399.433498                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::total 76884.224621                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 101351.111508                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 78274.769004                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.inst 51577.836138                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.data 73399.433498                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::total 77866.554725                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.replacements        55869                       # number of replacements (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::writebacks          591                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::total          591                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.l2_cache.prefetcher        42360                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::total        42360                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2_cache.prefetcher   3315719215                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::total   3315719215                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 78274.769004                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::total 78274.769004                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.hits::processor.cores.core.data        92819                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.hits::total        92819                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::processor.cores.core.data         1554                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::total         1554                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::processor.cores.core.data    132837363                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::total    132837363                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::processor.cores.core.data        94373                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::total        94373                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::processor.cores.core.data     0.016467                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::total     0.016467                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::processor.cores.core.data 85480.928571                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::total 85480.928571                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::processor.cores.core.data         1554                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::total         1554                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::processor.cores.core.data    127662543                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::total    127662543                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.016467                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::total     0.016467                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 82150.928571                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::total 82150.928571                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::cache_hierarchy.l1_dcache.prefetcher      1402879                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.inst         2909                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.data     14162850                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::total     15568638                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::cache_hierarchy.l1_dcache.prefetcher        13698                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.inst         1129                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.data        11844                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::total        26671                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.l1_dcache.prefetcher   1070105139                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.inst     61990947                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.data    895183587                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::total   2027279673                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::cache_hierarchy.l1_dcache.prefetcher      1416577                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.inst         4038                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.data     14174694                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::total     15595309                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::cache_hierarchy.l1_dcache.prefetcher     0.009670                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.inst     0.279594                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.data     0.000836                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::total     0.001710                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1_dcache.prefetcher 78121.268725                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 54907.836138                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 75581.187690                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::total 76010.636009                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.l1_dcache.prefetcher        10622                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::total        10622                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher         3076                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst         1129                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.data        11844                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::total        16049                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher    311756019                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     58231377                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data    855743067                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::total   1225730463                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.002171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.279594                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.000836                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::total     0.001029                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 101351.111508                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 51577.836138                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 72251.187690                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::total 76374.257773                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.WritebackDirty.hits::writebacks       177727                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.hits::total       177727                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::writebacks       177727                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::total       177727                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.prefetcher.demandMshrMisses        17603                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIssued       132344                       # number of hwpf issued (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUnused         5372                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUseful        25875                       # number of useful prefetch (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2_cache.prefetcher.accuracy     0.195513                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.coverage     0.595129                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInCache        67009                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInMSHR        22975                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfLate        89984                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIdentified       158148                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfBufferHit        16198                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedDemand         6540                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfSpanPage        34432                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulSpanPage         6124                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.tags.tagsInUse  4091.007542                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2_cache.tags.totalRefs     31410383                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.sampledRefs        59965                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.avgRefs   523.811940                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2_cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2_cache.tags.occupancies::writebacks     0.001218                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher   198.707108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l2_cache.prefetcher  2511.747617                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.inst     2.827900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.data  1377.723699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::writebacks     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.048512                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l2_cache.prefetcher     0.613220                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.inst     0.000690                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.data     0.336358                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::total     0.998781                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1022         2280                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1024         1816                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::1          219                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::2          208                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::3         1142                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::4          711                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::0          155                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::1          293                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::2          234                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::3          320                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::4          814                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1022     0.556641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1024     0.443359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.tagAccesses    125576909                       # Number of tag accesses (Count)
board.cache_hierarchy.l2_cache.tags.dataAccesses    125576909                       # Number of data accesses (Count)
board.cache_hierarchy.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.transDist::ReadResp     15595309                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::WritebackDirty       207755                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::CleanEvict     15537668                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::HardPFReq        58092                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExReq        94373                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExResp        94373                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadSharedReq     15595309                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port     47056868                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port        12050                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount::total     47068918                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port   1015255744                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port       258432                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize::total   1015514176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.snoops           113961                       # Total snoops (Count)
board.cache_hierarchy.l2_xbar.snoopTraffic      1921792                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2_xbar.snoopFanout::samples     15803643                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::mean     0.000041                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::stdev     0.006433                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::0     15802989    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::1          654      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::total     15803643                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.occupancy  10652219297                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer0.occupancy  15669958356                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer1.occupancy      4033962                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.snoop_filter.totRequests     31379236                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleRequests     15689554                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.totSnoops          654                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleSnoops          654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp        58409                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty        30028                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict        25836                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         1554                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         1554                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        58409                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port       175790                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::total       175790                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       175790                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port      5759424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::total      5759424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      5759424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        59963                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        59963    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        59963                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy     56289936                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy     48497276                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       115827                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        55864                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples     30028.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1_dcache.prefetcher::samples      3134.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2_cache.prefetcher::samples     42299.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      1129.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples     13379.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.007978754458                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds         1743                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds         1744                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         162896                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState         28377                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                  59963                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                 30028                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                59963                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts               30028                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                22                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.81                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 24.65                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6            59963                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6           30028                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              30744                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               5378                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               4583                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3               4388                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4               3435                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5               2556                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6               2422                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               2147                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               1915                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                673                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10               507                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11               412                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               309                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               222                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14               117                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                77                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                43                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               611                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               615                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17               840                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18               945                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19              1067                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20              1184                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21              1305                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22              1415                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23              1516                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24              1621                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25              1708                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26              1819                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27              1822                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28              1919                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29              3612                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30              2207                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31              2101                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32              2497                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33               337                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34               262                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35               182                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36               181                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                78                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                72                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples         1744                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    34.369839                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    25.604045                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    75.458402                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127         1706     97.82%     97.82% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255           23      1.32%     99.14% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383            9      0.52%     99.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-511            3      0.17%     99.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-639            1      0.06%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-767            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2560-2687            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total         1744                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples         1743                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    17.208835                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    17.098585                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     2.107063                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16         1095     62.82%     62.82% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17           18      1.03%     63.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          425     24.38%     88.24% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19           34      1.95%     90.19% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20           28      1.61%     91.80% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21           38      2.18%     93.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22           25      1.43%     95.41% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23           17      0.98%     96.39% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24           21      1.20%     97.59% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::25           22      1.26%     98.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::26           20      1.15%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total         1743                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ               1408                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys            3837632                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys         1921792                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         26717808.84889326                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         13379623.50306967                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             143635718835                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1596112.04                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1_dcache.prefetcher       200576                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2_cache.prefetcher      2707136                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        72256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data       856256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks      1920128                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1_dcache.prefetcher 1396421.342034779489                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2_cache.prefetcher 18847232.401636611670                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 503050.317535821989                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 5961302.212853642181                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 13368038.641904102638                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1_dcache.prefetcher         3134                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2_cache.prefetcher        42302                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         1129                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data        13398                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks        30028                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1_dcache.prefetcher    226908603                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2_cache.prefetcher   2309443377                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     27546880                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data    620301690                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 3253011587838                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1_dcache.prefetcher     72402.23                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2_cache.prefetcher     54594.19                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     24399.36                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     46298.08                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks 108332609.16                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1_dcache.prefetcher       200576                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2_cache.prefetcher      2707328                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        72256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data       857472                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total      3837632                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        72256                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        72256                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks      1921792                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total      1921792                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1_dcache.prefetcher         3134                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2_cache.prefetcher        42302                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         1129                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data        13398                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total        59963                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks        30028                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total        30028                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1_dcache.prefetcher      1396421                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2_cache.prefetcher     18848569                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst       503050                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data      5969768                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     26717809                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst       503050                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total       503050                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     13379624                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     13379624                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     13379624                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1_dcache.prefetcher      1396421                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2_cache.prefetcher     18848569                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst       503050                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data      5969768                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     40097432                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts           59941                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts          30002                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0         3393                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1         3640                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         3476                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3         3643                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         3611                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         3889                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6         4128                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         3458                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         3304                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9         3588                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10         3397                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11         3563                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12         4032                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13         4751                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14         4550                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15         3518                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0         1616                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1         1950                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2         1821                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3         1696                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4         1961                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5         1775                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6         1889                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7         1936                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8         1567                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9         1986                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10         1833                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11         1801                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12         2059                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13         1923                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14         2149                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15         2040                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         2060306800                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        299705000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    3184200550                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           34372.25                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      53122.25                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          38272                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits         24624                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        63.85                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        82.07                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples        27039                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   212.831540                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   119.910505                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   280.596162                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        16914     62.55%     62.55% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255         3898     14.42%     76.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383         1168      4.32%     81.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          770      2.85%     84.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         1259      4.66%     88.79% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          545      2.02%     90.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          434      1.61%     92.41% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          452      1.67%     94.09% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         1599      5.91%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total        27039                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead      3836224                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten      1920128                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          26.708006                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW          13.368039                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.31                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.21                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.10                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          69.93                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy     91656180                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     48697440                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    208759320                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy     76441680                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 11338264080.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  14503851210                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  42942351360                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  69210021270                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   481.844043                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 111471124537                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   4796220000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  27368386286                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy    101459400                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy     53904180                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy    219219420                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy     80142660                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 11338264080.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  14812538700                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  42682404000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  69287932440                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   482.386465                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 110787414774                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   4796220000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  28052096049                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        431338531                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               3.131710                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               0.319314                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.commitStats0.numInsts    137732584                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps    240462500                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     3.131710                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     0.319314                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts       281462                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts    239951507                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts     51243792                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts     16932873                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass       271934      0.11%      0.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu    155126253     64.51%     64.62% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult     16777904      6.98%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv         1407      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd         2169      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd        98698      0.04%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu         2380      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt          896      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc         3994      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift          200      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead     51241276     21.31%     92.96% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite     16862433      7.01%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead         2516      0.00%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite        70440      0.03%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total    240462500                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl     17446211                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl     17438882                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl         7291                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl     17428209                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        17964                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall         5458                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn         5453                       # Class of control type instructions committed (Count)
board.processor.cores.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores.core.exec_context.thread_0.numCallsReturns        10911                       # Number of times a function call or return occured (Count)
board.processor.cores.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores.core.exec_context.thread_0.numIdleCycles     0.003003                       # Number of idle cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.numBusyCycles 431338530.996997                       # Number of busy cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
board.processor.cores.core.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
board.processor.cores.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts     68176665                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpAluAccesses       281462                       # Number of float alu accesses (Count)
board.processor.cores.core.executeStats0.numFpRegReads       579894                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites       209783                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntAluAccesses    239951507                       # Number of integer alu accesses (Count)
board.processor.cores.core.executeStats0.numIntRegReads    375157054                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites    188213305                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs     68176665                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads    103014324                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetchStats0.numInsts    137732584                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps    240462500                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     0.319314                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches     17446211                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.040447                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores.core.mmu.dtb.rdAccesses     51243795                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses     16932874                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses         2913                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses          619                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses    172233233                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses          167                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 143635730823                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           38                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
