var searchData=
[
  ['name_5005',['name',['../structcirct_1_1calyx_1_1PortInfo.html#aa3aea44d0ba220bd47a3058e8053be9f',1,'circt::calyx::PortInfo::name()'],['../structcirct_1_1firrtl_1_1PortInfo.html#ac92bf7f9085bc3bade07f54859a149eb',1,'circt::firrtl::PortInfo::name()'],['../structcirct_1_1firrtl_1_1BundleType_1_1BundleElement.html#a7a5fb9f009d180a8bcd245ca74ca4c21',1,'circt::firrtl::BundleType::BundleElement::name()'],['../structcirct_1_1hw_1_1PortInfo.html#a66bb91ee2b71d556f2f1cd9feb88cf52',1,'circt::hw::PortInfo::name()'],['../structcirct_1_1hw_1_1detail_1_1FieldInfo.html#ae9247c35b8090ec598ca1ba83fd8209a',1,'circt::hw::detail::FieldInfo::name()'],['../structHWStructFieldInfo.html#a9af548efef7f2a9991f50eb49334a17c',1,'HWStructFieldInfo::name()'],['../structllvm_1_1yaml_1_1MappingContextTraits_3_01DescribedSignal_00_01Context_01_4_1_1Field.html#a6598e4defedec50b4b2b7f1e03a780fe',1,'llvm::yaml::MappingContextTraits&lt; DescribedSignal, Context &gt;::Field::name()'],['../structllvm_1_1yaml_1_1MappingContextTraits_3_01DescribedInstance_00_01Context_01_4_1_1Instance.html#a0904e888e0d8096b659854f595d91e2f',1,'llvm::yaml::MappingContextTraits&lt; DescribedInstance, Context &gt;::Instance::name()'],['../structllvm_1_1yaml_1_1MappingContextTraits_3_01sv_1_1InterfaceOp_00_01Context_01_4_1_1Interface.html#a8c7260ffde251916db7f3da608e8419a',1,'llvm::yaml::MappingContextTraits&lt; sv::InterfaceOp, Context &gt;::Interface::name()'],['../structcirct_1_1llhd_1_1sim_1_1Signal.html#a1b11302f626e24ca92988bce999394a8',1,'circt::llhd::sim::Signal::name()'],['../structcirct_1_1llhd_1_1sim_1_1Instance.html#a1a92f96bebf263b557de7aea9dbe1204',1,'circt::llhd::sim::Instance::name()']]],
  ['nargs_5006',['nArgs',['../structcirct_1_1llhd_1_1sim_1_1Instance.html#af0b18d82113c01ea8d798ac336856d7f',1,'circt::llhd::sim::Instance']]],
  ['nextgeneratednameid_5007',['nextGeneratedNameID',['../structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#aaa0755e5f54d060d8f6269c355a1f959',1,'circt::ExportVerilog::NameCollisionResolver']]],
  ['noalwayscomb_5008',['noAlwaysComb',['../structcirct_1_1LoweringOptions.html#a0a5a93ad2204f54ada74664e11957bbc',1,'circt::LoweringOptions']]],
  ['node_5009',['node',['../structcirct_1_1ExportVerilog_1_1RearrangableOStream_1_1Cursor.html#a1417bd8e255d77ca51516cdcccf4ba4f',1,'circt::ExportVerilog::RearrangableOStream::Cursor']]],
  ['nodemap_5010',['nodeMap',['../classcirct_1_1firrtl_1_1InstanceGraph.html#a64851e35ae6001bbe2a4688ed1640a08',1,'circt::firrtl::InstanceGraph']]],
  ['nodes_5011',['nodes',['../classcirct_1_1firrtl_1_1InstanceGraph.html#a8377d3c7229343b401153b9c8a307087',1,'circt::firrtl::InstanceGraph']]],
  ['numannotationfiles_5012',['numAnnotationFiles',['../structcirct_1_1firrtl_1_1FIRParserOptions.html#a4c645f77a893f118a9ba838d8880c084',1,'circt::firrtl::FIRParserOptions']]],
  ['numbits_5013',['numBits',['../structcirct_1_1firrtl_1_1RecursiveTypeProperties.html#a682b2aee5f6d3b3d5b0ca88e9d90bf07',1,'circt::firrtl::RecursiveTypeProperties']]],
  ['numreadports_5014',['numReadPorts',['../structcirct_1_1firrtl_1_1FirMemory.html#a4c36bd55f223cda776872e72b1dd8bb0',1,'circt::firrtl::FirMemory']]],
  ['numreadwriteports_5015',['numReadWritePorts',['../structcirct_1_1firrtl_1_1FirMemory.html#a2c0b85a5aa19b3bbb18ef878b46e1133',1,'circt::firrtl::FirMemory']]],
  ['numtrs_5016',['numTRs',['../structcirct_1_1llhd_1_1TemporalRegionAnalysis.html#a32af8e6c4007114e40782ab4bf9d290a',1,'circt::llhd::TemporalRegionAnalysis']]],
  ['numwriteports_5017',['numWritePorts',['../structcirct_1_1firrtl_1_1FirMemory.html#a40f2e193117dd717463b59ae4d6d2300',1,'circt::firrtl::FirMemory']]]
];
