# Digital Design using SystemVerilog
Design and verification (flat testbenches) of basic combinational and sequential logic circuits using SystemVerilog.

## Contents of This Repository

### Part 1: Combinational Logic Design

Multiplexers, decoders, and priority encoders.

### Part 2: Sequential Logic Design

Latch, flip-flops, register, and finite state machines (FSM).

### Part 3: Digital Building Blocks 

**1. Arithmetic Circuits**

Half adder (HA), full adder (FA), ripple carry adder/subtractor, arithmetic logic unit (ALU), and shifter.

**2. Sequential Building Blocks**

Counters, digitally controlled oscillator (DCO), and shift registers.

**3. Memory Arrays**

Register file, RAM, ROM, and FIFO.

## References

[1] "Digital Design and Computer Architecture", a textbook *by* Sarah L. Harris and David Harris.

[2] "[Digital Circuit Design Using Verilog](https://www.youtube.com/playlist?list=PL-iIOnHwN7NXw01eBDR7wI8KzGK4mu8Sr)", a course *by* Anas Salah Eddin.
