 2
【 MOS-NDR 】 、 【 MOS-HBT-NDR 】 、 與
【HBT-NDR】負微分電阻元件，可藉由調變各
MOS 元件之寬度/長度(Width / Length)的變化，
與調整第三端點Vgg電壓，得到不同的峰值(peak)
與谷值(valley)的電流-電壓特性曲線。其具有極
廣大範圍的調變特性，因此可以應用在各種不同
的應用電路上。不但可以簡化以往電路設計上的
複雜度，亦可實現多種應用電路，故其在電路設
計與應用方面，極具潛力。 
 
三、 研究方法 
 
圖一 MOS-HBT-NDR 元件及其電路符號 
圖一為 λ型 MOS-HBT-NDR 元件，由一個 NMOS
及兩個 HBT 電晶體所組成。hbt1 的 base 端與
collector端相接在一起其動作就像是一個二極
體一樣，它用來調變 hbt3 的輸入 base 端電壓；
而 mn2 的 gate 端連接到 hbt 元件的 collector
端，它的操作就像個主動開關。mn2 的 source
端、hbt3 的 emitter 端與基底連接在一起。當
hbt1 的 collector 端所接的 Vgg 給定一個大於
hbt1 臨界電壓的固定正電壓，hbt3 的 Vbe 電壓
低於 mn2 導通電壓，此時 hbt1 工作在飽和區，
而由於hbt1的 base端與 collector端相接在一
起，動作如同一個二極體，mn2 不導通，hbt3 的
base 極端電壓為 Vgg–Vt1，所以 hbt3 導通，因
此才產生了正電流曲線。當 Vdd–Vt2 > 0 時，mn2
導通，此時 hbt3 的 Vbe 電壓等於 mn2 的 Vds 電
壓，由於 hbt1 和 mn2 分壓，使得 mn2 的 Vds 電
壓比 hbt3 的 Vbe 小，此時 hb.3t 就截止，這時
負微分電阻區域形成。圖二為此電路的 I-V 曲線
圖。 
0 0.2 0.4 0.6 0.8 1
Voltage (V)
0
0.4
0.8
1.2
C
ur
re
nt
 (m
A
)
I-V curves by modulating Wmn2
with Vgg=1.8V
50μm
100μm
150μm
 
圖二 MOS-HBT-NDR 之電壓-電流曲線圖 
圖三為調整第三端點 Vgg 的電路的模擬
圖，由圖的結果可以得知，Vgg 電壓的大小可以
有效的控制峰值電流 IP的大小。運用了雙端電源
電壓來控制所得到的電流-電壓特性曲線。 
0 0.2 0.4 0.6 0.8 1
Voltage (V)
0
0.4
0.8
1.2
1.6
2
C
ur
re
nt
 (m
A
)
I-V curves by modulating the 
Vgg values with Wmn2=100μm
1.9V
1.8V
1.7V
 
圖三 MOS-HBT-NDR 之電壓-電流曲線圖 
圖四為【HBT-NDR】負微分電阻元件的結
構，由三個 standard SiGe-Based HBT 所構成。
其電流-電壓特性曲線，如圖五所示。 
 
圖四 HBT-NDR 的結構圖 
0 0.4 0.8 1.2 1.6 2
Voltage (V)
0
2
4
6
C
ur
re
nt
 (m
A
)
Simulated I-V curves 
by modulating Vgg
2V
2.1V
2.2V
2.3V
2.4V
2.5V
 
圖五 HBT-NDR 之電壓-電流曲線圖 
圖六為利用一個 NMOS 元件與【HBT-NDR】
負微分電阻元件相並聯，其總電流為流過
【HBT-NDR】與 NMOS 元件的總和，所以利用
 4
二個穩態的多值輸出。 
2. 多值多工器電路設計 
我們使用 λ 型 MOS-HBT-NDR 負微分電阻
元件來設計精簡型 8:1 的多工器。此多工器是使
用 8 個類比信號輸入，由 select 選擇一個類比輸
出模式。此多工器採用 T-gate 設計，我們使用
了 40 顆電晶體(MOSx24、HBTx16)、32 個電阻。
一般傳統式 CMOS 多工器則需使用 118 顆電晶
體，故此種架構的多工器可以減少所需的元件
數。 
 
圖十一 多值多工器電路圖 
解碼器(decoder)電路由 R1、R2、R3、R4、
R5、R6、R7、R8 串聯，並構成 NDR 的分支電
路。各個 NDR 分支包括 NDR 與其串聯電阻，我
們使用 NDR 和其分支電阻當做一個開關，當輸
入電壓由 0V 開始逐漸增加到 3.3V，在 π型網路
中電阻所組成的網路鍊因為電壓被分壓在各個
NDR 及其分支的關係而變小，導致各個 NDR 
分支在不同的電壓(逐漸增加)狀態下開關。 
 
圖十二 解碼器電路的輸出模擬波形 
我們選擇精準的阻抗值和選擇輸入電壓，讓
相同 HBT 並無第二次導通的機會，在同一個輸
入電壓週期下，HBT 只會依序導通。當 HBT 導
通達到飽和電壓時輸出變成 LOW，當 HBT 在截
止狀態時輸出變成 HIGH，其結果如圖十二所
示。我們分別在 V1、V2、V3、V4、V5、V6、
V7、V8 端輸入 0.9V、1.2V、1.5V、1.8V、2.1V、
2.4V、2.7V 和 3V 來代表著邏輯階層的 1、2、3、
4、5、6、7、8，選擇的輸入電壓是 0 至 3.3V 的
三角波形，如圖十三所示。我們可以看到輸出和
選擇的輸入相對應之下是相當精準的。 
 
 
圖十三 8:1 的多工器的類比輸入與數位輸出結
果 
3. 單穩態邏輯電路設計 
多功能邏輯閘電路設計是以 Λ 型和 N 型
MOS-HBT-NDR 電路所設計的。具有操作快速、
和傳統邏輯閘電路做比較，可以減少電路複雜度
與 元 件 數 等 優 點 。 傳 統 CMOS 電 路 的
INVERTER、AND、OR、NAND、NOR 需分成
不同的架構，而我們所設計的「多功能邏輯閘電
路」就可以以童伊甸路架構實現上述的邏輯功
能，使得電路面積變小，功率也都在數毫米瓦特
以內。我們利用單穩態(monostable)電路的操作
原理，來設計反相器電路。並利用反相器電路為
基本架構進而實現二位元輸入或四位元輸入的
及閘(AND)、或閘(OR)、反及閘(NAND)和反或
閘(NOR)的「多功能邏輯閘電路」。 
以 MOS-HBT-NDR 電路架構設計的多功能
 6
 
圖十六 四位元NOR閘之輸出波形 
4. 單穩態-雙穩態傳輸邏輯電路設計 
所謂的單穩態-雙穩態傳輸邏輯閘的操作原
理以圖十七來說明。將兩個NDR元件串聯，其各
別的特性曲線分別Load-NDR1與Driver-NDR2，
並藉由並聯一個N通道MOS元件，以外加偏壓控制
MOS-NDR元件的峰值電流的大小。當外加偏壓
VDD持續增加大於2VP時，因此將會有兩個穩態
點和一個非穩態點的產生，如果Load-NDR1峰值
電流大於Driver-NDR2峰值電流，則輸出將會交
於High電位，如果Load-NDR1的峰值電流小於
Driver-NDR2的峰值電流，則輸出將會交於Low
電位。如圖十八所示的stable1和stable2兩個穩態
點。而這兩個穩態點，較低電位的stable1就會成
為邏輯閘電路中的Low電位，而較高電位的
Stable2就會成為邏輯閘電路中的High電位。 
 
圖十七 以NDR和MOS構成的雙穩態電路圖 
 
 
圖十八 當VDD大於2Vp時的特性曲線示意圖 
我們利用MOBILE的理論，以N型HBT-NDR
元件分別當LOAD與DRIVE，來實現inverter、
AND、OR、NAND、NOR之邏輯閘，其電路架
構如圖十九所示。表二為邏輯電路所使用到之輸
入與邏輯功能關係圖，AND與NAND之模擬結果
如圖二十所示。 
 
圖十九 MOBILE基本邏輯閘的電路架構 
表二 輸入與邏輯功能關係圖 
 
 
(a) 
Four-valued memory circuit using three-
peak MOS-NDR devices and circuits
K.-J. Gan, Y.-H. Chen, C.-S. Tsai and L.-X. Su
A four-valued memory circuit using the three-peak MOS-NDR circuit
as the driver and a current source as the load is demonstrated. The
fabrication of the circuit is based on the standard 0.35 mm CMOS
process.
Introduction: Multiple-peak negative differential resistance (NDR)
devices offer much promise for multi-valued logic circuits [1–4].
Taking full the advantages of NDR devices, we can reduce circuit
complexity to enhance circuit performance in terms of chip area and
power consumption. Previously published NDR-based memory
circuits usually utilise the resonant tunnelling diode (RTD) as the
basic element. The fabrication of such RTD circuits is based on the
technique of a III-V compound semiconductor. Compared to the Si-
based CMOS process, the fabrication process of the RTD device is
more complicated and expensive. Sometimes RTD devices are
difficult to combine with other devices and circuits to achieve the
system-on-a-chip (SoC). Therefore, we demonstrate a MOS-NDR
device that is fully composed of metal-oxide-semiconductor (MOS)
field effect transistor devices. By suitably designing the MOS
parameters, the MOS-NDR device can show an NDR region in
its current-voltage (I-V) characteristics. Owing to the folding I-V
characteristics, the multiple-peak NDR device is very promising for
multiple-valued memory circuits. Then, we connect three MOS-NDR
devices in parallel to create a three-peak I-V curve. Using the three-
peak I-V characteristics, a four-valued memory circuit is fabricated
by the standard 0.35 mm CMOS process.
Fig. 1 Circuit configuration of MOS-NDR device, and three I-V curves for
different MOS parameters
a Circuit configuration
b I-V curves
Circuits: The NDR device used in this work is made of MOS devices,
so we call this NDR device an MOS-NDR device. Fig. 1a shows a
MOS-NDR device, which is composed of three NMOS devices and
one PMOS device. This circuit is derived from a L-type topology
described in [5, 6]. Its I-V characteristic can show the L-type or
N-type curve that is dependent on the existence of the mp1 device.
The segment resistance of the N-type I-V characteristic can be divided
into three parts in sequence: the first positive differential resistance
(PDR) region, the NDR region, and the second PDR region. The mp1
is used to modulate the second PDR of the N-type I-V characteristic.
Fig. 1b shows three I-V curves with respect to different parameters.
The lengths of all MOS are fixed as 0.35 mm. The widths of mn1, mn2
and mn3 are 5, 100, and 10 mm, respectively. For curves A and B, the
voltage VGG is 3.3 V. The width of mp1 is 100 mm for curve B. As
seen, the I-V characteristics of curves A and B are shown as L- and
N-type, respectively. The magnitude of voltage VGG will affect the
peak current of the I-V curve. If the VGG is 2.5 V and the width of mp1
is 40 mm, we can obtain another N-type I-V curve with smaller peak
current and larger second PDR segment, as shown in curve C.
Therefore, this kind of MOS-NDR device has a wide range of
adjustable I-V characteristics.
Numerous multiple-valued memory circuits often use two or more
vertically integrated NDR devices to create the multiple-peak I-V
characteristics. But in this work, we design the three-peak I-V char-
acteristics by connecting three MOS-NDR devices in parallel. Fig. 2a
shows the configuration of the four-valued memory circuit. The I-V
characteristics of the MOS-NDR1 and MOS-NDR2 are L-type.
However, the I-V characteristic of the MOS-NDR3 is N-type. Devices
mn24, mn34 and mn35 are used to shift the turn-on voltages of
MOS-NDR2 and MOS-NDR3, respectively.
Fig. 2 Configuration of four-valued memory circuit, and load line of
current source
a Configuration
b Load line
Load line of current source will intersect with three-peak I-V characteristics by
four stable operation points from Q1 to Q4
Results: By suitably designing the parameters, we can obtain three
peaks in the combined I-V characteristics, as shown in Fig. 2b. The
widths of mn11(mn21, mn31), mn12(mn22, mm32) and mn13(mn23,
mn33) are 5, 90 and 10 mm, respectively. The widths of mn24, mn34,
mn35 and mp31 are all fixed at 80 mm. The lengths of all MOSs, are
fixed at 0.35 mm. The voltages VGG of three MOS-NDR devices are
all fixed at 2.5 V. The three-peak NDR device can be utilised to design
a four-valued memory circuit. The simple method to bias the three-
peak NDR device is to use a constant current source as a load. The
ELECTRONICS LETTERS 27th April 2006 Vol. 42 No. 9


Conclusions: We have demonstrated the design and fabrication of the
MOS-HBT-NDR circuit and inverter application based on the stan-
dard 0.35 mm SiGe BiCMOS process. This NDR circuit shows a good
peak current control by means of the voltage Vgg. Being composed of
a MOS and a HBT, it will be convenient to integrate with other Si-
based or SiGe-based devices and circuits on the same chip. Further-
more, we still can fabricate this MOS-HBT-NDR circuit by the
standard SiGe-based integrated circuit, even down to nanoscale
process.
Acknowledgments: The authors wish to thank the Chip Implementa-
tion Center (CIC) of Taiwan for their effort and assistance in
arranging the fabrication of this chip. This work was supported by
the National Science Council of Republic of China under contract no.
NSC95-2221-E-168-037.
# The Institution of Engineering and Technology 2007
17 January 2007
Electronics Letters online no: 20070039
doi: 10.1049/el:20070039
K.-J. Gan, C.-S. Tsai and W.-L. Sun (Department of Electronic
Engineering, Kun Shan University, Taiwan, Republic of China)
References
1 Mazumder, P., Kulkarni, S., Bhattachaya, M., Sun, J.P., and Haddad, G.I.:
‘Digital circuit applications of resonant tunneling devices’, Proc. IEEE,
1998, 86, (4), pp. 664–686
2 Maezawa, K., Akeyoshi, T., andMizutani, T.: ‘Functions and applications
of monostable–bistable transition logic elements (MOBILEs) having
multiple-input terminals’, IEEE. Trans. Electron. Devices, 1994, 41,
(2), pp. 148–154
3 Maezawa, K., and Mizutani, T.: ‘A new resonant tunneling logic gate
employing monostable–bistable transition’, Jpn. J. Appl. Phys., 1993, 32,
pp. L42–L44
4 Gonza´lez, A.F., Bhattacharya, M., Kulkarni, S., and Mazumder, P.:
‘CMOS implementation of a multiple-valued logic signed-digit full
adder based on negative-differential-resistance devices’, IEEE J. Solid-
State Circuits, 2001, 36, (6), pp. 924–932
5 Gan, K.J., Chen, Y.H., Tsai, C.S., and Su, L.X.: ‘Four-valued memory
circuit using three-peak MOS-NDR devices and circuits’, Electron. Lett.,
2006, 42, (9), pp. 21–22
6 Wu, C.Y., and Lai, K.N.: ‘Integrated L-type differential negative
resistance MOSFET device’, IEEE J. Solid-State Circuits, 1979, 14,
pp. 1094–1101ELECTRONICS LETTERS 26th April 2007 Vol. 43 No. 9
