## -- 
wr hqm_pf_cfg_i.pcie_cap_device_control.urro 0x1
rd hqm_pf_cfg_i.pcie_cap_device_control.urro 0x1
wr hqm_pf_cfg_i.pcie_cap_device_control.fere 0x1
rd hqm_pf_cfg_i.pcie_cap_device_control.fere 0x1
wr hqm_pf_cfg_i.pcie_cap_device_control.nere 0x1
rd hqm_pf_cfg_i.pcie_cap_device_control.nere 0x1
wr hqm_pf_cfg_i.pcie_cap_device_control.cere 0x1
rd hqm_pf_cfg_i.pcie_cap_device_control.cere 0x1
## -- 
wr hqm_pf_cfg_i.aer_cap_corr_err_mask.anfes 0x0
rd hqm_pf_cfg_i.aer_cap_corr_err_mask.anfes 0x0
wr hqm_pf_cfg_i.aer_cap_uncorr_err_mask.ur 0x0
rd hqm_pf_cfg_i.aer_cap_uncorr_err_mask.ur 0x0
## --
wr hqm_pf_cfg_i.aer_cap_uncorr_err_sev.ur 0x0
rd hqm_pf_cfg_i.aer_cap_uncorr_err_sev.ur 0x0
## -- 
