<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `rtic/src/export/cortex_basepri.rs`."><title>cortex_basepri.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rtic" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="icon" href="https://raw.githubusercontent.com/rtic-rs/rtic/master/book/en/src/RTIC.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rtic/export/</div>cortex_basepri.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">use </span><span class="kw">super</span>::cortex_logical2hw;
<a href=#2 id=2 data-nosnippet>2</a><span class="kw">use </span>cortex_m::register::{basepri, basepri_max};
<a href=#3 id=3 data-nosnippet>3</a><span class="kw">pub use </span>cortex_m::{
<a href=#4 id=4 data-nosnippet>4</a>    Peripherals,
<a href=#5 id=5 data-nosnippet>5</a>    asm::wfi,
<a href=#6 id=6 data-nosnippet>6</a>    interrupt,
<a href=#7 id=7 data-nosnippet>7</a>    peripheral::{DWT, SCB, SYST, scb::SystemHandler},
<a href=#8 id=8 data-nosnippet>8</a>};
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a><span class="attr">#[cfg(not(any(feature = <span class="string">"thumbv7-backend"</span>, feature = <span class="string">"thumbv8main-backend"</span>)))]
<a href=#11 id=11 data-nosnippet>11</a></span><span class="macro">compile_error!</span>(
<a href=#12 id=12 data-nosnippet>12</a>    <span class="string">"Building for Cortex-M with basepri, but 'thumbv7-backend' or 'thumbv8main-backend' backend not selected"
<a href=#13 id=13 data-nosnippet>13</a></span>);
<a href=#14 id=14 data-nosnippet>14</a>
<a href=#15 id=15 data-nosnippet>15</a><span class="attr">#[inline(always)]
<a href=#16 id=16 data-nosnippet>16</a></span><span class="kw">pub fn </span>run&lt;F&gt;(priority: u8, f: F)
<a href=#17 id=17 data-nosnippet>17</a><span class="kw">where
<a href=#18 id=18 data-nosnippet>18</a>    </span>F: FnOnce(),
<a href=#19 id=19 data-nosnippet>19</a>{
<a href=#20 id=20 data-nosnippet>20</a>    <span class="kw">if </span>priority == <span class="number">1 </span>{
<a href=#21 id=21 data-nosnippet>21</a>        <span class="comment">// If the priority of this interrupt is `1` then BASEPRI can only be `0`
<a href=#22 id=22 data-nosnippet>22</a>        </span>f();
<a href=#23 id=23 data-nosnippet>23</a>        <span class="kw">unsafe </span>{ basepri::write(<span class="number">0</span>) }
<a href=#24 id=24 data-nosnippet>24</a>    } <span class="kw">else </span>{
<a href=#25 id=25 data-nosnippet>25</a>        <span class="kw">let </span>initial = basepri::read();
<a href=#26 id=26 data-nosnippet>26</a>        f();
<a href=#27 id=27 data-nosnippet>27</a>        <span class="kw">unsafe </span>{ basepri::write(initial) }
<a href=#28 id=28 data-nosnippet>28</a>    }
<a href=#29 id=29 data-nosnippet>29</a>}
<a href=#30 id=30 data-nosnippet>30</a>
<a href=#31 id=31 data-nosnippet>31</a><span class="doccomment">/// Lock implementation using BASEPRI and global Critical Section (CS)
<a href=#32 id=32 data-nosnippet>32</a>///
<a href=#33 id=33 data-nosnippet>33</a>/// # Safety
<a href=#34 id=34 data-nosnippet>34</a>///
<a href=#35 id=35 data-nosnippet>35</a>/// The system ceiling is raised from current to ceiling
<a href=#36 id=36 data-nosnippet>36</a>/// by either
<a href=#37 id=37 data-nosnippet>37</a>/// - raising the BASEPRI to the ceiling value, or
<a href=#38 id=38 data-nosnippet>38</a>/// - disable all interrupts in case we want to
<a href=#39 id=39 data-nosnippet>39</a>///   mask interrupts with maximum priority
<a href=#40 id=40 data-nosnippet>40</a>///
<a href=#41 id=41 data-nosnippet>41</a>/// Dereferencing a raw pointer inside CS
<a href=#42 id=42 data-nosnippet>42</a>///
<a href=#43 id=43 data-nosnippet>43</a>/// The priority.set/priority.get can safely be outside the CS
<a href=#44 id=44 data-nosnippet>44</a>/// as being a context local cell (not affected by preemptions).
<a href=#45 id=45 data-nosnippet>45</a>/// It is merely used in order to omit masking in case current
<a href=#46 id=46 data-nosnippet>46</a>/// priority is current priority &gt;= ceiling.
<a href=#47 id=47 data-nosnippet>47</a>///
<a href=#48 id=48 data-nosnippet>48</a>/// Lock Efficiency:
<a href=#49 id=49 data-nosnippet>49</a>/// Experiments validate (sub)-zero cost for CS implementation
<a href=#50 id=50 data-nosnippet>50</a>/// (Sub)-zero as:
<a href=#51 id=51 data-nosnippet>51</a>/// - Either zero OH (lock optimized out), or
<a href=#52 id=52 data-nosnippet>52</a>/// - Amounting to an optimal assembly implementation
<a href=#53 id=53 data-nosnippet>53</a>///   - The BASEPRI value is folded to a constant at compile time
<a href=#54 id=54 data-nosnippet>54</a>///   - CS entry, single assembly instruction to write BASEPRI
<a href=#55 id=55 data-nosnippet>55</a>///   - CS exit, single assembly instruction to write BASEPRI
<a href=#56 id=56 data-nosnippet>56</a>///   - priority.set/get optimized out (their effect not)
<a href=#57 id=57 data-nosnippet>57</a>/// - On par or better than any handwritten implementation of SRP
<a href=#58 id=58 data-nosnippet>58</a>///
<a href=#59 id=59 data-nosnippet>59</a>/// Limitations:
<a href=#60 id=60 data-nosnippet>60</a>/// The current implementation reads/writes BASEPRI once
<a href=#61 id=61 data-nosnippet>61</a>/// even in some edge cases where this may be omitted.
<a href=#62 id=62 data-nosnippet>62</a>/// Total OH of per task is max 2 clock cycles, negligible in practice
<a href=#63 id=63 data-nosnippet>63</a>/// but can in theory be fixed.
<a href=#64 id=64 data-nosnippet>64</a>///
<a href=#65 id=65 data-nosnippet>65</a></span><span class="attr">#[inline(always)]
<a href=#66 id=66 data-nosnippet>66</a></span><span class="kw">pub unsafe fn </span>lock&lt;T, R&gt;(
<a href=#67 id=67 data-nosnippet>67</a>    ptr: <span class="kw-2">*mut </span>T,
<a href=#68 id=68 data-nosnippet>68</a>    ceiling: u8,
<a href=#69 id=69 data-nosnippet>69</a>    nvic_prio_bits: u8,
<a href=#70 id=70 data-nosnippet>70</a>    f: <span class="kw">impl </span>FnOnce(<span class="kw-2">&amp;mut </span>T) -&gt; R,
<a href=#71 id=71 data-nosnippet>71</a>) -&gt; R {
<a href=#72 id=72 data-nosnippet>72</a>    <span class="kw">unsafe </span>{
<a href=#73 id=73 data-nosnippet>73</a>        <span class="kw">if </span>ceiling == (<span class="number">1 </span>&lt;&lt; nvic_prio_bits) {
<a href=#74 id=74 data-nosnippet>74</a>            critical_section::with(|<span class="kw">_</span>| f(<span class="kw-2">&amp;mut *</span>ptr))
<a href=#75 id=75 data-nosnippet>75</a>        } <span class="kw">else </span>{
<a href=#76 id=76 data-nosnippet>76</a>            <span class="kw">let </span>current = basepri::read();
<a href=#77 id=77 data-nosnippet>77</a>            basepri_max::write(cortex_logical2hw(ceiling, nvic_prio_bits));
<a href=#78 id=78 data-nosnippet>78</a>            <span class="kw">let </span>r = f(<span class="kw-2">&amp;mut *</span>ptr);
<a href=#79 id=79 data-nosnippet>79</a>            basepri::write(current);
<a href=#80 id=80 data-nosnippet>80</a>            r
<a href=#81 id=81 data-nosnippet>81</a>        }
<a href=#82 id=82 data-nosnippet>82</a>    }
<a href=#83 id=83 data-nosnippet>83</a>}
</code></pre></div></section></main></body></html>