// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "04/03/2019 10:19:44"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cursor (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	LEDR);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[6:0] HEX7;
output 	[6:0] HEX6;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[17:0] LEDR;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cursor_v.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \SW[16]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~3_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~4_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~2_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~9_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~15 ;
wire \VGA|controller|controller_translator|Add0~16_combout ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~1 ;
wire \VGA|controller|controller_translator|mem_address[7]~3 ;
wire \VGA|controller|controller_translator|mem_address[8]~5 ;
wire \VGA|controller|controller_translator|mem_address[9]~7 ;
wire \VGA|controller|controller_translator|mem_address[10]~9 ;
wire \VGA|controller|controller_translator|mem_address[11]~11 ;
wire \VGA|controller|controller_translator|mem_address[12]~13 ;
wire \VGA|controller|controller_translator|mem_address[13]~15 ;
wire \VGA|controller|controller_translator|mem_address[14]~17 ;
wire \VGA|controller|controller_translator|mem_address[15]~19 ;
wire \VGA|controller|controller_translator|mem_address[16]~20_combout ;
wire \VGA|controller|controller_translator|mem_address[15]~18_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~14_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[17]~input_o ;
wire \FSM|Mux3~2_combout ;
wire \DC|num|current_state~7_combout ;
wire \DC|num|current_state~8_combout ;
wire \DC|num|current_state.NO_DRAW~q ;
wire \DC|num|current_state~6_combout ;
wire \DC|num|current_state.LOAD~q ;
wire \DC|num|Selector1~0_combout ;
wire \DC|num|current_state.DRAW~q ;
wire \DC|num|Add0~0_combout ;
wire \DC|num|Add0~10 ;
wire \DC|num|Add0~12_combout ;
wire \DC|num|xOffset[4]~1_combout ;
wire \DC|num|xOffset[4]~2_combout ;
wire \DC|num|xOffset[4]~3_combout ;
wire \DC|num|Add0~13 ;
wire \DC|num|Add0~14_combout ;
wire \DC|num|xOffset[5]~4_combout ;
wire \DC|num|Add0~15 ;
wire \DC|num|Add0~16_combout ;
wire \DC|num|xOffset[6]~5_combout ;
wire \DC|num|Add0~17 ;
wire \DC|num|Add0~18_combout ;
wire \DC|num|xOffset[7]~6_combout ;
wire \DC|num|LessThan0~1_combout ;
wire \DC|num|Add0~2_combout ;
wire \DC|num|Add0~1 ;
wire \DC|num|Add0~3_combout ;
wire \DC|num|Add0~5_combout ;
wire \DC|num|Add0~4 ;
wire \DC|num|Add0~6_combout ;
wire \DC|num|Add0~8_combout ;
wire \DC|num|Add0~7 ;
wire \DC|num|Add0~9_combout ;
wire \DC|num|Add0~11_combout ;
wire \DC|num|LessThan0~0_combout ;
wire \DC|num|yOffset[0]~7_combout ;
wire \DC|num|yOffset[5]~9_combout ;
wire \DC|num|yOffset[2]~14 ;
wire \DC|num|yOffset[3]~15_combout ;
wire \DC|num|yOffset[3]~16 ;
wire \DC|num|yOffset[4]~17_combout ;
wire \DC|num|yOffset[4]~18 ;
wire \DC|num|yOffset[5]~19_combout ;
wire \DC|num|yOffset[5]~20 ;
wire \DC|num|yOffset[6]~21_combout ;
wire \DC|num|LessThan1~2_combout ;
wire \DC|num|yOffset[5]~10_combout ;
wire \DC|num|yOffset[0]~8 ;
wire \DC|num|yOffset[1]~11_combout ;
wire \DC|num|yOffset[1]~12 ;
wire \DC|num|yOffset[2]~13_combout ;
wire \DC|num|LessThan1~0_combout ;
wire \DC|num|LessThan1~1_combout ;
wire \DC|num|xOffset[4]~0_combout ;
wire \DC|num|done~feeder_combout ;
wire \DC|num|done~q ;
wire \FSM|Mux3~1_combout ;
wire \FSM|Mux3~3_combout ;
wire \FSM|current_state~0_combout ;
wire \FSM|current_state[0]~_Duplicate_1_q ;
wire \FSM|Mux0~0_combout ;
wire \FSM|current_state~2_combout ;
wire \FSM|current_state[3]~_Duplicate_1_q ;
wire \FSM|drawSuit~0_combout ;
wire \FSM|drawSuit~q ;
wire \DC|suit|current_state~7_combout ;
wire \DC|suit|current_state~8_combout ;
wire \DC|suit|current_state.NO_DRAW~q ;
wire \DC|suit|current_state~6_combout ;
wire \DC|suit|current_state.LOAD~q ;
wire \DC|suit|Selector1~0_combout ;
wire \DC|suit|current_state.DRAW~q ;
wire \DC|suit|Add0~0_combout ;
wire \DC|suit|Add0~2_combout ;
wire \DC|suit|xOffset[6]~1_combout ;
wire \DC|suit|Add0~1 ;
wire \DC|suit|Add0~3_combout ;
wire \DC|suit|Add0~5_combout ;
wire \DC|suit|LessThan0~0_combout ;
wire \DC|suit|Add0~4 ;
wire \DC|suit|Add0~6_combout ;
wire \DC|suit|Add0~8_combout ;
wire \DC|suit|Add0~7 ;
wire \DC|suit|Add0~9_combout ;
wire \DC|suit|Add0~11_combout ;
wire \DC|suit|Add0~10 ;
wire \DC|suit|Add0~12_combout ;
wire \DC|suit|xOffset[6]~2_combout ;
wire \DC|suit|xOffset[4]~3_combout ;
wire \DC|suit|Add0~13 ;
wire \DC|suit|Add0~14_combout ;
wire \DC|suit|xOffset[5]~4_combout ;
wire \DC|suit|Add0~15 ;
wire \DC|suit|Add0~16_combout ;
wire \DC|suit|xOffset[6]~5_combout ;
wire \DC|suit|Add0~17 ;
wire \DC|suit|Add0~18_combout ;
wire \DC|suit|xOffset[7]~6_combout ;
wire \DC|suit|LessThan0~1_combout ;
wire \DC|suit|yOffset[0]~7_combout ;
wire \DC|suit|yOffset[3]~9_combout ;
wire \DC|suit|yOffset[3]~10_combout ;
wire \DC|suit|yOffset[3]~11_combout ;
wire \DC|suit|LessThan1~0_combout ;
wire \DC|suit|yOffset[3]~12_combout ;
wire \DC|suit|yOffset[0]~8 ;
wire \DC|suit|yOffset[1]~13_combout ;
wire \DC|suit|yOffset[1]~14 ;
wire \DC|suit|yOffset[2]~15_combout ;
wire \DC|suit|yOffset[2]~16 ;
wire \DC|suit|yOffset[3]~17_combout ;
wire \DC|suit|yOffset[3]~18 ;
wire \DC|suit|yOffset[4]~19_combout ;
wire \DC|suit|yOffset[4]~20 ;
wire \DC|suit|yOffset[5]~21_combout ;
wire \DC|suit|yOffset[5]~22 ;
wire \DC|suit|yOffset[6]~23_combout ;
wire \DC|suit|LessThan1~1_combout ;
wire \DC|suit|xOffset[6]~0_combout ;
wire \DC|suit|done~q ;
wire \FSM|drawBlank~0_combout ;
wire \FSM|drawBlank~q ;
wire \DC|blank|current_state~5_combout ;
wire \DC|blank|current_state.DONE~q ;
wire \DC|blank|current_state~6_combout ;
wire \DC|blank|current_state.NO_DRAW~q ;
wire \DC|blank|Selector1~0_combout ;
wire \DC|blank|current_state.DRAW~q ;
wire \DC|blank|Add0~1_combout ;
wire \DC|blank|Add0~18_combout ;
wire \DC|blank|Selector9~0_combout ;
wire \DC|blank|Add0~2 ;
wire \DC|blank|Add0~3_combout ;
wire \DC|blank|Add0~19_combout ;
wire \DC|blank|Selector8~0_combout ;
wire \DC|blank|Selector7~0_combout ;
wire \DC|blank|Add0~4 ;
wire \DC|blank|Add0~5_combout ;
wire \DC|blank|Selector7~1_combout ;
wire \DC|blank|Add0~6 ;
wire \DC|blank|Add0~7_combout ;
wire \DC|blank|Add0~20_combout ;
wire \DC|blank|Selector6~0_combout ;
wire \DC|blank|LessThan0~1_combout ;
wire \DC|blank|Add0~0_combout ;
wire \DC|blank|Add0~8 ;
wire \DC|blank|Add0~9_combout ;
wire \DC|blank|Add0~21_combout ;
wire \DC|blank|Selector5~0_combout ;
wire \DC|blank|yOffset~0_combout ;
wire \DC|blank|Add1~0_combout ;
wire \DC|blank|Selector16~0_combout ;
wire \DC|blank|Add1~1 ;
wire \DC|blank|Add1~2_combout ;
wire \DC|blank|Selector15~0_combout ;
wire \DC|blank|Add1~3 ;
wire \DC|blank|Add1~4_combout ;
wire \DC|blank|Selector14~0_combout ;
wire \DC|blank|Add1~5 ;
wire \DC|blank|Add1~6_combout ;
wire \DC|blank|Selector13~0_combout ;
wire \DC|blank|Add1~7 ;
wire \DC|blank|Add1~8_combout ;
wire \DC|blank|Selector12~0_combout ;
wire \DC|blank|Add1~9 ;
wire \DC|blank|Add1~10_combout ;
wire \DC|blank|Selector11~0_combout ;
wire \DC|blank|Add1~11 ;
wire \DC|blank|Add1~12_combout ;
wire \DC|blank|Selector10~0_combout ;
wire \DC|blank|LessThan1~0_combout ;
wire \DC|blank|LessThan1~1_combout ;
wire \DC|blank|Add0~13_combout ;
wire \DC|blank|Add0~10 ;
wire \DC|blank|Add0~11_combout ;
wire \DC|blank|Selector4~3_combout ;
wire \DC|blank|Selector4~2_combout ;
wire \DC|blank|Add0~12 ;
wire \DC|blank|Add0~14_combout ;
wire \DC|blank|Selector3~0_combout ;
wire \DC|blank|Selector3~1_combout ;
wire \DC|blank|Add0~15 ;
wire \DC|blank|Add0~16_combout ;
wire \DC|blank|Selector2~0_combout ;
wire \DC|blank|Selector2~1_combout ;
wire \DC|blank|LessThan0~0_combout ;
wire \DC|blank|LessThan0~2_combout ;
wire \DC|blank|Selector35~0_combout ;
wire \DC|blank|Selector35~1_combout ;
wire \DC|blank|done~q ;
wire \FSM|Mux3~0_combout ;
wire \FSM|Mux2~0_combout ;
wire \FSM|Mux2~1_combout ;
wire \FSM|current_state~3_combout ;
wire \FSM|current_state[1]~_Duplicate_1_q ;
wire \FSM|Mux1~0_combout ;
wire \FSM|Mux1~1_combout ;
wire \FSM|current_state~1_combout ;
wire \FSM|current_state[2]~_Duplicate_1_q ;
wire \FSM|drawNum~0_combout ;
wire \FSM|drawNum~q ;
wire \DC|num|Selector772~0_combout ;
wire \DC|num|yOut[2]~6 ;
wire \DC|num|yOut[3]~8 ;
wire \DC|num|yOut[4]~10 ;
wire \DC|num|yOut[5]~12 ;
wire \DC|num|yOut[6]~13_combout ;
wire \DC|num|xOut[0]~3_combout ;
wire \DC|suit|Selector772~0_combout ;
wire \DC|suit|yOut[0]~9 ;
wire \DC|suit|yOut[1]~11 ;
wire \DC|suit|yOut[2]~13 ;
wire \DC|suit|yOut[3]~15 ;
wire \DC|suit|yOut[4]~17 ;
wire \DC|suit|yOut[5]~19 ;
wire \DC|suit|yOut[6]~20_combout ;
wire \DC|suit|yOut[3]~7_combout ;
wire \DC|yOut~1_combout ;
wire \DC|blank|xReg~0_combout ;
wire \DC|blank|Add3~1 ;
wire \DC|blank|Add3~3 ;
wire \DC|blank|Add3~5 ;
wire \DC|blank|Add3~7 ;
wire \DC|blank|Add3~9 ;
wire \DC|blank|Add3~10_combout ;
wire \DC|blank|Selector25~0_combout ;
wire \DC|xOut[5]~1_combout ;
wire \DC|num|yOut[5]~11_combout ;
wire \DC|suit|yOut[5]~18_combout ;
wire \DC|yOut~2_combout ;
wire \DC|blank|Add3~8_combout ;
wire \DC|blank|Selector26~0_combout ;
wire \DC|num|yOut[4]~9_combout ;
wire \DC|suit|yOut[4]~16_combout ;
wire \DC|yOut~0_combout ;
wire \DC|blank|Add3~6_combout ;
wire \DC|blank|Selector27~0_combout ;
wire \DC|num|yOut[3]~7_combout ;
wire \DC|suit|yOut[3]~14_combout ;
wire \DC|yOut~6_combout ;
wire \DC|blank|Add3~4_combout ;
wire \DC|blank|Selector28~0_combout ;
wire \DC|num|yOut[2]~5_combout ;
wire \DC|suit|yOut[2]~12_combout ;
wire \DC|yOut~5_combout ;
wire \DC|blank|Add3~2_combout ;
wire \DC|blank|Selector29~0_combout ;
wire \DC|num|Selector798~0_combout ;
wire \DC|suit|yOut[1]~10_combout ;
wire \DC|yOut~4_combout ;
wire \DC|blank|Add3~0_combout ;
wire \DC|blank|Selector30~0_combout ;
wire \DC|num|Selector799~0_combout ;
wire \DC|suit|yOut[0]~8_combout ;
wire \DC|yOut~3_combout ;
wire \DC|blank|Selector31~0_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \DC|suit|xOut[5]~4 ;
wire \DC|suit|xOut[6]~6 ;
wire \DC|suit|xOut[7]~7_combout ;
wire \DC|num|xOut[5]~5 ;
wire \DC|num|xOut[6]~7 ;
wire \DC|num|xOut[7]~8_combout ;
wire \DC|xOut~4_combout ;
wire \DC|blank|Add2~1 ;
wire \DC|blank|Add2~3 ;
wire \DC|blank|Add2~5 ;
wire \DC|blank|Add2~7 ;
wire \DC|blank|Add2~9 ;
wire \DC|blank|Add2~11 ;
wire \DC|blank|Add2~12_combout ;
wire \DC|blank|Selector17~0_combout ;
wire \DC|num|xOut[6]~6_combout ;
wire \DC|suit|xOut[6]~5_combout ;
wire \DC|xOut~3_combout ;
wire \DC|blank|Add2~10_combout ;
wire \DC|blank|Selector18~0_combout ;
wire \VGA|user_input_translator|Add1~1 ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~5 ;
wire \VGA|user_input_translator|Add1~7 ;
wire \VGA|user_input_translator|Add1~9 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~13 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~17 ;
wire \VGA|user_input_translator|Add1~18_combout ;
wire \VGA|user_input_translator|Add1~16_combout ;
wire \VGA|user_input_translator|Add1~14_combout ;
wire \VGA|controller|controller_translator|mem_address[14]~16_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \SW[1]~input_o ;
wire \FSM|Decoder0~0_combout ;
wire \FSM|loadNumSuit~q ;
wire \DC|numReg~2_combout ;
wire \DC|numReg[3]~1_combout ;
wire \SW[0]~input_o ;
wire \DC|numReg~0_combout ;
wire \SW[3]~input_o ;
wire \DC|numReg~4_combout ;
wire \SW[2]~input_o ;
wire \DC|numReg~3_combout ;
wire \DC|WideOr118~0_combout ;
wire \DC|WideOr39~0_combout ;
wire \DC|WideOr108~0_combout ;
wire \DC|WideOr0~0_combout ;
wire \DC|WideOr1~0_combout ;
wire \DC|WideOr31~0_combout ;
wire \DC|WideOr32~0_combout ;
wire \DC|WideOr4~0_combout ;
wire \DC|WideOr7~0_combout ;
wire \DC|WideOr8~0_combout ;
wire \DC|WideOr10~0_combout ;
wire \DC|WideOr12~0_combout ;
wire \DC|WideOr13~0_combout ;
wire \DC|WideOr14~0_combout ;
wire \DC|numReg[1]~_wirecell_combout ;
wire \DC|WideOr15~0_combout ;
wire \DC|WideOr17~0_combout ;
wire \DC|WideOr18~0_combout ;
wire \DC|WideOr19~0_combout ;
wire \DC|WideOr21~0_combout ;
wire \DC|WideOr22~0_combout ;
wire \DC|WideOr29~0_combout ;
wire \DC|WideOr78~0_combout ;
wire \DC|WideOr79~0_combout ;
wire \DC|WideOr26~0_combout ;
wire \DC|WideOr27~0_combout ;
wire \DC|WideOr117~0_combout ;
wire \DC|WideOr82~0_combout ;
wire \DC|WideOr28~0_combout ;
wire \DC|WideOr33~0_combout ;
wire \DC|WideOr34~0_combout ;
wire \DC|WideOr69~0_combout ;
wire \DC|WideOr40~0_combout ;
wire \DC|WideOr111~0_combout ;
wire \DC|numDataReg~0_combout ;
wire \DC|WideOr37~0_combout ;
wire \DC|WideOr38~0_combout ;
wire \DC|WideOr100~0_combout ;
wire \DC|WideOr42~0_combout ;
wire \DC|WideOr94~0_combout ;
wire \DC|WideOr45~0_combout ;
wire \DC|WideOr47~0_combout ;
wire \DC|WideOr50~0_combout ;
wire \DC|WideOr51~0_combout ;
wire \DC|WideOr60~0_combout ;
wire \DC|WideOr52~0_combout ;
wire \DC|WideOr53~0_combout ;
wire \DC|WideOr56~0_combout ;
wire \DC|WideOr58~0_combout ;
wire \DC|WideOr75~0_combout ;
wire \DC|WideOr59~0_combout ;
wire \DC|WideOr61~0_combout ;
wire \DC|WideOr62~0_combout ;
wire \DC|WideOr64~0_combout ;
wire \DC|WideOr76~0_combout ;
wire \DC|WideOr66~0_combout ;
wire \DC|WideOr71~0_combout ;
wire \DC|WideOr72~0_combout ;
wire \DC|WideOr73~0_combout ;
wire \DC|WideOr74~0_combout ;
wire \DC|WideOr90~0_combout ;
wire \DC|WideOr81~0_combout ;
wire \DC|WideOr86~0_combout ;
wire \DC|WideOr88~0_combout ;
wire \DC|WideOr91~0_combout ;
wire \DC|WideOr92~0_combout ;
wire \DC|WideOr93~0_combout ;
wire \DC|WideOr97~0_combout ;
wire \DC|WideOr98~0_combout ;
wire \DC|WideOr105~0_combout ;
wire \DC|WideOr104~0_combout ;
wire \DC|WideOr114~0_combout ;
wire \DC|WideOr106~0_combout ;
wire \DC|WideOr107~0_combout ;
wire \DC|WideOr109~0_combout ;
wire \DC|WideOr110~0_combout ;
wire \DC|WideOr112~0_combout ;
wire \DC|WideOr120~0_combout ;
wire \DC|WideOr115~0_combout ;
wire \DC|WideOr116~0_combout ;
wire \DC|num|Selector769~0_combout ;
wire \DC|num|Selector769~1_combout ;
wire \DC|WideOr119~0_combout ;
wire \DC|num|Selector766~0_combout ;
wire \DC|num|dataReg[321]~0_combout ;
wire \DC|num|Selector763~0_combout ;
wire \DC|num|Selector759~0_combout ;
wire \DC|num|Selector757~0_combout ;
wire \DC|num|Selector754~0_combout ;
wire \DC|num|Selector751~0_combout ;
wire \DC|num|Selector748~0_combout ;
wire \DC|num|Selector745~0_combout ;
wire \DC|num|Selector742~0_combout ;
wire \DC|num|Selector739~0_combout ;
wire \DC|num|Selector736~0_combout ;
wire \DC|num|Selector733~0_combout ;
wire \DC|num|Selector730~0_combout ;
wire \DC|num|Selector727~0_combout ;
wire \DC|num|Selector724~0_combout ;
wire \DC|num|Selector721~0_combout ;
wire \DC|num|Selector718~0_combout ;
wire \DC|num|Selector715~0_combout ;
wire \DC|WideOr113~0_combout ;
wire \DC|num|Selector712~0_combout ;
wire \DC|num|Selector709~0_combout ;
wire \DC|num|Selector706~0_combout ;
wire \DC|num|Selector703~0_combout ;
wire \DC|num|Selector700~0_combout ;
wire \DC|num|Selector697~0_combout ;
wire \DC|num|Selector694~0_combout ;
wire \DC|num|Selector691~0_combout ;
wire \DC|num|Selector688~0_combout ;
wire \DC|num|Selector685~0_combout ;
wire \DC|num|Selector682~0_combout ;
wire \DC|num|Selector679~0_combout ;
wire \DC|num|Selector676~0_combout ;
wire \DC|num|Selector673~0_combout ;
wire \DC|num|Selector669~0_combout ;
wire \DC|num|Selector667~0_combout ;
wire \DC|num|Selector664~0_combout ;
wire \DC|WideOr103~0_combout ;
wire \DC|num|Selector661~0_combout ;
wire \DC|num|Selector658~0_combout ;
wire \DC|WideOr102~0_combout ;
wire \DC|num|Selector655~0_combout ;
wire \DC|WideOr101~0_combout ;
wire \DC|num|Selector652~0_combout ;
wire \DC|num|Selector649~0_combout ;
wire \DC|num|Selector646~0_combout ;
wire \DC|num|Selector643~0_combout ;
wire \DC|WideOr99~0_combout ;
wire \DC|num|Selector640~0_combout ;
wire \DC|num|Selector637~0_combout ;
wire \DC|num|Selector634~0_combout ;
wire \DC|num|Selector631~0_combout ;
wire \DC|num|Selector628~0_combout ;
wire \DC|num|Selector625~0_combout ;
wire \DC|num|Selector622~0_combout ;
wire \DC|num|Selector619~0_combout ;
wire \DC|num|Selector616~0_combout ;
wire \DC|WideOr96~0_combout ;
wire \DC|num|Selector613~0_combout ;
wire \DC|WideOr95~0_combout ;
wire \DC|num|Selector610~0_combout ;
wire \DC|num|Selector607~0_combout ;
wire \DC|num|Selector604~0_combout ;
wire \DC|num|Selector601~0_combout ;
wire \DC|num|Selector598~0_combout ;
wire \DC|num|Selector595~0_combout ;
wire \DC|num|Selector592~0_combout ;
wire \DC|WideOr89~0_combout ;
wire \DC|num|Selector589~0_combout ;
wire \DC|num|Selector586~0_combout ;
wire \DC|num|Selector583~0_combout ;
wire \DC|num|Selector580~0_combout ;
wire \DC|num|Selector577~0_combout ;
wire \DC|num|Selector574~0_combout ;
wire \DC|WideOr87~0_combout ;
wire \DC|num|Selector571~0_combout ;
wire \DC|num|Selector568~0_combout ;
wire \DC|WideOr85~0_combout ;
wire \DC|num|Selector565~0_combout ;
wire \DC|WideOr84~0_combout ;
wire \DC|num|Selector562~0_combout ;
wire \DC|num|Selector559~0_combout ;
wire \DC|WideOr83~0_combout ;
wire \DC|num|Selector556~0_combout ;
wire \DC|num|Selector553~0_combout ;
wire \DC|num|Selector550~0_combout ;
wire \DC|num|Selector547~0_combout ;
wire \DC|num|Selector544~0_combout ;
wire \DC|WideOr80~0_combout ;
wire \DC|num|Selector541~0_combout ;
wire \DC|num|Selector538~0_combout ;
wire \DC|num|Selector535~0_combout ;
wire \DC|num|Selector532~0_combout ;
wire \DC|num|Selector529~0_combout ;
wire \DC|num|Selector526~0_combout ;
wire \DC|WideOr77~0_combout ;
wire \DC|num|Selector523~0_combout ;
wire \DC|num|Selector520~0_combout ;
wire \DC|num|Selector517~0_combout ;
wire \DC|num|Selector514~0_combout ;
wire \DC|num|Selector511~0_combout ;
wire \DC|num|Selector508~0_combout ;
wire \DC|num|Selector505~0_combout ;
wire \DC|num|Selector502~0_combout ;
wire \DC|WideOr70~0_combout ;
wire \DC|num|Selector499~0_combout ;
wire \DC|num|Selector496~0_combout ;
wire \DC|WideOr68~0_combout ;
wire \DC|num|Selector493~0_combout ;
wire \DC|WideOr67~0_combout ;
wire \DC|num|Selector490~0_combout ;
wire \DC|num|Selector487~0_combout ;
wire \DC|num|Selector484~0_combout ;
wire \DC|num|Selector481~0_combout ;
wire \DC|num|Selector478~0_combout ;
wire \DC|WideOr65~0_combout ;
wire \DC|num|Selector475~0_combout ;
wire \DC|num|Selector472~0_combout ;
wire \DC|num|Selector469~0_combout ;
wire \DC|num|Selector466~0_combout ;
wire \DC|num|Selector463~0_combout ;
wire \DC|WideOr63~0_combout ;
wire \DC|num|Selector460~0_combout ;
wire \DC|num|Selector457~0_combout ;
wire \DC|num|Selector454~0_combout ;
wire \DC|num|Selector451~0_combout ;
wire \DC|num|Selector448~0_combout ;
wire \DC|num|Selector445~0_combout ;
wire \DC|num|Selector442~0_combout ;
wire \DC|num|Selector439~0_combout ;
wire \DC|num|Selector436~0_combout ;
wire \DC|num|Selector433~0_combout ;
wire \DC|num|Selector430~0_combout ;
wire \DC|num|Selector427~0_combout ;
wire \DC|num|Selector424~0_combout ;
wire \DC|num|Selector421~0_combout ;
wire \DC|num|Selector418~0_combout ;
wire \DC|num|Selector415~0_combout ;
wire \DC|WideOr57~0_combout ;
wire \DC|num|Selector412~0_combout ;
wire \DC|num|Selector409~0_combout ;
wire \DC|WideOr55~0_combout ;
wire \DC|num|Selector406~0_combout ;
wire \DC|WideOr54~0_combout ;
wire \DC|num|Selector403~0_combout ;
wire \DC|num|Selector400~0_combout ;
wire \DC|num|Selector397~0_combout ;
wire \DC|num|Selector394~0_combout ;
wire \DC|num|Selector391~0_combout ;
wire \DC|num|Selector388~0_combout ;
wire \DC|num|Selector385~0_combout ;
wire \DC|num|Selector382~0_combout ;
wire \DC|num|Selector379~0_combout ;
wire \DC|num|Selector376~0_combout ;
wire \DC|num|Selector373~0_combout ;
wire \DC|WideOr49~0_combout ;
wire \DC|num|Selector370~0_combout ;
wire \DC|WideOr48~0_combout ;
wire \DC|num|Selector367~0_combout ;
wire \DC|num|Selector364~0_combout ;
wire \DC|WideOr46~0_combout ;
wire \DC|num|Selector361~0_combout ;
wire \DC|num|Selector358~0_combout ;
wire \DC|num|Selector355~0_combout ;
wire \DC|WideOr44~0_combout ;
wire \DC|num|Selector352~0_combout ;
wire \DC|WideOr43~0_combout ;
wire \DC|num|Selector349~0_combout ;
wire \DC|num|Selector346~0_combout ;
wire \DC|num|Selector343~0_combout ;
wire \DC|num|Selector340~0_combout ;
wire \DC|num|Selector337~0_combout ;
wire \DC|num|Selector334~0_combout ;
wire \DC|num|Selector331~0_combout ;
wire \DC|num|Selector328~0_combout ;
wire \DC|num|Selector325~0_combout ;
wire \DC|WideOr41~0_combout ;
wire \DC|num|Selector322~0_combout ;
wire \DC|num|Selector319~0_combout ;
wire \DC|num|Selector316~0_combout ;
wire \DC|num|Selector313~0_combout ;
wire \DC|num|Selector310~0_combout ;
wire \DC|num|Selector307~0_combout ;
wire \DC|WideOr36~0_combout ;
wire \DC|num|Selector304~0_combout ;
wire \DC|WideOr35~0_combout ;
wire \DC|num|Selector301~0_combout ;
wire \DC|num|Selector298~0_combout ;
wire \DC|num|Selector295~0_combout ;
wire \DC|num|Selector292~0_combout ;
wire \DC|num|Selector289~0_combout ;
wire \DC|num|Selector286~0_combout ;
wire \DC|num|Selector283~0_combout ;
wire \DC|num|Selector280~0_combout ;
wire \DC|num|Selector277~0_combout ;
wire \DC|num|Selector274~0_combout ;
wire \DC|num|Selector271~0_combout ;
wire \DC|num|Selector268~0_combout ;
wire \DC|num|Selector265~0_combout ;
wire \DC|num|Selector262~0_combout ;
wire \DC|num|Selector259~0_combout ;
wire \DC|num|Selector256~0_combout ;
wire \DC|WideOr30~0_combout ;
wire \DC|num|Selector253~0_combout ;
wire \DC|num|Selector250~0_combout ;
wire \DC|num|Selector247~0_combout ;
wire \DC|num|Selector244~0_combout ;
wire \DC|num|Selector241~0_combout ;
wire \DC|num|Selector238~0_combout ;
wire \DC|num|Selector235~0_combout ;
wire \DC|num|Selector232~0_combout ;
wire \DC|num|Selector229~0_combout ;
wire \DC|num|Selector226~0_combout ;
wire \DC|num|Selector223~0_combout ;
wire \DC|num|Selector220~0_combout ;
wire \DC|num|Selector217~0_combout ;
wire \DC|num|Selector214~0_combout ;
wire \DC|num|Selector211~0_combout ;
wire \DC|num|Selector208~0_combout ;
wire \DC|num|Selector205~0_combout ;
wire \DC|num|Selector202~0_combout ;
wire \DC|num|Selector199~0_combout ;
wire \DC|num|Selector196~0_combout ;
wire \DC|num|Selector193~0_combout ;
wire \DC|num|Selector190~0_combout ;
wire \DC|num|Selector187~0_combout ;
wire \DC|WideOr25~0_combout ;
wire \DC|num|Selector184~0_combout ;
wire \DC|WideOr24~0_combout ;
wire \DC|num|Selector181~0_combout ;
wire \DC|WideOr23~0_combout ;
wire \DC|num|Selector178~0_combout ;
wire \DC|num|Selector175~0_combout ;
wire \DC|num|Selector172~0_combout ;
wire \DC|num|Selector169~0_combout ;
wire \DC|num|Selector166~0_combout ;
wire \DC|WideOr20~0_combout ;
wire \DC|num|Selector163~0_combout ;
wire \DC|num|Selector160~0_combout ;
wire \DC|num|Selector157~0_combout ;
wire \DC|num|Selector154~0_combout ;
wire \DC|num|Selector151~0_combout ;
wire \DC|num|Selector148~0_combout ;
wire \DC|num|Selector145~0_combout ;
wire \DC|num|Selector142~0_combout ;
wire \DC|num|Selector139~0_combout ;
wire \DC|num|Selector136~0_combout ;
wire \DC|num|Selector133~0_combout ;
wire \DC|WideOr16~0_combout ;
wire \DC|num|Selector130~0_combout ;
wire \DC|num|Selector127~0_combout ;
wire \DC|num|Selector124~0_combout ;
wire \DC|num|Selector121~0_combout ;
wire \DC|num|Selector118~0_combout ;
wire \DC|num|Selector115~0_combout ;
wire \DC|WideOr11~0_combout ;
wire \DC|num|Selector112~0_combout ;
wire \DC|num|Selector109~0_combout ;
wire \DC|WideOr9~0_combout ;
wire \DC|num|Selector106~0_combout ;
wire \DC|num|Selector103~0_combout ;
wire \DC|num|Selector100~0_combout ;
wire \DC|num|Selector97~0_combout ;
wire \DC|num|Selector94~0_combout ;
wire \DC|num|Selector91~0_combout ;
wire \DC|num|Selector88~0_combout ;
wire \DC|num|Selector85~0_combout ;
wire \DC|num|Selector82~0_combout ;
wire \DC|WideOr6~0_combout ;
wire \DC|num|Selector79~0_combout ;
wire \DC|num|Selector76~0_combout ;
wire \DC|WideOr5~0_combout ;
wire \DC|num|Selector73~0_combout ;
wire \DC|num|Selector70~0_combout ;
wire \DC|num|Selector67~0_combout ;
wire \DC|WideOr3~0_combout ;
wire \DC|num|Selector64~0_combout ;
wire \DC|WideOr2~0_combout ;
wire \DC|num|Selector61~0_combout ;
wire \DC|num|Selector58~0_combout ;
wire \DC|num|Selector55~0_combout ;
wire \DC|num|Selector52~0_combout ;
wire \DC|num|Selector49~0_combout ;
wire \DC|num|Selector46~0_combout ;
wire \DC|num|Selector43~0_combout ;
wire \DC|num|Selector40~0_combout ;
wire \DC|num|Selector37~0_combout ;
wire \DC|num|Selector34~0_combout ;
wire \DC|num|Selector31~0_combout ;
wire \DC|num|Selector28~0_combout ;
wire \DC|num|Selector25~0_combout ;
wire \DC|num|Selector22~0_combout ;
wire \DC|num|Selector19~0_combout ;
wire \DC|num|Selector16~0_combout ;
wire \DC|num|Selector13~0_combout ;
wire \DC|num|Selector10~0_combout ;
wire \DC|num|Selector7~0_combout ;
wire \DC|num|Selector4~0_combout ;
wire \DC|num|Selector802~0_combout ;
wire \SW[5]~input_o ;
wire \DC|suitReg~1_combout ;
wire \DC|suitDataReg[746]~feeder_combout ;
wire \SW[6]~input_o ;
wire \DC|suitReg~0_combout ;
wire \DC|Decoder3~0_combout ;
wire \DC|Decoder3~3_combout ;
wire \DC|suit|Selector769~0_combout ;
wire \DC|suit|Selector769~1_combout ;
wire \DC|suit|Selector766~0_combout ;
wire \DC|suit|dataReg[242]~0_combout ;
wire \DC|suit|Selector763~0_combout ;
wire \DC|suit|Selector759~0_combout ;
wire \DC|suit|Selector757~0_combout ;
wire \DC|suit|Selector754~0_combout ;
wire \DC|suit|Selector751~0_combout ;
wire \DC|suit|Selector748~0_combout ;
wire \DC|suit|Selector743~0_combout ;
wire \DC|suit|Selector740~0_combout ;
wire \DC|suit|Selector737~0_combout ;
wire \DC|suit|Selector734~0_combout ;
wire \DC|suit|Selector731~0_combout ;
wire \DC|suit|Selector728~0_combout ;
wire \DC|suit|Selector725~0_combout ;
wire \DC|suit|Selector722~0_combout ;
wire \DC|suit|Selector719~0_combout ;
wire \DC|suit|Selector716~0_combout ;
wire \DC|suit|Selector713~0_combout ;
wire \DC|suit|Selector710~0_combout ;
wire \DC|suit|Selector707~0_combout ;
wire \DC|suit|Selector704~0_combout ;
wire \DC|suit|Selector701~0_combout ;
wire \DC|suit|Selector698~0_combout ;
wire \DC|suit|Selector695~0_combout ;
wire \DC|suit|Selector692~0_combout ;
wire \DC|suit|Selector689~0_combout ;
wire \DC|suit|Selector686~0_combout ;
wire \DC|suit|Selector683~0_combout ;
wire \DC|suit|Selector680~0_combout ;
wire \DC|suit|Selector677~0_combout ;
wire \DC|suit|Selector674~0_combout ;
wire \DC|suit|Selector671~0_combout ;
wire \DC|suit|Selector668~0_combout ;
wire \DC|suit|Selector665~0_combout ;
wire \DC|suit|Selector662~0_combout ;
wire \DC|suit|Selector659~0_combout ;
wire \DC|suit|Selector656~0_combout ;
wire \DC|suit|Selector653~0_combout ;
wire \DC|suit|Selector650~0_combout ;
wire \DC|suit|Selector647~0_combout ;
wire \DC|suit|Selector644~0_combout ;
wire \DC|suit|Selector641~0_combout ;
wire \DC|suit|Selector638~0_combout ;
wire \DC|suit|Selector635~0_combout ;
wire \DC|suit|Selector632~0_combout ;
wire \DC|suit|Selector629~0_combout ;
wire \DC|suit|Selector626~0_combout ;
wire \DC|suit|Selector623~0_combout ;
wire \DC|suit|Selector620~0_combout ;
wire \DC|suit|Selector617~0_combout ;
wire \DC|suit|Selector614~0_combout ;
wire \DC|suit|Selector611~0_combout ;
wire \DC|suit|Selector608~0_combout ;
wire \DC|suit|Selector605~0_combout ;
wire \DC|suit|Selector602~0_combout ;
wire \DC|suit|Selector599~0_combout ;
wire \DC|suit|Selector596~0_combout ;
wire \DC|suit|Selector593~0_combout ;
wire \DC|suit|Selector590~0_combout ;
wire \DC|suit|Selector587~0_combout ;
wire \DC|suit|Selector584~0_combout ;
wire \DC|suit|Selector581~0_combout ;
wire \DC|suit|Selector578~0_combout ;
wire \DC|suit|Selector575~0_combout ;
wire \DC|suit|Selector572~0_combout ;
wire \DC|suit|Selector569~0_combout ;
wire \DC|suit|Selector566~0_combout ;
wire \DC|suit|Selector563~0_combout ;
wire \DC|suit|Selector560~0_combout ;
wire \DC|suit|Selector557~0_combout ;
wire \DC|suit|Selector554~0_combout ;
wire \DC|suit|Selector551~0_combout ;
wire \DC|suit|Selector548~0_combout ;
wire \DC|suit|Selector545~0_combout ;
wire \DC|suit|Selector542~0_combout ;
wire \DC|suit|Selector539~0_combout ;
wire \DC|suit|Selector536~0_combout ;
wire \DC|suit|Selector533~0_combout ;
wire \DC|suit|Selector530~0_combout ;
wire \DC|suit|Selector527~0_combout ;
wire \DC|suit|Selector524~0_combout ;
wire \DC|suit|Selector521~0_combout ;
wire \DC|suit|Selector518~0_combout ;
wire \DC|suit|Selector515~0_combout ;
wire \DC|suit|Selector512~0_combout ;
wire \DC|suit|Selector509~0_combout ;
wire \DC|suit|Selector506~0_combout ;
wire \DC|suit|Selector503~0_combout ;
wire \DC|suit|Selector500~0_combout ;
wire \DC|suit|Selector497~0_combout ;
wire \DC|suit|Selector494~0_combout ;
wire \DC|suit|Selector491~0_combout ;
wire \DC|suit|Selector488~0_combout ;
wire \DC|suit|Selector485~0_combout ;
wire \DC|suit|Selector482~0_combout ;
wire \DC|suit|Selector479~0_combout ;
wire \DC|suit|Selector476~0_combout ;
wire \DC|suit|Selector473~0_combout ;
wire \DC|suit|Selector470~0_combout ;
wire \DC|suit|Selector467~0_combout ;
wire \DC|suit|Selector464~0_combout ;
wire \DC|suit|Selector461~0_combout ;
wire \DC|suit|Selector458~0_combout ;
wire \DC|suit|Selector455~0_combout ;
wire \DC|suit|Selector452~0_combout ;
wire \DC|suit|Selector449~0_combout ;
wire \DC|suit|Selector446~0_combout ;
wire \DC|suit|Selector443~0_combout ;
wire \DC|suit|Selector440~0_combout ;
wire \DC|suit|Selector437~0_combout ;
wire \DC|suit|Selector434~0_combout ;
wire \DC|suit|Selector431~0_combout ;
wire \DC|suit|Selector428~0_combout ;
wire \DC|suit|Selector425~0_combout ;
wire \DC|suit|Selector422~0_combout ;
wire \DC|suit|Selector419~0_combout ;
wire \DC|suit|Selector416~0_combout ;
wire \DC|suit|Selector413~0_combout ;
wire \DC|suit|Selector410~0_combout ;
wire \DC|suit|Selector407~0_combout ;
wire \DC|suit|Selector404~0_combout ;
wire \DC|suit|Selector401~0_combout ;
wire \DC|suit|Selector398~0_combout ;
wire \DC|suit|Selector395~0_combout ;
wire \DC|suit|Selector392~0_combout ;
wire \DC|suit|Selector389~0_combout ;
wire \DC|suit|Selector386~0_combout ;
wire \DC|suit|Selector383~0_combout ;
wire \DC|suit|Selector380~0_combout ;
wire \DC|suit|Selector377~0_combout ;
wire \DC|suit|Selector374~0_combout ;
wire \DC|suit|Selector371~0_combout ;
wire \DC|suit|Selector368~0_combout ;
wire \DC|suit|Selector365~0_combout ;
wire \DC|suit|Selector362~0_combout ;
wire \DC|suit|Selector359~0_combout ;
wire \DC|suit|Selector356~0_combout ;
wire \DC|suit|Selector353~0_combout ;
wire \DC|suit|Selector350~0_combout ;
wire \DC|suit|Selector347~0_combout ;
wire \DC|suit|Selector344~0_combout ;
wire \DC|suit|Selector341~0_combout ;
wire \DC|suit|Selector338~0_combout ;
wire \DC|suit|Selector335~0_combout ;
wire \DC|suit|Selector332~0_combout ;
wire \DC|suit|Selector329~0_combout ;
wire \DC|suit|Selector326~0_combout ;
wire \DC|suit|Selector323~0_combout ;
wire \DC|suit|Selector320~0_combout ;
wire \DC|suit|Selector317~0_combout ;
wire \DC|suit|Selector314~0_combout ;
wire \DC|suit|Selector311~0_combout ;
wire \DC|suit|Selector308~0_combout ;
wire \DC|suit|Selector305~0_combout ;
wire \DC|suit|Selector302~0_combout ;
wire \DC|suit|Selector299~0_combout ;
wire \DC|suit|Selector296~0_combout ;
wire \DC|suit|Selector293~0_combout ;
wire \DC|suit|Selector290~0_combout ;
wire \DC|suit|Selector287~0_combout ;
wire \DC|suit|Selector284~0_combout ;
wire \DC|suit|Selector281~0_combout ;
wire \DC|suit|Selector278~0_combout ;
wire \DC|suit|Selector275~0_combout ;
wire \DC|suit|Selector272~0_combout ;
wire \DC|suit|Selector269~0_combout ;
wire \DC|suit|Selector266~0_combout ;
wire \DC|suit|Selector263~0_combout ;
wire \DC|suit|Selector260~0_combout ;
wire \DC|suit|Selector257~0_combout ;
wire \DC|suit|Selector254~0_combout ;
wire \DC|suit|Selector251~0_combout ;
wire \DC|suit|Selector248~0_combout ;
wire \DC|suit|Selector245~0_combout ;
wire \DC|suit|Selector242~0_combout ;
wire \DC|suit|Selector239~0_combout ;
wire \DC|suit|Selector236~0_combout ;
wire \DC|suit|Selector233~0_combout ;
wire \DC|suit|Selector230~0_combout ;
wire \DC|suit|Selector227~0_combout ;
wire \DC|suit|Selector224~0_combout ;
wire \DC|suit|Selector221~0_combout ;
wire \DC|suit|Selector218~0_combout ;
wire \DC|suit|Selector215~0_combout ;
wire \DC|suit|Selector212~0_combout ;
wire \DC|suit|Selector209~0_combout ;
wire \DC|suit|Selector206~0_combout ;
wire \DC|suit|Selector203~0_combout ;
wire \DC|suit|Selector200~0_combout ;
wire \DC|suit|Selector197~0_combout ;
wire \DC|suit|Selector194~0_combout ;
wire \DC|suit|Selector191~0_combout ;
wire \DC|suit|Selector188~0_combout ;
wire \DC|suit|Selector185~0_combout ;
wire \DC|suit|Selector182~0_combout ;
wire \DC|suit|Selector179~0_combout ;
wire \DC|suit|Selector176~0_combout ;
wire \DC|suit|Selector173~0_combout ;
wire \DC|suit|Selector170~0_combout ;
wire \DC|suit|Selector167~0_combout ;
wire \DC|suit|Selector164~0_combout ;
wire \DC|suit|Selector161~0_combout ;
wire \DC|suit|Selector158~0_combout ;
wire \DC|suit|Selector155~0_combout ;
wire \DC|suit|Selector152~0_combout ;
wire \DC|suit|Selector149~0_combout ;
wire \DC|suit|Selector146~0_combout ;
wire \DC|suit|Selector143~0_combout ;
wire \DC|suit|Selector140~0_combout ;
wire \DC|suit|Selector137~0_combout ;
wire \DC|suit|Selector134~0_combout ;
wire \DC|suit|Selector131~0_combout ;
wire \DC|suit|Selector128~0_combout ;
wire \DC|suit|Selector125~0_combout ;
wire \DC|suit|Selector122~0_combout ;
wire \DC|suit|Selector119~0_combout ;
wire \DC|suit|Selector116~0_combout ;
wire \DC|suit|Selector113~0_combout ;
wire \DC|suit|Selector110~0_combout ;
wire \DC|suit|Selector107~0_combout ;
wire \DC|suit|Selector104~0_combout ;
wire \DC|suit|Selector101~0_combout ;
wire \DC|suit|Selector98~0_combout ;
wire \DC|suit|Selector95~0_combout ;
wire \DC|suit|Selector92~0_combout ;
wire \DC|suit|Selector89~0_combout ;
wire \DC|suit|Selector86~0_combout ;
wire \DC|suit|Selector83~0_combout ;
wire \DC|suit|Selector80~0_combout ;
wire \DC|suit|Selector77~0_combout ;
wire \DC|suit|Selector74~0_combout ;
wire \DC|suit|Selector71~0_combout ;
wire \DC|suit|Selector68~0_combout ;
wire \DC|suit|Selector65~0_combout ;
wire \DC|suit|Selector62~0_combout ;
wire \DC|suit|Selector59~0_combout ;
wire \DC|suit|Selector56~0_combout ;
wire \DC|suit|Selector53~0_combout ;
wire \DC|suit|Selector50~0_combout ;
wire \DC|suit|Selector47~0_combout ;
wire \DC|suit|Selector44~0_combout ;
wire \DC|suit|Selector41~0_combout ;
wire \DC|suit|Selector38~0_combout ;
wire \DC|suit|Selector35~0_combout ;
wire \DC|suit|Selector32~0_combout ;
wire \DC|suit|Selector29~0_combout ;
wire \DC|suit|Selector26~0_combout ;
wire \DC|suit|Selector23~0_combout ;
wire \DC|suit|Selector20~0_combout ;
wire \DC|suit|Selector17~0_combout ;
wire \DC|suit|Selector14~0_combout ;
wire \DC|suit|Selector11~0_combout ;
wire \DC|suit|Selector8~0_combout ;
wire \DC|suit|Selector5~0_combout ;
wire \DC|suit|Selector2~0_combout ;
wire \DC|suit|Selector800~0_combout ;
wire \DC|cOut~0_combout ;
wire \DC|blank|Selector34~0_combout ;
wire \DC|num|Selector792~0_combout ;
wire \DC|suit|Selector792~0_combout ;
wire \DC|xOut~5_combout ;
wire \DC|blank|Selector24~0_combout ;
wire \DC|num|Selector791~0_combout ;
wire \DC|suit|Selector791~0_combout ;
wire \DC|xOut~6_combout ;
wire \DC|blank|Add2~0_combout ;
wire \DC|blank|Selector23~0_combout ;
wire \DC|num|Selector790~0_combout ;
wire \DC|suit|Selector790~0_combout ;
wire \DC|xOut~7_combout ;
wire \DC|blank|Add2~2_combout ;
wire \DC|blank|Selector22~0_combout ;
wire \DC|num|Selector789~0_combout ;
wire \DC|suit|Selector789~0_combout ;
wire \DC|xOut~8_combout ;
wire \DC|blank|Add2~4_combout ;
wire \DC|blank|Selector21~0_combout ;
wire \DC|suit|Selector788~0_combout ;
wire \DC|num|Selector788~0_combout ;
wire \DC|xOut~0_combout ;
wire \DC|blank|Add2~6_combout ;
wire \DC|blank|Selector20~0_combout ;
wire \DC|num|xOut[5]~4_combout ;
wire \DC|suit|xOut[5]~3_combout ;
wire \DC|xOut~2_combout ;
wire \DC|blank|Add2~8_combout ;
wire \DC|blank|Selector19~0_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \VGA|user_input_translator|Add1~2_combout ;
wire \VGA|user_input_translator|Add1~4_combout ;
wire \VGA|user_input_translator|Add1~6_combout ;
wire \VGA|user_input_translator|Add1~8_combout ;
wire \VGA|user_input_translator|Add1~10_combout ;
wire \VGA|user_input_translator|Add1~12_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~12_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \DC|Decoder3~1_combout ;
wire \DC|suitDataReg[658]~2_combout ;
wire \DC|Decoder3~2_combout ;
wire \DC|suitDataReg~0_combout ;
wire \DC|suit|Selector745~0_combout ;
wire \DC|suit|Selector742~0_combout ;
wire \DC|suit|Selector739~0_combout ;
wire \DC|suit|Selector736~0_combout ;
wire \DC|suit|Selector733~0_combout ;
wire \DC|suit|Selector730~0_combout ;
wire \DC|suit|Selector727~0_combout ;
wire \DC|suit|Selector724~0_combout ;
wire \DC|suit|Selector721~0_combout ;
wire \DC|suit|Selector718~0_combout ;
wire \DC|suit|Selector715~0_combout ;
wire \DC|suit|Selector712~0_combout ;
wire \DC|suit|Selector709~0_combout ;
wire \DC|suit|Selector706~0_combout ;
wire \DC|suit|Selector703~0_combout ;
wire \DC|suit|Selector700~0_combout ;
wire \DC|suit|Selector700~1_combout ;
wire \DC|suit|Selector697~0_combout ;
wire \DC|suit|Selector697~1_combout ;
wire \DC|suit|Selector694~0_combout ;
wire \DC|suit|Selector691~0_combout ;
wire \DC|suit|Selector688~0_combout ;
wire \DC|suit|Selector685~0_combout ;
wire \DC|suit|Selector682~0_combout ;
wire \DC|suit|Selector679~0_combout ;
wire \DC|suit|Selector676~0_combout ;
wire \DC|suit|Selector673~0_combout ;
wire \DC|suit|Selector669~0_combout ;
wire \DC|suit|Selector667~0_combout ;
wire \DC|suit|Selector664~0_combout ;
wire \DC|suit|Selector661~0_combout ;
wire \DC|suit|Selector658~0_combout ;
wire \DC|suit|Selector655~0_combout ;
wire \DC|suit|Selector652~0_combout ;
wire \DC|suit|Selector652~1_combout ;
wire \DC|suit|Selector649~0_combout ;
wire \DC|suit|Selector649~1_combout ;
wire \DC|suit|Selector646~0_combout ;
wire \DC|suit|Selector643~0_combout ;
wire \DC|suit|Selector640~0_combout ;
wire \DC|suit|Selector637~0_combout ;
wire \DC|suit|Selector634~0_combout ;
wire \DC|suit|Selector631~0_combout ;
wire \DC|suit|Selector628~0_combout ;
wire \DC|suit|Selector625~0_combout ;
wire \DC|suit|Selector622~0_combout ;
wire \DC|suit|Selector619~0_combout ;
wire \DC|suit|Selector616~0_combout ;
wire \DC|suit|Selector613~0_combout ;
wire \DC|suit|Selector610~0_combout ;
wire \DC|suit|Selector607~0_combout ;
wire \DC|suit|Selector604~0_combout ;
wire \DC|suit|Selector601~0_combout ;
wire \DC|suit|Selector601~1_combout ;
wire \DC|suit|Selector598~0_combout ;
wire \DC|suit|Selector595~0_combout ;
wire \DC|suit|Selector592~0_combout ;
wire \DC|suit|Selector589~0_combout ;
wire \DC|suit|Selector586~0_combout ;
wire \DC|suit|Selector583~0_combout ;
wire \DC|suit|Selector580~0_combout ;
wire \DC|suit|Selector577~0_combout ;
wire \DC|suit|Selector574~0_combout ;
wire \DC|suit|Selector571~0_combout ;
wire \DC|suit|Selector568~0_combout ;
wire \DC|suit|Selector565~0_combout ;
wire \DC|suit|Selector562~0_combout ;
wire \DC|suit|Selector559~0_combout ;
wire \DC|suit|Selector556~0_combout ;
wire \DC|suit|Selector553~0_combout ;
wire \DC|suit|Selector553~1_combout ;
wire \DC|suit|Selector550~0_combout ;
wire \DC|suit|Selector547~0_combout ;
wire \DC|suit|Selector544~0_combout ;
wire \DC|suit|Selector541~0_combout ;
wire \DC|suit|Selector538~0_combout ;
wire \DC|suit|Selector535~0_combout ;
wire \DC|suit|Selector532~0_combout ;
wire \DC|suit|Selector529~0_combout ;
wire \DC|suit|Selector526~0_combout ;
wire \DC|suit|Selector523~0_combout ;
wire \DC|suit|Selector520~0_combout ;
wire \DC|suit|Selector517~0_combout ;
wire \DC|suit|Selector517~1_combout ;
wire \DC|suit|Selector514~0_combout ;
wire \DC|suit|Selector514~1_combout ;
wire \DC|suit|Selector511~0_combout ;
wire \DC|suit|Selector508~0_combout ;
wire \DC|suit|Selector505~0_combout ;
wire \DC|suit|Selector505~1_combout ;
wire \DC|suit|Selector502~0_combout ;
wire \DC|suit|Selector499~0_combout ;
wire \DC|suit|Selector496~0_combout ;
wire \DC|suit|Selector496~1_combout ;
wire \DC|suit|Selector493~0_combout ;
wire \DC|suit|Selector493~1_combout ;
wire \DC|suit|Selector490~0_combout ;
wire \DC|suit|Selector487~0_combout ;
wire \DC|suit|Selector484~0_combout ;
wire \DC|suit|Selector481~0_combout ;
wire \DC|suit|Selector478~0_combout ;
wire \DC|suit|Selector475~0_combout ;
wire \DC|suit|Selector472~0_combout ;
wire \DC|suit|Selector472~1_combout ;
wire \DC|suit|Selector469~0_combout ;
wire \DC|suit|Selector469~1_combout ;
wire \DC|suit|Selector466~0_combout ;
wire \DC|suit|Selector466~1_combout ;
wire \DC|suit|Selector463~0_combout ;
wire \DC|suit|Selector463~1_combout ;
wire \DC|suit|Selector460~0_combout ;
wire \DC|suit|Selector460~1_combout ;
wire \DC|suit|Selector457~0_combout ;
wire \DC|suit|Selector457~1_combout ;
wire \DC|suit|Selector454~0_combout ;
wire \DC|suit|Selector454~1_combout ;
wire \DC|suit|Selector451~0_combout ;
wire \DC|suit|Selector451~1_combout ;
wire \DC|suit|Selector448~0_combout ;
wire \DC|suit|Selector448~1_combout ;
wire \DC|suit|Selector445~0_combout ;
wire \DC|suit|Selector445~1_combout ;
wire \DC|suit|Selector442~0_combout ;
wire \DC|suit|Selector442~1_combout ;
wire \DC|suit|Selector439~0_combout ;
wire \DC|suit|Selector436~0_combout ;
wire \DC|suit|Selector433~0_combout ;
wire \DC|suit|Selector430~0_combout ;
wire \DC|suit|Selector427~0_combout ;
wire \DC|suit|Selector427~1_combout ;
wire \DC|suit|Selector424~0_combout ;
wire \DC|suit|Selector424~1_combout ;
wire \DC|suit|Selector421~0_combout ;
wire \DC|suit|Selector421~1_combout ;
wire \DC|suit|Selector418~0_combout ;
wire \DC|suit|Selector418~1_combout ;
wire \DC|suit|Selector415~0_combout ;
wire \DC|suit|Selector415~1_combout ;
wire \DC|suit|Selector412~0_combout ;
wire \DC|suit|Selector412~1_combout ;
wire \DC|suit|Selector409~0_combout ;
wire \DC|suit|Selector409~1_combout ;
wire \DC|suit|Selector406~0_combout ;
wire \DC|suit|Selector406~1_combout ;
wire \DC|suit|Selector403~0_combout ;
wire \DC|suit|Selector403~1_combout ;
wire \DC|suit|Selector400~0_combout ;
wire \DC|suit|Selector400~1_combout ;
wire \DC|suit|Selector397~0_combout ;
wire \DC|suit|Selector397~1_combout ;
wire \DC|suit|Selector394~0_combout ;
wire \DC|suit|Selector394~1_combout ;
wire \DC|suit|Selector391~0_combout ;
wire \DC|suit|Selector388~0_combout ;
wire \DC|suit|Selector385~0_combout ;
wire \DC|suit|Selector382~0_combout ;
wire \DC|suit|Selector379~0_combout ;
wire \DC|suit|Selector379~1_combout ;
wire \DC|suit|Selector376~0_combout ;
wire \DC|suit|Selector376~1_combout ;
wire \DC|suit|Selector373~0_combout ;
wire \DC|suit|Selector373~1_combout ;
wire \DC|suit|Selector370~0_combout ;
wire \DC|suit|Selector370~1_combout ;
wire \DC|suit|Selector367~0_combout ;
wire \DC|suit|Selector367~1_combout ;
wire \DC|suit|Selector364~0_combout ;
wire \DC|suit|Selector364~1_combout ;
wire \DC|suit|Selector361~0_combout ;
wire \DC|suit|Selector361~1_combout ;
wire \DC|suit|Selector358~0_combout ;
wire \DC|suit|Selector358~1_combout ;
wire \DC|suit|Selector355~0_combout ;
wire \DC|suit|Selector355~1_combout ;
wire \DC|suit|Selector352~0_combout ;
wire \DC|suit|Selector352~1_combout ;
wire \DC|suit|Selector349~0_combout ;
wire \DC|suit|Selector349~1_combout ;
wire \DC|suit|Selector346~0_combout ;
wire \DC|suit|Selector346~1_combout ;
wire \DC|suit|Selector343~0_combout ;
wire \DC|suit|Selector340~0_combout ;
wire \DC|suit|Selector337~0_combout ;
wire \DC|suit|Selector334~0_combout ;
wire \DC|suit|Selector331~0_combout ;
wire \DC|suit|Selector328~0_combout ;
wire \DC|suit|Selector328~1_combout ;
wire \DC|suit|Selector325~0_combout ;
wire \DC|suit|Selector325~1_combout ;
wire \DC|suit|Selector322~0_combout ;
wire \DC|suit|Selector322~1_combout ;
wire \DC|suit|Selector319~0_combout ;
wire \DC|suit|Selector316~0_combout ;
wire \DC|suit|Selector316~1_combout ;
wire \DC|suit|Selector313~0_combout ;
wire \DC|suit|Selector313~1_combout ;
wire \DC|suit|Selector310~0_combout ;
wire \DC|suit|Selector310~1_combout ;
wire \DC|suit|Selector307~0_combout ;
wire \DC|suit|Selector304~0_combout ;
wire \DC|suit|Selector304~1_combout ;
wire \DC|suit|Selector301~0_combout ;
wire \DC|suit|Selector301~1_combout ;
wire \DC|suit|Selector298~0_combout ;
wire \DC|suit|Selector295~0_combout ;
wire \DC|suit|Selector292~0_combout ;
wire \DC|suit|Selector289~0_combout ;
wire \DC|suit|Selector286~0_combout ;
wire \DC|suit|Selector283~0_combout ;
wire \DC|suit|Selector280~0_combout ;
wire \DC|suit|Selector277~0_combout ;
wire \DC|suit|Selector277~1_combout ;
wire \DC|suit|Selector274~0_combout ;
wire \DC|suit|Selector271~0_combout ;
wire \DC|suit|Selector268~0_combout ;
wire \DC|suit|Selector268~1_combout ;
wire \DC|suit|Selector265~0_combout ;
wire \DC|suit|Selector265~1_combout ;
wire \DC|suit|Selector262~0_combout ;
wire \DC|suit|Selector262~1_combout ;
wire \DC|suit|Selector259~0_combout ;
wire \DC|suit|Selector256~0_combout ;
wire \DC|suit|Selector253~0_combout ;
wire \DC|suit|Selector253~1_combout ;
wire \DC|suit|Selector250~0_combout ;
wire \DC|suit|Selector247~0_combout ;
wire \DC|suit|Selector244~0_combout ;
wire \DC|suit|Selector241~0_combout ;
wire \DC|suit|Selector238~0_combout ;
wire \DC|suit|Selector235~0_combout ;
wire \DC|suit|Selector232~0_combout ;
wire \DC|suit|Selector229~0_combout ;
wire \DC|suit|Selector226~0_combout ;
wire \DC|suit|Selector223~0_combout ;
wire \DC|suit|Selector223~1_combout ;
wire \DC|suit|Selector220~0_combout ;
wire \DC|suit|Selector220~1_combout ;
wire \DC|suit|Selector217~0_combout ;
wire \DC|suit|Selector217~1_combout ;
wire \DC|suit|Selector214~0_combout ;
wire \DC|suit|Selector214~1_combout ;
wire \DC|suit|Selector211~0_combout ;
wire \DC|suit|Selector211~1_combout ;
wire \DC|suit|Selector208~0_combout ;
wire \DC|suit|Selector205~0_combout ;
wire \DC|suit|Selector202~0_combout ;
wire \DC|suit|Selector199~0_combout ;
wire \DC|suit|Selector196~0_combout ;
wire \DC|suit|Selector193~0_combout ;
wire \DC|suit|Selector190~0_combout ;
wire \DC|suit|Selector187~0_combout ;
wire \DC|suit|Selector184~0_combout ;
wire \DC|suit|Selector181~0_combout ;
wire \DC|suit|Selector178~0_combout ;
wire \DC|suit|Selector178~1_combout ;
wire \DC|suit|Selector175~0_combout ;
wire \DC|suit|Selector175~1_combout ;
wire \DC|suit|Selector172~0_combout ;
wire \DC|suit|Selector169~0_combout ;
wire \DC|suit|Selector166~0_combout ;
wire \DC|suit|Selector166~1_combout ;
wire \DC|suit|Selector163~0_combout ;
wire \DC|suit|Selector163~1_combout ;
wire \DC|suit|Selector160~0_combout ;
wire \DC|suit|Selector160~1_combout ;
wire \DC|suit|Selector157~0_combout ;
wire \DC|suit|Selector154~0_combout ;
wire \DC|suit|Selector151~0_combout ;
wire \DC|suit|Selector148~0_combout ;
wire \DC|suit|Selector145~0_combout ;
wire \DC|suit|Selector142~0_combout ;
wire \DC|suit|Selector139~0_combout ;
wire \DC|suit|Selector136~0_combout ;
wire \DC|suit|Selector133~0_combout ;
wire \DC|suit|Selector130~0_combout ;
wire \DC|suit|Selector127~0_combout ;
wire \DC|suit|Selector124~0_combout ;
wire \DC|suit|Selector121~0_combout ;
wire \DC|suit|Selector118~0_combout ;
wire \DC|suit|Selector115~0_combout ;
wire \DC|suit|Selector115~1_combout ;
wire \DC|suit|Selector112~0_combout ;
wire \DC|suit|Selector109~0_combout ;
wire \DC|suit|Selector106~0_combout ;
wire \DC|suit|Selector103~0_combout ;
wire \DC|suit|Selector100~0_combout ;
wire \DC|suit|Selector97~0_combout ;
wire \DC|suit|Selector94~0_combout ;
wire \DC|suit|Selector91~0_combout ;
wire \DC|suit|Selector88~0_combout ;
wire \DC|suit|Selector85~0_combout ;
wire \DC|suit|Selector82~0_combout ;
wire \DC|suit|Selector79~0_combout ;
wire \DC|suit|Selector76~0_combout ;
wire \DC|suit|Selector73~0_combout ;
wire \DC|suit|Selector70~0_combout ;
wire \DC|suit|Selector67~0_combout ;
wire \DC|suit|Selector64~0_combout ;
wire \DC|suit|Selector61~0_combout ;
wire \DC|suit|Selector58~0_combout ;
wire \DC|suit|Selector55~0_combout ;
wire \DC|suit|Selector52~0_combout ;
wire \DC|suit|Selector49~0_combout ;
wire \DC|suit|Selector46~0_combout ;
wire \DC|suit|Selector43~0_combout ;
wire \DC|suit|Selector40~0_combout ;
wire \DC|suit|Selector37~0_combout ;
wire \DC|suit|Selector34~0_combout ;
wire \DC|suit|Selector31~0_combout ;
wire \DC|suit|Selector28~0_combout ;
wire \DC|suit|Selector25~0_combout ;
wire \DC|suit|Selector22~0_combout ;
wire \DC|suit|Selector19~0_combout ;
wire \DC|suit|Selector16~0_combout ;
wire \DC|suit|Selector13~0_combout ;
wire \DC|suit|Selector10~0_combout ;
wire \DC|suit|Selector7~0_combout ;
wire \DC|suit|Selector4~0_combout ;
wire \DC|suit|Selector802~0_combout ;
wire \DC|cOut~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ;
wire \hexX1|WideOr6~0_combout ;
wire \hexX1|WideOr5~0_combout ;
wire \hexX1|WideOr4~0_combout ;
wire \hexX1|WideOr3~0_combout ;
wire \hexX1|WideOr2~0_combout ;
wire \hexX1|WideOr1~0_combout ;
wire \hexX1|WideOr0~0_combout ;
wire \hexX2|WideOr6~0_combout ;
wire \hexX2|WideOr5~0_combout ;
wire \hexX2|WideOr4~0_combout ;
wire \hexX2|WideOr3~0_combout ;
wire \hexX2|WideOr2~0_combout ;
wire \hexX2|WideOr1~0_combout ;
wire \hexX2|WideOr0~0_combout ;
wire \hexY1|WideOr6~0_combout ;
wire \hexY1|WideOr5~0_combout ;
wire \hexY1|Decoder0~0_combout ;
wire \hexY1|WideOr3~0_combout ;
wire \hexY1|WideOr2~0_combout ;
wire \hexY1|WideOr1~0_combout ;
wire \hexY1|WideOr0~0_combout ;
wire \hexY2|WideOr6~0_combout ;
wire \hexY2|WideOr5~0_combout ;
wire \hexY2|WideOr4~0_combout ;
wire \hexY2|WideOr3~0_combout ;
wire \hexY2|WideOr2~0_combout ;
wire \hexY2|WideOr1~0_combout ;
wire \hexY2|WideOr0~0_combout ;
wire \hexColour|Decoder0~0_combout ;
wire \hexColour|Decoder0~1_combout ;
wire \hexColour|WideOr0~0_combout ;
wire \FSM|Mux1~2_combout ;
wire [6:0] \DC|suit|yOffset ;
wire [7:0] \DC|xOut ;
wire [6:0] \DC|yOut ;
wire [2:0] \DC|cOut ;
wire [7:0] \DC|num|xOut ;
wire [6:0] \DC|num|yOffset ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [9:0] \VGA|controller|xCounter ;
wire [7:0] \DC|suit|xOut ;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] \DC|suit|yOut ;
wire [6:0] \DC|num|yOut ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [767:0] \DC|num|dataReg ;
wire [767:0] \DC|suit|dataReg ;
wire [767:0] \DC|numDataReg ;
wire [2:0] \DC|num|cOut ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [4:0] \FSM|current_state ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [7:0] \DC|suit|xReg ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [7:0] \DC|blank|xOut ;
wire [6:0] \DC|blank|yOut ;
wire [2:0] \DC|suit|cOut ;
wire [2:0] \DC|blank|cOut ;
wire [7:0] \DC|suit|xOffset ;
wire [6:0] \DC|blank|yOffset ;
wire [7:0] \DC|blank|xOffset ;
wire [7:0] \DC|num|xOffset ;
wire [6:0] \DC|blank|yReg ;
wire [7:0] \DC|num|xReg ;
wire [3:0] \DC|numReg ;
wire [767:0] \DC|suitDataReg ;
wire [1:0] \DC|suitReg ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\hexX1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\hexX1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\hexX1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\hexX1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\hexX1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\hexX1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\hexX1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\hexX2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\hexX2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\hexX2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\hexX2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\hexX2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\hexX2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\hexX2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\hexY1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\hexY1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\hexY1|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\hexY1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\hexY1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\hexY1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\hexY1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\hexY2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\hexY2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\hexY2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\hexY2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\hexY2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\hexY2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\hexY2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hexColour|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\DC|cOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hexColour|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\DC|cOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hexColour|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\FSM|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\FSM|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\FSM|Mux1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\FSM|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\FSM|current_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\FSM|current_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\FSM|current_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\FSM|current_state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y34_N7
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N9
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N11
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N13
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N15
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~16_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h3C3C;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N15
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [9] & !\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0080;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [6])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|Equal0~0_combout  & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|Equal0~0_combout ),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~10_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N1
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N21
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [6]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8013;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = ((\VGA|controller|VGA_HS1~1_combout ) # ((\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter [9]))) # (!\VGA|controller|xCounter [7])

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|VGA_HS1~1_combout ),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N1
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [0]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N7
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((\VGA|controller|Add1~2_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N13
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~4_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [2]) # 
// ((\VGA|controller|Add1~4_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~4_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N27
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~6_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [3]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~6_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N31
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \VGA|controller|yCounter[5]~3 (
// Equation(s):
// \VGA|controller|yCounter[5]~3_combout  = (\VGA|controller|Add1~10_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [5])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~10_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|Add1~10_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~3 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N17
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \VGA|controller|yCounter[6]~1 (
// Equation(s):
// \VGA|controller|yCounter[6]~1_combout  = (\VGA|controller|Add1~12_combout  & (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~12_combout  & 
// (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~12_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~1 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N1
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [5] & !\VGA|controller|yCounter [6])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0303;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \VGA|controller|yCounter[7]~4 (
// Equation(s):
// \VGA|controller|yCounter[7]~4_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~14_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [7]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~14_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~4 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N3
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \VGA|controller|yCounter[8]~2 (
// Equation(s):
// \VGA|controller|yCounter[8]~2_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((\VGA|controller|Add1~16_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~2 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N23
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|yCounter [9] $ (\VGA|controller|Add1~17 )

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h3C3C;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \VGA|controller|yCounter[9]~9 (
// Equation(s):
// \VGA|controller|yCounter[9]~9_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~18_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [9]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~18_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~9 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N9
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [3] & \VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h4000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~2_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~1_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|always1~0_combout ),
	.datad(\VGA|controller|always1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hD555;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~8_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~8_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N5
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [9]) # ((!\VGA|controller|yCounter [2]) # (!\VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|VGA_VS1~0_combout ),
	.datab(\VGA|controller|yCounter [1]),
	.datac(\VGA|controller|VGA_VS1~1_combout ),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEFBF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N3
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0507;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(gnd),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h3030;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N21
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [1] $ (VCC))) # (!\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [1] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [3] & \VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [2] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [2] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [2] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [4] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [3] $ (\VGA|controller|yCounter [5] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [5] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [6] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [6] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [6] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [4] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [6]))))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [7] $ (\VGA|controller|yCounter [5] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [5] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [8] & ((\VGA|controller|yCounter [6] & (\VGA|controller|controller_translator|Add0~9  & VCC)) # (!\VGA|controller|yCounter [6] & 
// (!\VGA|controller|controller_translator|Add0~9 )))) # (!\VGA|controller|yCounter [8] & ((\VGA|controller|yCounter [6] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [6] & ((\VGA|controller|controller_translator|Add0~9 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~11  = CARRY((\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [6] & !\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [8] & ((!\VGA|controller|controller_translator|Add0~9 ) # 
// (!\VGA|controller|yCounter [6]))))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = (\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~13 )) # (!\VGA|controller|yCounter [8] & ((\VGA|controller|controller_translator|Add0~13 ) # (GND)))
// \VGA|controller|controller_translator|Add0~15  = CARRY((!\VGA|controller|controller_translator|Add0~13 ) # (!\VGA|controller|yCounter [8]))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout(\VGA|controller|controller_translator|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~16 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~16_combout  = !\VGA|controller|controller_translator|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~15 ),
	.combout(\VGA|controller|controller_translator|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~16 .lut_mask = 16'h0F0F;
defparam \VGA|controller|controller_translator|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [1] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [1] & VCC))
// \VGA|controller|controller_translator|mem_address[6]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[6]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [2] & (\VGA|controller|controller_translator|mem_address[6]~1  & VCC)) # (!\VGA|controller|yCounter [2] & 
// (!\VGA|controller|controller_translator|mem_address[6]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [2] & (!\VGA|controller|controller_translator|mem_address[6]~1 )) # (!\VGA|controller|yCounter [2] & 
// ((\VGA|controller|controller_translator|mem_address[6]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[7]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [2] & !\VGA|controller|controller_translator|mem_address[6]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[6]~1 ) # (!\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[7]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[7]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[8]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[7]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[7]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[8]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[8]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[8]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[9]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[8]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[9]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[9]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[9]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[10]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[9]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[10]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[10]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[10]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[11]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[10]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[11]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[11]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[11]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[12]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[11]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[12]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[12]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[12]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[13]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[12]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[13]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[13]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[14]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[13]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[13]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[14]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[14]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[15]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[15]~18_combout  = (\VGA|controller|controller_translator|Add0~14_combout  & (!\VGA|controller|controller_translator|mem_address[14]~17 )) # (!\VGA|controller|controller_translator|Add0~14_combout  & 
// ((\VGA|controller|controller_translator|mem_address[14]~17 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[15]~19  = CARRY((!\VGA|controller|controller_translator|mem_address[14]~17 ) # (!\VGA|controller|controller_translator|Add0~14_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[14]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[15]~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[15]~18 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[15]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[16]~20 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[16]~20_combout  = \VGA|controller|controller_translator|mem_address[15]~19  $ (!\VGA|controller|controller_translator|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~16_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[15]~19 ),
	.combout(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[16]~20 .lut_mask = 16'hF00F;
defparam \VGA|controller|controller_translator|mem_address[16]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y35_N1
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N21
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N3
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N29
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = \VGA|controller|controller_translator|mem_address[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N31
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6 .lut_mask = 16'h0C0C;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \FSM|Mux3~2 (
// Equation(s):
// \FSM|Mux3~2_combout  = (\FSM|current_state[1]~_Duplicate_1_q  & (((\FSM|current_state[3]~_Duplicate_1_q )))) # (!\FSM|current_state[1]~_Duplicate_1_q  & ((\FSM|current_state[2]~_Duplicate_1_q  & ((!\FSM|current_state[3]~_Duplicate_1_q ))) # 
// (!\FSM|current_state[2]~_Duplicate_1_q  & (!\SW[17]~input_o  & \FSM|current_state[3]~_Duplicate_1_q ))))

	.dataa(\FSM|current_state[1]~_Duplicate_1_q ),
	.datab(\FSM|current_state[2]~_Duplicate_1_q ),
	.datac(\SW[17]~input_o ),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux3~2 .lut_mask = 16'hAB44;
defparam \FSM|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \DC|num|current_state~7 (
// Equation(s):
// \DC|num|current_state~7_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|done~q ) # ((!\DC|num|current_state.NO_DRAW~q  & !\FSM|drawNum~q )))) # (!\DC|num|current_state.DRAW~q  & (!\DC|num|current_state.NO_DRAW~q  & ((!\FSM|drawNum~q ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.NO_DRAW~q ),
	.datac(\DC|num|done~q ),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|num|current_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|current_state~7 .lut_mask = 16'hA0B3;
defparam \DC|num|current_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \DC|num|current_state~8 (
// Equation(s):
// \DC|num|current_state~8_combout  = (\SW[16]~input_o  & !\DC|num|current_state~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\DC|num|current_state~7_combout ),
	.cin(gnd),
	.combout(\DC|num|current_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|current_state~8 .lut_mask = 16'h00F0;
defparam \DC|num|current_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N15
dffeas \DC|num|current_state.NO_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|current_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|current_state.NO_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|current_state.NO_DRAW .is_wysiwyg = "true";
defparam \DC|num|current_state.NO_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \DC|num|current_state~6 (
// Equation(s):
// \DC|num|current_state~6_combout  = (!\DC|num|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \FSM|drawNum~q ))

	.dataa(gnd),
	.datab(\DC|num|current_state.NO_DRAW~q ),
	.datac(\SW[16]~input_o ),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|num|current_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|current_state~6 .lut_mask = 16'h3000;
defparam \DC|num|current_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N13
dffeas \DC|num|current_state.LOAD (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|current_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|current_state.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|current_state.LOAD .is_wysiwyg = "true";
defparam \DC|num|current_state.LOAD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \DC|num|Selector1~0 (
// Equation(s):
// \DC|num|Selector1~0_combout  = (\DC|num|current_state.LOAD~q ) # ((!\DC|num|done~q  & \DC|num|current_state.DRAW~q ))

	.dataa(gnd),
	.datab(\DC|num|done~q ),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector1~0 .lut_mask = 16'hFF30;
defparam \DC|num|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \DC|num|current_state.DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|current_state.DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|current_state.DRAW .is_wysiwyg = "true";
defparam \DC|num|current_state.DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \DC|num|Add0~0 (
// Equation(s):
// \DC|num|Add0~0_combout  = \DC|num|xOffset [0] $ (VCC)
// \DC|num|Add0~1  = CARRY(\DC|num|xOffset [0])

	.dataa(gnd),
	.datab(\DC|num|xOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|num|Add0~0_combout ),
	.cout(\DC|num|Add0~1 ));
// synopsys translate_off
defparam \DC|num|Add0~0 .lut_mask = 16'h33CC;
defparam \DC|num|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \DC|num|Add0~9 (
// Equation(s):
// \DC|num|Add0~9_combout  = (\DC|num|xOffset [3] & (!\DC|num|Add0~7 )) # (!\DC|num|xOffset [3] & ((\DC|num|Add0~7 ) # (GND)))
// \DC|num|Add0~10  = CARRY((!\DC|num|Add0~7 ) # (!\DC|num|xOffset [3]))

	.dataa(\DC|num|xOffset [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~7 ),
	.combout(\DC|num|Add0~9_combout ),
	.cout(\DC|num|Add0~10 ));
// synopsys translate_off
defparam \DC|num|Add0~9 .lut_mask = 16'h5A5F;
defparam \DC|num|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \DC|num|Add0~12 (
// Equation(s):
// \DC|num|Add0~12_combout  = (\DC|num|xOffset [4] & (\DC|num|Add0~10  $ (GND))) # (!\DC|num|xOffset [4] & (!\DC|num|Add0~10  & VCC))
// \DC|num|Add0~13  = CARRY((\DC|num|xOffset [4] & !\DC|num|Add0~10 ))

	.dataa(gnd),
	.datab(\DC|num|xOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~10 ),
	.combout(\DC|num|Add0~12_combout ),
	.cout(\DC|num|Add0~13 ));
// synopsys translate_off
defparam \DC|num|Add0~12 .lut_mask = 16'hC30C;
defparam \DC|num|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \DC|num|xOffset[4]~1 (
// Equation(s):
// \DC|num|xOffset[4]~1_combout  = (\DC|num|current_state.DRAW~q  & (!\DC|num|xOffset[4]~0_combout )) # (!\DC|num|current_state.DRAW~q  & (((!\DC|num|current_state.NO_DRAW~q  & !\SW[16]~input_o ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|xOffset[4]~0_combout ),
	.datac(\DC|num|current_state.NO_DRAW~q ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|num|xOffset[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOffset[4]~1 .lut_mask = 16'h2227;
defparam \DC|num|xOffset[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \DC|num|xOffset[4]~2 (
// Equation(s):
// \DC|num|xOffset[4]~2_combout  = (\DC|num|LessThan0~0_combout  & (\DC|num|LessThan0~1_combout  & \DC|num|current_state.DRAW~q ))

	.dataa(\DC|num|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|xOffset[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOffset[4]~2 .lut_mask = 16'hA000;
defparam \DC|num|xOffset[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \DC|num|xOffset[4]~3 (
// Equation(s):
// \DC|num|xOffset[4]~3_combout  = (\DC|num|xOffset[4]~1_combout  & (\DC|num|Add0~12_combout  & ((\DC|num|xOffset[4]~2_combout )))) # (!\DC|num|xOffset[4]~1_combout  & (((\DC|num|xOffset [4]))))

	.dataa(\DC|num|Add0~12_combout ),
	.datab(\DC|num|xOffset[4]~1_combout ),
	.datac(\DC|num|xOffset [4]),
	.datad(\DC|num|xOffset[4]~2_combout ),
	.cin(gnd),
	.combout(\DC|num|xOffset[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOffset[4]~3 .lut_mask = 16'hB830;
defparam \DC|num|xOffset[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N3
dffeas \DC|num|xOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|xOffset[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[4] .is_wysiwyg = "true";
defparam \DC|num|xOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \DC|num|Add0~14 (
// Equation(s):
// \DC|num|Add0~14_combout  = (\DC|num|xOffset [5] & (!\DC|num|Add0~13 )) # (!\DC|num|xOffset [5] & ((\DC|num|Add0~13 ) # (GND)))
// \DC|num|Add0~15  = CARRY((!\DC|num|Add0~13 ) # (!\DC|num|xOffset [5]))

	.dataa(\DC|num|xOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~13 ),
	.combout(\DC|num|Add0~14_combout ),
	.cout(\DC|num|Add0~15 ));
// synopsys translate_off
defparam \DC|num|Add0~14 .lut_mask = 16'h5A5F;
defparam \DC|num|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \DC|num|xOffset[5]~4 (
// Equation(s):
// \DC|num|xOffset[5]~4_combout  = (\DC|num|xOffset[4]~1_combout  & (\DC|num|Add0~14_combout  & ((\DC|num|xOffset[4]~2_combout )))) # (!\DC|num|xOffset[4]~1_combout  & (((\DC|num|xOffset [5]))))

	.dataa(\DC|num|xOffset[4]~1_combout ),
	.datab(\DC|num|Add0~14_combout ),
	.datac(\DC|num|xOffset [5]),
	.datad(\DC|num|xOffset[4]~2_combout ),
	.cin(gnd),
	.combout(\DC|num|xOffset[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOffset[5]~4 .lut_mask = 16'hD850;
defparam \DC|num|xOffset[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \DC|num|xOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|xOffset[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[5] .is_wysiwyg = "true";
defparam \DC|num|xOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \DC|num|Add0~16 (
// Equation(s):
// \DC|num|Add0~16_combout  = (\DC|num|xOffset [6] & (\DC|num|Add0~15  $ (GND))) # (!\DC|num|xOffset [6] & (!\DC|num|Add0~15  & VCC))
// \DC|num|Add0~17  = CARRY((\DC|num|xOffset [6] & !\DC|num|Add0~15 ))

	.dataa(gnd),
	.datab(\DC|num|xOffset [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~15 ),
	.combout(\DC|num|Add0~16_combout ),
	.cout(\DC|num|Add0~17 ));
// synopsys translate_off
defparam \DC|num|Add0~16 .lut_mask = 16'hC30C;
defparam \DC|num|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \DC|num|xOffset[6]~5 (
// Equation(s):
// \DC|num|xOffset[6]~5_combout  = (\DC|num|xOffset[4]~1_combout  & (\DC|num|Add0~16_combout  & ((\DC|num|xOffset[4]~2_combout )))) # (!\DC|num|xOffset[4]~1_combout  & (((\DC|num|xOffset [6]))))

	.dataa(\DC|num|Add0~16_combout ),
	.datab(\DC|num|xOffset[4]~1_combout ),
	.datac(\DC|num|xOffset [6]),
	.datad(\DC|num|xOffset[4]~2_combout ),
	.cin(gnd),
	.combout(\DC|num|xOffset[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOffset[6]~5 .lut_mask = 16'hB830;
defparam \DC|num|xOffset[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N29
dffeas \DC|num|xOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|xOffset[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[6] .is_wysiwyg = "true";
defparam \DC|num|xOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \DC|num|Add0~18 (
// Equation(s):
// \DC|num|Add0~18_combout  = \DC|num|Add0~17  $ (\DC|num|xOffset [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|xOffset [7]),
	.cin(\DC|num|Add0~17 ),
	.combout(\DC|num|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~18 .lut_mask = 16'h0FF0;
defparam \DC|num|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \DC|num|xOffset[7]~6 (
// Equation(s):
// \DC|num|xOffset[7]~6_combout  = (\DC|num|xOffset[4]~1_combout  & (\DC|num|Add0~18_combout  & ((\DC|num|xOffset[4]~2_combout )))) # (!\DC|num|xOffset[4]~1_combout  & (((\DC|num|xOffset [7]))))

	.dataa(\DC|num|Add0~18_combout ),
	.datab(\DC|num|xOffset[4]~1_combout ),
	.datac(\DC|num|xOffset [7]),
	.datad(\DC|num|xOffset[4]~2_combout ),
	.cin(gnd),
	.combout(\DC|num|xOffset[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOffset[7]~6 .lut_mask = 16'hB830;
defparam \DC|num|xOffset[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \DC|num|xOffset[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|xOffset[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[7] .is_wysiwyg = "true";
defparam \DC|num|xOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \DC|num|LessThan0~1 (
// Equation(s):
// \DC|num|LessThan0~1_combout  = (!\DC|num|xOffset [4] & (!\DC|num|xOffset [6] & (!\DC|num|xOffset [7] & !\DC|num|xOffset [5])))

	.dataa(\DC|num|xOffset [4]),
	.datab(\DC|num|xOffset [6]),
	.datac(\DC|num|xOffset [7]),
	.datad(\DC|num|xOffset [5]),
	.cin(gnd),
	.combout(\DC|num|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan0~1 .lut_mask = 16'h0001;
defparam \DC|num|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \DC|num|Add0~2 (
// Equation(s):
// \DC|num|Add0~2_combout  = (\DC|num|Add0~0_combout  & (\DC|num|current_state.DRAW~q  & (\DC|num|LessThan0~0_combout  & \DC|num|LessThan0~1_combout )))

	.dataa(\DC|num|Add0~0_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|LessThan0~0_combout ),
	.datad(\DC|num|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|num|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~2 .lut_mask = 16'h8000;
defparam \DC|num|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \DC|num|xOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOffset[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[0] .is_wysiwyg = "true";
defparam \DC|num|xOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \DC|num|Add0~3 (
// Equation(s):
// \DC|num|Add0~3_combout  = (\DC|num|xOffset [1] & (!\DC|num|Add0~1 )) # (!\DC|num|xOffset [1] & ((\DC|num|Add0~1 ) # (GND)))
// \DC|num|Add0~4  = CARRY((!\DC|num|Add0~1 ) # (!\DC|num|xOffset [1]))

	.dataa(\DC|num|xOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~1 ),
	.combout(\DC|num|Add0~3_combout ),
	.cout(\DC|num|Add0~4 ));
// synopsys translate_off
defparam \DC|num|Add0~3 .lut_mask = 16'h5A5F;
defparam \DC|num|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \DC|num|Add0~5 (
// Equation(s):
// \DC|num|Add0~5_combout  = (\DC|num|Add0~3_combout  & (\DC|num|current_state.DRAW~q  & (\DC|num|LessThan0~0_combout  & \DC|num|LessThan0~1_combout )))

	.dataa(\DC|num|Add0~3_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|LessThan0~0_combout ),
	.datad(\DC|num|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|num|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~5 .lut_mask = 16'h8000;
defparam \DC|num|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N27
dffeas \DC|num|xOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOffset[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[1] .is_wysiwyg = "true";
defparam \DC|num|xOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \DC|num|Add0~6 (
// Equation(s):
// \DC|num|Add0~6_combout  = (\DC|num|xOffset [2] & (\DC|num|Add0~4  $ (GND))) # (!\DC|num|xOffset [2] & (!\DC|num|Add0~4  & VCC))
// \DC|num|Add0~7  = CARRY((\DC|num|xOffset [2] & !\DC|num|Add0~4 ))

	.dataa(gnd),
	.datab(\DC|num|xOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~4 ),
	.combout(\DC|num|Add0~6_combout ),
	.cout(\DC|num|Add0~7 ));
// synopsys translate_off
defparam \DC|num|Add0~6 .lut_mask = 16'hC30C;
defparam \DC|num|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \DC|num|Add0~8 (
// Equation(s):
// \DC|num|Add0~8_combout  = (\DC|num|LessThan0~0_combout  & (\DC|num|current_state.DRAW~q  & (\DC|num|Add0~6_combout  & \DC|num|LessThan0~1_combout )))

	.dataa(\DC|num|LessThan0~0_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|Add0~6_combout ),
	.datad(\DC|num|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|num|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~8 .lut_mask = 16'h8000;
defparam \DC|num|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \DC|num|xOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOffset[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[2] .is_wysiwyg = "true";
defparam \DC|num|xOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \DC|num|Add0~11 (
// Equation(s):
// \DC|num|Add0~11_combout  = (\DC|num|LessThan0~0_combout  & (\DC|num|current_state.DRAW~q  & (\DC|num|Add0~9_combout  & \DC|num|LessThan0~1_combout )))

	.dataa(\DC|num|LessThan0~0_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|Add0~9_combout ),
	.datad(\DC|num|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|num|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~11 .lut_mask = 16'h8000;
defparam \DC|num|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \DC|num|xOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOffset[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[3] .is_wysiwyg = "true";
defparam \DC|num|xOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \DC|num|LessThan0~0 (
// Equation(s):
// \DC|num|LessThan0~0_combout  = (((!\DC|num|xOffset [1]) # (!\DC|num|xOffset [2])) # (!\DC|num|xOffset [0])) # (!\DC|num|xOffset [3])

	.dataa(\DC|num|xOffset [3]),
	.datab(\DC|num|xOffset [0]),
	.datac(\DC|num|xOffset [2]),
	.datad(\DC|num|xOffset [1]),
	.cin(gnd),
	.combout(\DC|num|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \DC|num|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \DC|num|yOffset[0]~7 (
// Equation(s):
// \DC|num|yOffset[0]~7_combout  = \DC|num|yOffset [0] $ (VCC)
// \DC|num|yOffset[0]~8  = CARRY(\DC|num|yOffset [0])

	.dataa(gnd),
	.datab(\DC|num|yOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|num|yOffset[0]~7_combout ),
	.cout(\DC|num|yOffset[0]~8 ));
// synopsys translate_off
defparam \DC|num|yOffset[0]~7 .lut_mask = 16'h33CC;
defparam \DC|num|yOffset[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \DC|num|yOffset[5]~9 (
// Equation(s):
// \DC|num|yOffset[5]~9_combout  = (\DC|num|current_state.DRAW~q  & ((!\DC|num|LessThan0~1_combout ) # (!\DC|num|LessThan0~0_combout )))

	.dataa(\DC|num|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|yOffset[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|yOffset[5]~9 .lut_mask = 16'h5F00;
defparam \DC|num|yOffset[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \DC|num|yOffset[2]~13 (
// Equation(s):
// \DC|num|yOffset[2]~13_combout  = (\DC|num|yOffset [2] & (\DC|num|yOffset[1]~12  $ (GND))) # (!\DC|num|yOffset [2] & (!\DC|num|yOffset[1]~12  & VCC))
// \DC|num|yOffset[2]~14  = CARRY((\DC|num|yOffset [2] & !\DC|num|yOffset[1]~12 ))

	.dataa(\DC|num|yOffset [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|yOffset[1]~12 ),
	.combout(\DC|num|yOffset[2]~13_combout ),
	.cout(\DC|num|yOffset[2]~14 ));
// synopsys translate_off
defparam \DC|num|yOffset[2]~13 .lut_mask = 16'hA50A;
defparam \DC|num|yOffset[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \DC|num|yOffset[3]~15 (
// Equation(s):
// \DC|num|yOffset[3]~15_combout  = (\DC|num|yOffset [3] & (!\DC|num|yOffset[2]~14 )) # (!\DC|num|yOffset [3] & ((\DC|num|yOffset[2]~14 ) # (GND)))
// \DC|num|yOffset[3]~16  = CARRY((!\DC|num|yOffset[2]~14 ) # (!\DC|num|yOffset [3]))

	.dataa(gnd),
	.datab(\DC|num|yOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|yOffset[2]~14 ),
	.combout(\DC|num|yOffset[3]~15_combout ),
	.cout(\DC|num|yOffset[3]~16 ));
// synopsys translate_off
defparam \DC|num|yOffset[3]~15 .lut_mask = 16'h3C3F;
defparam \DC|num|yOffset[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y29_N15
dffeas \DC|num|yOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOffset[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|yOffset[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[3] .is_wysiwyg = "true";
defparam \DC|num|yOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \DC|num|yOffset[4]~17 (
// Equation(s):
// \DC|num|yOffset[4]~17_combout  = (\DC|num|yOffset [4] & (\DC|num|yOffset[3]~16  $ (GND))) # (!\DC|num|yOffset [4] & (!\DC|num|yOffset[3]~16  & VCC))
// \DC|num|yOffset[4]~18  = CARRY((\DC|num|yOffset [4] & !\DC|num|yOffset[3]~16 ))

	.dataa(gnd),
	.datab(\DC|num|yOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|yOffset[3]~16 ),
	.combout(\DC|num|yOffset[4]~17_combout ),
	.cout(\DC|num|yOffset[4]~18 ));
// synopsys translate_off
defparam \DC|num|yOffset[4]~17 .lut_mask = 16'hC30C;
defparam \DC|num|yOffset[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \DC|num|yOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOffset[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|yOffset[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[4] .is_wysiwyg = "true";
defparam \DC|num|yOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \DC|num|yOffset[5]~19 (
// Equation(s):
// \DC|num|yOffset[5]~19_combout  = (\DC|num|yOffset [5] & (!\DC|num|yOffset[4]~18 )) # (!\DC|num|yOffset [5] & ((\DC|num|yOffset[4]~18 ) # (GND)))
// \DC|num|yOffset[5]~20  = CARRY((!\DC|num|yOffset[4]~18 ) # (!\DC|num|yOffset [5]))

	.dataa(gnd),
	.datab(\DC|num|yOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|yOffset[4]~18 ),
	.combout(\DC|num|yOffset[5]~19_combout ),
	.cout(\DC|num|yOffset[5]~20 ));
// synopsys translate_off
defparam \DC|num|yOffset[5]~19 .lut_mask = 16'h3C3F;
defparam \DC|num|yOffset[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \DC|num|yOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOffset[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|yOffset[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[5] .is_wysiwyg = "true";
defparam \DC|num|yOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \DC|num|yOffset[6]~21 (
// Equation(s):
// \DC|num|yOffset[6]~21_combout  = \DC|num|yOffset[5]~20  $ (!\DC|num|yOffset [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|yOffset [6]),
	.cin(\DC|num|yOffset[5]~20 ),
	.combout(\DC|num|yOffset[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|yOffset[6]~21 .lut_mask = 16'hF00F;
defparam \DC|num|yOffset[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \DC|num|yOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOffset[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|yOffset[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[6] .is_wysiwyg = "true";
defparam \DC|num|yOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \DC|num|LessThan1~2 (
// Equation(s):
// \DC|num|LessThan1~2_combout  = (\DC|num|LessThan1~0_combout  & (!\DC|num|yOffset [4] & (!\DC|num|yOffset [6] & !\DC|num|yOffset [5])))

	.dataa(\DC|num|LessThan1~0_combout ),
	.datab(\DC|num|yOffset [4]),
	.datac(\DC|num|yOffset [6]),
	.datad(\DC|num|yOffset [5]),
	.cin(gnd),
	.combout(\DC|num|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan1~2 .lut_mask = 16'h0002;
defparam \DC|num|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \DC|num|yOffset[5]~10 (
// Equation(s):
// \DC|num|yOffset[5]~10_combout  = (\DC|num|yOffset[5]~9_combout  & ((\DC|num|LessThan1~2_combout ) # ((!\SW[16]~input_o  & !\DC|num|current_state.NO_DRAW~q )))) # (!\DC|num|yOffset[5]~9_combout  & (((!\SW[16]~input_o  & !\DC|num|current_state.NO_DRAW~q 
// ))))

	.dataa(\DC|num|yOffset[5]~9_combout ),
	.datab(\DC|num|LessThan1~2_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\DC|num|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|yOffset[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|yOffset[5]~10 .lut_mask = 16'h888F;
defparam \DC|num|yOffset[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \DC|num|yOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOffset[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|yOffset[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[0] .is_wysiwyg = "true";
defparam \DC|num|yOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \DC|num|yOffset[1]~11 (
// Equation(s):
// \DC|num|yOffset[1]~11_combout  = (\DC|num|yOffset [1] & (!\DC|num|yOffset[0]~8 )) # (!\DC|num|yOffset [1] & ((\DC|num|yOffset[0]~8 ) # (GND)))
// \DC|num|yOffset[1]~12  = CARRY((!\DC|num|yOffset[0]~8 ) # (!\DC|num|yOffset [1]))

	.dataa(\DC|num|yOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|yOffset[0]~8 ),
	.combout(\DC|num|yOffset[1]~11_combout ),
	.cout(\DC|num|yOffset[1]~12 ));
// synopsys translate_off
defparam \DC|num|yOffset[1]~11 .lut_mask = 16'h5A5F;
defparam \DC|num|yOffset[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \DC|num|yOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOffset[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|yOffset[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[1] .is_wysiwyg = "true";
defparam \DC|num|yOffset[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \DC|num|yOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOffset[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|yOffset[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[2] .is_wysiwyg = "true";
defparam \DC|num|yOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \DC|num|LessThan1~0 (
// Equation(s):
// \DC|num|LessThan1~0_combout  = (((!\DC|num|yOffset [1]) # (!\DC|num|yOffset [0])) # (!\DC|num|yOffset [3])) # (!\DC|num|yOffset [2])

	.dataa(\DC|num|yOffset [2]),
	.datab(\DC|num|yOffset [3]),
	.datac(\DC|num|yOffset [0]),
	.datad(\DC|num|yOffset [1]),
	.cin(gnd),
	.combout(\DC|num|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \DC|num|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \DC|num|LessThan1~1 (
// Equation(s):
// \DC|num|LessThan1~1_combout  = (!\DC|num|yOffset [4] & (!\DC|num|yOffset [6] & !\DC|num|yOffset [5]))

	.dataa(gnd),
	.datab(\DC|num|yOffset [4]),
	.datac(\DC|num|yOffset [6]),
	.datad(\DC|num|yOffset [5]),
	.cin(gnd),
	.combout(\DC|num|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan1~1 .lut_mask = 16'h0003;
defparam \DC|num|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \DC|num|xOffset[4]~0 (
// Equation(s):
// \DC|num|xOffset[4]~0_combout  = (\DC|num|LessThan0~0_combout  & (!\DC|num|LessThan0~1_combout  & ((!\DC|num|LessThan1~1_combout ) # (!\DC|num|LessThan1~0_combout )))) # (!\DC|num|LessThan0~0_combout  & (((!\DC|num|LessThan1~1_combout )) # 
// (!\DC|num|LessThan1~0_combout )))

	.dataa(\DC|num|LessThan0~0_combout ),
	.datab(\DC|num|LessThan1~0_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\DC|num|xOffset[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOffset[4]~0 .lut_mask = 16'h135F;
defparam \DC|num|xOffset[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \DC|num|done~feeder (
// Equation(s):
// \DC|num|done~feeder_combout  = \DC|num|xOffset[4]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|xOffset[4]~0_combout ),
	.cin(gnd),
	.combout(\DC|num|done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|done~feeder .lut_mask = 16'hFF00;
defparam \DC|num|done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N17
dffeas \DC|num|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|done~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|done .is_wysiwyg = "true";
defparam \DC|num|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \FSM|Mux3~1 (
// Equation(s):
// \FSM|Mux3~1_combout  = (\FSM|current_state[0]~_Duplicate_1_q  & ((\DC|num|done~q ) # (\FSM|current_state[3]~_Duplicate_1_q )))

	.dataa(\DC|num|done~q ),
	.datab(\FSM|current_state[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux3~1 .lut_mask = 16'hCC88;
defparam \FSM|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \FSM|Mux3~3 (
// Equation(s):
// \FSM|Mux3~3_combout  = (\FSM|Mux3~2_combout  & (((!\FSM|current_state[1]~_Duplicate_1_q  & !\FSM|Mux3~1_combout )))) # (!\FSM|Mux3~2_combout  & (!\FSM|Mux3~0_combout  & (\FSM|current_state[1]~_Duplicate_1_q )))

	.dataa(\FSM|Mux3~2_combout ),
	.datab(\FSM|Mux3~0_combout ),
	.datac(\FSM|current_state[1]~_Duplicate_1_q ),
	.datad(\FSM|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FSM|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux3~3 .lut_mask = 16'h101A;
defparam \FSM|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \FSM|current_state~0 (
// Equation(s):
// \FSM|current_state~0_combout  = (\FSM|Mux3~3_combout  & \SW[16]~input_o )

	.dataa(\FSM|Mux3~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\FSM|current_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state~0 .lut_mask = 16'hAA00;
defparam \FSM|current_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N25
dffeas \FSM|current_state[0]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \FSM|current_state[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \FSM|Mux0~0 (
// Equation(s):
// \FSM|Mux0~0_combout  = (!\FSM|current_state[1]~_Duplicate_1_q  & (!\FSM|current_state[0]~_Duplicate_1_q  & (\SW[17]~input_o  & !\FSM|current_state[2]~_Duplicate_1_q )))

	.dataa(\FSM|current_state[1]~_Duplicate_1_q ),
	.datab(\FSM|current_state[0]~_Duplicate_1_q ),
	.datac(\SW[17]~input_o ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux0~0 .lut_mask = 16'h0010;
defparam \FSM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \FSM|current_state~2 (
// Equation(s):
// \FSM|current_state~2_combout  = (\SW[16]~input_o  & \FSM|Mux0~0_combout )

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|Mux0~0_combout ),
	.cin(gnd),
	.combout(\FSM|current_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state~2 .lut_mask = 16'hAA00;
defparam \FSM|current_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N31
dffeas \FSM|current_state[3]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \FSM|current_state[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \FSM|drawSuit~0 (
// Equation(s):
// \FSM|drawSuit~0_combout  = (\FSM|current_state[2]~_Duplicate_1_q  & (\FSM|current_state[1]~_Duplicate_1_q  & !\FSM|current_state[3]~_Duplicate_1_q ))

	.dataa(\FSM|current_state[2]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|drawSuit~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|drawSuit~0 .lut_mask = 16'h0088;
defparam \FSM|drawSuit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N5
dffeas \FSM|drawSuit (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|drawSuit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|drawSuit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|drawSuit .is_wysiwyg = "true";
defparam \FSM|drawSuit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N6
cycloneive_lcell_comb \DC|suit|current_state~7 (
// Equation(s):
// \DC|suit|current_state~7_combout  = (\DC|suit|done~q  & ((\DC|suit|current_state.DRAW~q ) # ((!\FSM|drawSuit~q  & !\DC|suit|current_state.NO_DRAW~q )))) # (!\DC|suit|done~q  & (((!\FSM|drawSuit~q  & !\DC|suit|current_state.NO_DRAW~q ))))

	.dataa(\DC|suit|done~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\FSM|drawSuit~q ),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|current_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|current_state~7 .lut_mask = 16'h888F;
defparam \DC|suit|current_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N20
cycloneive_lcell_comb \DC|suit|current_state~8 (
// Equation(s):
// \DC|suit|current_state~8_combout  = (\SW[16]~input_o  & !\DC|suit|current_state~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\DC|suit|current_state~7_combout ),
	.cin(gnd),
	.combout(\DC|suit|current_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|current_state~8 .lut_mask = 16'h00F0;
defparam \DC|suit|current_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N21
dffeas \DC|suit|current_state.NO_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|current_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|current_state.NO_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|current_state.NO_DRAW .is_wysiwyg = "true";
defparam \DC|suit|current_state.NO_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N18
cycloneive_lcell_comb \DC|suit|current_state~6 (
// Equation(s):
// \DC|suit|current_state~6_combout  = (\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \FSM|drawSuit~q ))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\FSM|drawSuit~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|current_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|current_state~6 .lut_mask = 16'h2020;
defparam \DC|suit|current_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N19
dffeas \DC|suit|current_state.LOAD (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|current_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|current_state.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|current_state.LOAD .is_wysiwyg = "true";
defparam \DC|suit|current_state.LOAD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N0
cycloneive_lcell_comb \DC|suit|Selector1~0 (
// Equation(s):
// \DC|suit|Selector1~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & !\DC|suit|done~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|done~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector1~0 .lut_mask = 16'hCCFC;
defparam \DC|suit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N1
dffeas \DC|suit|current_state.DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|current_state.DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|current_state.DRAW .is_wysiwyg = "true";
defparam \DC|suit|current_state.DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
cycloneive_lcell_comb \DC|suit|Add0~0 (
// Equation(s):
// \DC|suit|Add0~0_combout  = \DC|suit|xOffset [0] $ (VCC)
// \DC|suit|Add0~1  = CARRY(\DC|suit|xOffset [0])

	.dataa(gnd),
	.datab(\DC|suit|xOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|suit|Add0~0_combout ),
	.cout(\DC|suit|Add0~1 ));
// synopsys translate_off
defparam \DC|suit|Add0~0 .lut_mask = 16'h33CC;
defparam \DC|suit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneive_lcell_comb \DC|suit|Add0~2 (
// Equation(s):
// \DC|suit|Add0~2_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|Add0~0_combout  & (\DC|suit|LessThan0~1_combout  & \DC|suit|LessThan0~0_combout )))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|Add0~0_combout ),
	.datac(\DC|suit|LessThan0~1_combout ),
	.datad(\DC|suit|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~2 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
cycloneive_lcell_comb \DC|suit|xOffset[6]~1 (
// Equation(s):
// \DC|suit|xOffset[6]~1_combout  = (\DC|suit|current_state.DRAW~q  & (((!\DC|suit|xOffset[6]~0_combout )))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suit|current_state.NO_DRAW~q  & ((!\SW[16]~input_o ))))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|xOffset[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|xOffset[6]~1 .lut_mask = 16'h0C1D;
defparam \DC|suit|xOffset[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N1
dffeas \DC|suit|xOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|xOffset[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[0] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
cycloneive_lcell_comb \DC|suit|Add0~3 (
// Equation(s):
// \DC|suit|Add0~3_combout  = (\DC|suit|xOffset [1] & (!\DC|suit|Add0~1 )) # (!\DC|suit|xOffset [1] & ((\DC|suit|Add0~1 ) # (GND)))
// \DC|suit|Add0~4  = CARRY((!\DC|suit|Add0~1 ) # (!\DC|suit|xOffset [1]))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~1 ),
	.combout(\DC|suit|Add0~3_combout ),
	.cout(\DC|suit|Add0~4 ));
// synopsys translate_off
defparam \DC|suit|Add0~3 .lut_mask = 16'h3C3F;
defparam \DC|suit|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
cycloneive_lcell_comb \DC|suit|Add0~5 (
// Equation(s):
// \DC|suit|Add0~5_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~1_combout  & (\DC|suit|LessThan0~0_combout  & \DC|suit|Add0~3_combout )))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|LessThan0~1_combout ),
	.datac(\DC|suit|LessThan0~0_combout ),
	.datad(\DC|suit|Add0~3_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~5 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N3
dffeas \DC|suit|xOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|xOffset[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[1] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneive_lcell_comb \DC|suit|LessThan0~0 (
// Equation(s):
// \DC|suit|LessThan0~0_combout  = (((!\DC|suit|xOffset [0]) # (!\DC|suit|xOffset [2])) # (!\DC|suit|xOffset [1])) # (!\DC|suit|xOffset [3])

	.dataa(\DC|suit|xOffset [3]),
	.datab(\DC|suit|xOffset [1]),
	.datac(\DC|suit|xOffset [2]),
	.datad(\DC|suit|xOffset [0]),
	.cin(gnd),
	.combout(\DC|suit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \DC|suit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
cycloneive_lcell_comb \DC|suit|Add0~6 (
// Equation(s):
// \DC|suit|Add0~6_combout  = (\DC|suit|xOffset [2] & (\DC|suit|Add0~4  $ (GND))) # (!\DC|suit|xOffset [2] & (!\DC|suit|Add0~4  & VCC))
// \DC|suit|Add0~7  = CARRY((\DC|suit|xOffset [2] & !\DC|suit|Add0~4 ))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~4 ),
	.combout(\DC|suit|Add0~6_combout ),
	.cout(\DC|suit|Add0~7 ));
// synopsys translate_off
defparam \DC|suit|Add0~6 .lut_mask = 16'hC30C;
defparam \DC|suit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
cycloneive_lcell_comb \DC|suit|Add0~8 (
// Equation(s):
// \DC|suit|Add0~8_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~1_combout  & (\DC|suit|LessThan0~0_combout  & \DC|suit|Add0~6_combout )))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|LessThan0~1_combout ),
	.datac(\DC|suit|LessThan0~0_combout ),
	.datad(\DC|suit|Add0~6_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~8 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N5
dffeas \DC|suit|xOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|xOffset[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[2] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneive_lcell_comb \DC|suit|Add0~9 (
// Equation(s):
// \DC|suit|Add0~9_combout  = (\DC|suit|xOffset [3] & (!\DC|suit|Add0~7 )) # (!\DC|suit|xOffset [3] & ((\DC|suit|Add0~7 ) # (GND)))
// \DC|suit|Add0~10  = CARRY((!\DC|suit|Add0~7 ) # (!\DC|suit|xOffset [3]))

	.dataa(\DC|suit|xOffset [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~7 ),
	.combout(\DC|suit|Add0~9_combout ),
	.cout(\DC|suit|Add0~10 ));
// synopsys translate_off
defparam \DC|suit|Add0~9 .lut_mask = 16'h5A5F;
defparam \DC|suit|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N26
cycloneive_lcell_comb \DC|suit|Add0~11 (
// Equation(s):
// \DC|suit|Add0~11_combout  = (\DC|suit|LessThan0~1_combout  & (\DC|suit|current_state.DRAW~q  & (\DC|suit|Add0~9_combout  & \DC|suit|LessThan0~0_combout )))

	.dataa(\DC|suit|LessThan0~1_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|Add0~9_combout ),
	.datad(\DC|suit|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~11 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y26_N27
dffeas \DC|suit|xOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|xOffset[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[3] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneive_lcell_comb \DC|suit|Add0~12 (
// Equation(s):
// \DC|suit|Add0~12_combout  = (\DC|suit|xOffset [4] & (\DC|suit|Add0~10  $ (GND))) # (!\DC|suit|xOffset [4] & (!\DC|suit|Add0~10  & VCC))
// \DC|suit|Add0~13  = CARRY((\DC|suit|xOffset [4] & !\DC|suit|Add0~10 ))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~10 ),
	.combout(\DC|suit|Add0~12_combout ),
	.cout(\DC|suit|Add0~13 ));
// synopsys translate_off
defparam \DC|suit|Add0~12 .lut_mask = 16'hC30C;
defparam \DC|suit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N4
cycloneive_lcell_comb \DC|suit|xOffset[6]~2 (
// Equation(s):
// \DC|suit|xOffset[6]~2_combout  = (\DC|suit|LessThan0~1_combout  & (\DC|suit|current_state.DRAW~q  & \DC|suit|LessThan0~0_combout ))

	.dataa(\DC|suit|LessThan0~1_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|xOffset[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|xOffset[6]~2 .lut_mask = 16'h8800;
defparam \DC|suit|xOffset[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
cycloneive_lcell_comb \DC|suit|xOffset[4]~3 (
// Equation(s):
// \DC|suit|xOffset[4]~3_combout  = (\DC|suit|xOffset[6]~1_combout  & (\DC|suit|Add0~12_combout  & (\DC|suit|xOffset[6]~2_combout ))) # (!\DC|suit|xOffset[6]~1_combout  & (((\DC|suit|xOffset [4]))))

	.dataa(\DC|suit|Add0~12_combout ),
	.datab(\DC|suit|xOffset[6]~2_combout ),
	.datac(\DC|suit|xOffset [4]),
	.datad(\DC|suit|xOffset[6]~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|xOffset[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|xOffset[4]~3 .lut_mask = 16'h88F0;
defparam \DC|suit|xOffset[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N9
dffeas \DC|suit|xOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|xOffset[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[4] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
cycloneive_lcell_comb \DC|suit|Add0~14 (
// Equation(s):
// \DC|suit|Add0~14_combout  = (\DC|suit|xOffset [5] & (!\DC|suit|Add0~13 )) # (!\DC|suit|xOffset [5] & ((\DC|suit|Add0~13 ) # (GND)))
// \DC|suit|Add0~15  = CARRY((!\DC|suit|Add0~13 ) # (!\DC|suit|xOffset [5]))

	.dataa(\DC|suit|xOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~13 ),
	.combout(\DC|suit|Add0~14_combout ),
	.cout(\DC|suit|Add0~15 ));
// synopsys translate_off
defparam \DC|suit|Add0~14 .lut_mask = 16'h5A5F;
defparam \DC|suit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneive_lcell_comb \DC|suit|xOffset[5]~4 (
// Equation(s):
// \DC|suit|xOffset[5]~4_combout  = (\DC|suit|xOffset[6]~1_combout  & (\DC|suit|Add0~14_combout  & (\DC|suit|xOffset[6]~2_combout ))) # (!\DC|suit|xOffset[6]~1_combout  & (((\DC|suit|xOffset [5]))))

	.dataa(\DC|suit|Add0~14_combout ),
	.datab(\DC|suit|xOffset[6]~2_combout ),
	.datac(\DC|suit|xOffset [5]),
	.datad(\DC|suit|xOffset[6]~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|xOffset[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|xOffset[5]~4 .lut_mask = 16'h88F0;
defparam \DC|suit|xOffset[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N27
dffeas \DC|suit|xOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|xOffset[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[5] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
cycloneive_lcell_comb \DC|suit|Add0~16 (
// Equation(s):
// \DC|suit|Add0~16_combout  = (\DC|suit|xOffset [6] & (\DC|suit|Add0~15  $ (GND))) # (!\DC|suit|xOffset [6] & (!\DC|suit|Add0~15  & VCC))
// \DC|suit|Add0~17  = CARRY((\DC|suit|xOffset [6] & !\DC|suit|Add0~15 ))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~15 ),
	.combout(\DC|suit|Add0~16_combout ),
	.cout(\DC|suit|Add0~17 ));
// synopsys translate_off
defparam \DC|suit|Add0~16 .lut_mask = 16'hC30C;
defparam \DC|suit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneive_lcell_comb \DC|suit|xOffset[6]~5 (
// Equation(s):
// \DC|suit|xOffset[6]~5_combout  = (\DC|suit|xOffset[6]~1_combout  & (\DC|suit|Add0~16_combout  & (\DC|suit|xOffset[6]~2_combout ))) # (!\DC|suit|xOffset[6]~1_combout  & (((\DC|suit|xOffset [6]))))

	.dataa(\DC|suit|Add0~16_combout ),
	.datab(\DC|suit|xOffset[6]~2_combout ),
	.datac(\DC|suit|xOffset [6]),
	.datad(\DC|suit|xOffset[6]~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|xOffset[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|xOffset[6]~5 .lut_mask = 16'h88F0;
defparam \DC|suit|xOffset[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N29
dffeas \DC|suit|xOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|xOffset[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[6] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneive_lcell_comb \DC|suit|Add0~18 (
// Equation(s):
// \DC|suit|Add0~18_combout  = \DC|suit|Add0~17  $ (\DC|suit|xOffset [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|xOffset [7]),
	.cin(\DC|suit|Add0~17 ),
	.combout(\DC|suit|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~18 .lut_mask = 16'h0FF0;
defparam \DC|suit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneive_lcell_comb \DC|suit|xOffset[7]~6 (
// Equation(s):
// \DC|suit|xOffset[7]~6_combout  = (\DC|suit|xOffset[6]~1_combout  & (\DC|suit|xOffset[6]~2_combout  & ((\DC|suit|Add0~18_combout )))) # (!\DC|suit|xOffset[6]~1_combout  & (((\DC|suit|xOffset [7]))))

	.dataa(\DC|suit|xOffset[6]~1_combout ),
	.datab(\DC|suit|xOffset[6]~2_combout ),
	.datac(\DC|suit|xOffset [7]),
	.datad(\DC|suit|Add0~18_combout ),
	.cin(gnd),
	.combout(\DC|suit|xOffset[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|xOffset[7]~6 .lut_mask = 16'hD850;
defparam \DC|suit|xOffset[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N7
dffeas \DC|suit|xOffset[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|xOffset[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[7] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
cycloneive_lcell_comb \DC|suit|LessThan0~1 (
// Equation(s):
// \DC|suit|LessThan0~1_combout  = (!\DC|suit|xOffset [4] & (!\DC|suit|xOffset [7] & (!\DC|suit|xOffset [5] & !\DC|suit|xOffset [6])))

	.dataa(\DC|suit|xOffset [4]),
	.datab(\DC|suit|xOffset [7]),
	.datac(\DC|suit|xOffset [5]),
	.datad(\DC|suit|xOffset [6]),
	.cin(gnd),
	.combout(\DC|suit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|LessThan0~1 .lut_mask = 16'h0001;
defparam \DC|suit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N18
cycloneive_lcell_comb \DC|suit|yOffset[0]~7 (
// Equation(s):
// \DC|suit|yOffset[0]~7_combout  = \DC|suit|yOffset [0] $ (VCC)
// \DC|suit|yOffset[0]~8  = CARRY(\DC|suit|yOffset [0])

	.dataa(gnd),
	.datab(\DC|suit|yOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|suit|yOffset[0]~7_combout ),
	.cout(\DC|suit|yOffset[0]~8 ));
// synopsys translate_off
defparam \DC|suit|yOffset[0]~7 .lut_mask = 16'h33CC;
defparam \DC|suit|yOffset[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N6
cycloneive_lcell_comb \DC|suit|yOffset[3]~9 (
// Equation(s):
// \DC|suit|yOffset[3]~9_combout  = (\SW[16]~input_o ) # (\DC|suit|current_state.NO_DRAW~q )

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\DC|suit|current_state.NO_DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|yOffset[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|yOffset[3]~9 .lut_mask = 16'hFAFA;
defparam \DC|suit|yOffset[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
cycloneive_lcell_comb \DC|suit|yOffset[3]~10 (
// Equation(s):
// \DC|suit|yOffset[3]~10_combout  = (\DC|suit|yOffset [5]) # ((\DC|suit|yOffset [6]) # ((\DC|suit|LessThan0~0_combout  & \DC|suit|LessThan0~1_combout )))

	.dataa(\DC|suit|LessThan0~0_combout ),
	.datab(\DC|suit|yOffset [5]),
	.datac(\DC|suit|yOffset [6]),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|yOffset[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|yOffset[3]~10 .lut_mask = 16'hFEFC;
defparam \DC|suit|yOffset[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N2
cycloneive_lcell_comb \DC|suit|yOffset[3]~11 (
// Equation(s):
// \DC|suit|yOffset[3]~11_combout  = (\DC|suit|yOffset [4]) # (!\DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|yOffset [4]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|yOffset[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|yOffset[3]~11 .lut_mask = 16'hF0FF;
defparam \DC|suit|yOffset[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
cycloneive_lcell_comb \DC|suit|LessThan1~0 (
// Equation(s):
// \DC|suit|LessThan1~0_combout  = (((!\DC|suit|yOffset [1]) # (!\DC|suit|yOffset [2])) # (!\DC|suit|yOffset [0])) # (!\DC|suit|yOffset [3])

	.dataa(\DC|suit|yOffset [3]),
	.datab(\DC|suit|yOffset [0]),
	.datac(\DC|suit|yOffset [2]),
	.datad(\DC|suit|yOffset [1]),
	.cin(gnd),
	.combout(\DC|suit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \DC|suit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
cycloneive_lcell_comb \DC|suit|yOffset[3]~12 (
// Equation(s):
// \DC|suit|yOffset[3]~12_combout  = ((!\DC|suit|yOffset[3]~10_combout  & (!\DC|suit|yOffset[3]~11_combout  & \DC|suit|LessThan1~0_combout ))) # (!\DC|suit|yOffset[3]~9_combout )

	.dataa(\DC|suit|yOffset[3]~9_combout ),
	.datab(\DC|suit|yOffset[3]~10_combout ),
	.datac(\DC|suit|yOffset[3]~11_combout ),
	.datad(\DC|suit|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|yOffset[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|yOffset[3]~12 .lut_mask = 16'h5755;
defparam \DC|suit|yOffset[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N19
dffeas \DC|suit|yOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOffset[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOffset[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[0] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N20
cycloneive_lcell_comb \DC|suit|yOffset[1]~13 (
// Equation(s):
// \DC|suit|yOffset[1]~13_combout  = (\DC|suit|yOffset [1] & (!\DC|suit|yOffset[0]~8 )) # (!\DC|suit|yOffset [1] & ((\DC|suit|yOffset[0]~8 ) # (GND)))
// \DC|suit|yOffset[1]~14  = CARRY((!\DC|suit|yOffset[0]~8 ) # (!\DC|suit|yOffset [1]))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOffset[0]~8 ),
	.combout(\DC|suit|yOffset[1]~13_combout ),
	.cout(\DC|suit|yOffset[1]~14 ));
// synopsys translate_off
defparam \DC|suit|yOffset[1]~13 .lut_mask = 16'h3C3F;
defparam \DC|suit|yOffset[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y26_N21
dffeas \DC|suit|yOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOffset[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOffset[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[1] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N22
cycloneive_lcell_comb \DC|suit|yOffset[2]~15 (
// Equation(s):
// \DC|suit|yOffset[2]~15_combout  = (\DC|suit|yOffset [2] & (\DC|suit|yOffset[1]~14  $ (GND))) # (!\DC|suit|yOffset [2] & (!\DC|suit|yOffset[1]~14  & VCC))
// \DC|suit|yOffset[2]~16  = CARRY((\DC|suit|yOffset [2] & !\DC|suit|yOffset[1]~14 ))

	.dataa(\DC|suit|yOffset [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOffset[1]~14 ),
	.combout(\DC|suit|yOffset[2]~15_combout ),
	.cout(\DC|suit|yOffset[2]~16 ));
// synopsys translate_off
defparam \DC|suit|yOffset[2]~15 .lut_mask = 16'hA50A;
defparam \DC|suit|yOffset[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y26_N23
dffeas \DC|suit|yOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOffset[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOffset[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[2] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N24
cycloneive_lcell_comb \DC|suit|yOffset[3]~17 (
// Equation(s):
// \DC|suit|yOffset[3]~17_combout  = (\DC|suit|yOffset [3] & (!\DC|suit|yOffset[2]~16 )) # (!\DC|suit|yOffset [3] & ((\DC|suit|yOffset[2]~16 ) # (GND)))
// \DC|suit|yOffset[3]~18  = CARRY((!\DC|suit|yOffset[2]~16 ) # (!\DC|suit|yOffset [3]))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOffset[2]~16 ),
	.combout(\DC|suit|yOffset[3]~17_combout ),
	.cout(\DC|suit|yOffset[3]~18 ));
// synopsys translate_off
defparam \DC|suit|yOffset[3]~17 .lut_mask = 16'h3C3F;
defparam \DC|suit|yOffset[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y26_N25
dffeas \DC|suit|yOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOffset[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOffset[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[3] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N26
cycloneive_lcell_comb \DC|suit|yOffset[4]~19 (
// Equation(s):
// \DC|suit|yOffset[4]~19_combout  = (\DC|suit|yOffset [4] & (\DC|suit|yOffset[3]~18  $ (GND))) # (!\DC|suit|yOffset [4] & (!\DC|suit|yOffset[3]~18  & VCC))
// \DC|suit|yOffset[4]~20  = CARRY((\DC|suit|yOffset [4] & !\DC|suit|yOffset[3]~18 ))

	.dataa(\DC|suit|yOffset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOffset[3]~18 ),
	.combout(\DC|suit|yOffset[4]~19_combout ),
	.cout(\DC|suit|yOffset[4]~20 ));
// synopsys translate_off
defparam \DC|suit|yOffset[4]~19 .lut_mask = 16'hA50A;
defparam \DC|suit|yOffset[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y26_N27
dffeas \DC|suit|yOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOffset[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOffset[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[4] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
cycloneive_lcell_comb \DC|suit|yOffset[5]~21 (
// Equation(s):
// \DC|suit|yOffset[5]~21_combout  = (\DC|suit|yOffset [5] & (!\DC|suit|yOffset[4]~20 )) # (!\DC|suit|yOffset [5] & ((\DC|suit|yOffset[4]~20 ) # (GND)))
// \DC|suit|yOffset[5]~22  = CARRY((!\DC|suit|yOffset[4]~20 ) # (!\DC|suit|yOffset [5]))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOffset[4]~20 ),
	.combout(\DC|suit|yOffset[5]~21_combout ),
	.cout(\DC|suit|yOffset[5]~22 ));
// synopsys translate_off
defparam \DC|suit|yOffset[5]~21 .lut_mask = 16'h3C3F;
defparam \DC|suit|yOffset[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y26_N29
dffeas \DC|suit|yOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOffset[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOffset[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[5] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
cycloneive_lcell_comb \DC|suit|yOffset[6]~23 (
// Equation(s):
// \DC|suit|yOffset[6]~23_combout  = \DC|suit|yOffset [6] $ (!\DC|suit|yOffset[5]~22 )

	.dataa(\DC|suit|yOffset [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|suit|yOffset[5]~22 ),
	.combout(\DC|suit|yOffset[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|yOffset[6]~23 .lut_mask = 16'hA5A5;
defparam \DC|suit|yOffset[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y26_N31
dffeas \DC|suit|yOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOffset[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOffset[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[6] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N4
cycloneive_lcell_comb \DC|suit|LessThan1~1 (
// Equation(s):
// \DC|suit|LessThan1~1_combout  = (!\DC|suit|yOffset [6] & (!\DC|suit|yOffset [4] & !\DC|suit|yOffset [5]))

	.dataa(\DC|suit|yOffset [6]),
	.datab(gnd),
	.datac(\DC|suit|yOffset [4]),
	.datad(\DC|suit|yOffset [5]),
	.cin(gnd),
	.combout(\DC|suit|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|LessThan1~1 .lut_mask = 16'h0005;
defparam \DC|suit|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N0
cycloneive_lcell_comb \DC|suit|xOffset[6]~0 (
// Equation(s):
// \DC|suit|xOffset[6]~0_combout  = (\DC|suit|LessThan0~1_combout  & (!\DC|suit|LessThan0~0_combout  & ((!\DC|suit|LessThan1~0_combout ) # (!\DC|suit|LessThan1~1_combout )))) # (!\DC|suit|LessThan0~1_combout  & (((!\DC|suit|LessThan1~0_combout )) # 
// (!\DC|suit|LessThan1~1_combout )))

	.dataa(\DC|suit|LessThan0~1_combout ),
	.datab(\DC|suit|LessThan1~1_combout ),
	.datac(\DC|suit|LessThan0~0_combout ),
	.datad(\DC|suit|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|xOffset[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|xOffset[6]~0 .lut_mask = 16'h135F;
defparam \DC|suit|xOffset[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N1
dffeas \DC|suit|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|xOffset[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|done .is_wysiwyg = "true";
defparam \DC|suit|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \FSM|drawBlank~0 (
// Equation(s):
// \FSM|drawBlank~0_combout  = (!\FSM|current_state[2]~_Duplicate_1_q  & (\FSM|current_state[1]~_Duplicate_1_q  & !\FSM|current_state[3]~_Duplicate_1_q ))

	.dataa(\FSM|current_state[2]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|drawBlank~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|drawBlank~0 .lut_mask = 16'h0044;
defparam \FSM|drawBlank~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N19
dffeas \FSM|drawBlank (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|drawBlank~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|drawBlank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|drawBlank .is_wysiwyg = "true";
defparam \FSM|drawBlank .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \DC|blank|current_state~5 (
// Equation(s):
// \DC|blank|current_state~5_combout  = (\SW[16]~input_o  & (\DC|blank|current_state.DRAW~q  & \DC|blank|done~q ))

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|done~q ),
	.cin(gnd),
	.combout(\DC|blank|current_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|current_state~5 .lut_mask = 16'hA000;
defparam \DC|blank|current_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N3
dffeas \DC|blank|current_state.DONE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|current_state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|current_state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|current_state.DONE .is_wysiwyg = "true";
defparam \DC|blank|current_state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \DC|blank|current_state~6 (
// Equation(s):
// \DC|blank|current_state~6_combout  = (!\DC|blank|current_state.DONE~q  & (\SW[16]~input_o  & ((\FSM|drawBlank~q ) # (\DC|blank|current_state.NO_DRAW~q ))))

	.dataa(\FSM|drawBlank~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|current_state.NO_DRAW~q ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|blank|current_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|current_state~6 .lut_mask = 16'h3200;
defparam \DC|blank|current_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N15
dffeas \DC|blank|current_state.NO_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|current_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|current_state.NO_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|current_state.NO_DRAW .is_wysiwyg = "true";
defparam \DC|blank|current_state.NO_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \DC|blank|Selector1~0 (
// Equation(s):
// \DC|blank|Selector1~0_combout  = (\FSM|drawBlank~q  & (((\DC|blank|current_state.DRAW~q  & !\DC|blank|done~q )) # (!\DC|blank|current_state.NO_DRAW~q ))) # (!\FSM|drawBlank~q  & (((\DC|blank|current_state.DRAW~q  & !\DC|blank|done~q ))))

	.dataa(\FSM|drawBlank~q ),
	.datab(\DC|blank|current_state.NO_DRAW~q ),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|done~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector1~0 .lut_mask = 16'h22F2;
defparam \DC|blank|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N1
dffeas \DC|blank|current_state.DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|current_state.DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|current_state.DRAW .is_wysiwyg = "true";
defparam \DC|blank|current_state.DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \DC|blank|Add0~1 (
// Equation(s):
// \DC|blank|Add0~1_combout  = \DC|blank|xOffset [0] $ (VCC)
// \DC|blank|Add0~2  = CARRY(\DC|blank|xOffset [0])

	.dataa(gnd),
	.datab(\DC|blank|xOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|blank|Add0~1_combout ),
	.cout(\DC|blank|Add0~2 ));
// synopsys translate_off
defparam \DC|blank|Add0~1 .lut_mask = 16'h33CC;
defparam \DC|blank|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \DC|blank|Add0~18 (
// Equation(s):
// \DC|blank|Add0~18_combout  = (\DC|blank|Add0~0_combout  & \DC|blank|Add0~1_combout )

	.dataa(gnd),
	.datab(\DC|blank|Add0~0_combout ),
	.datac(gnd),
	.datad(\DC|blank|Add0~1_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~18 .lut_mask = 16'hCC00;
defparam \DC|blank|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \DC|blank|Selector9~0 (
// Equation(s):
// \DC|blank|Selector9~0_combout  = (\DC|blank|Add0~18_combout ) # ((\DC|blank|xOffset [0] & ((\DC|blank|current_state.DONE~q ) # (\DC|blank|Selector35~0_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|Add0~18_combout ),
	.datac(\DC|blank|xOffset [0]),
	.datad(\DC|blank|Selector35~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector9~0 .lut_mask = 16'hFCEC;
defparam \DC|blank|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N3
dffeas \DC|blank|xOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[0] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \DC|blank|Add0~3 (
// Equation(s):
// \DC|blank|Add0~3_combout  = (\DC|blank|xOffset [1] & (!\DC|blank|Add0~2 )) # (!\DC|blank|xOffset [1] & ((\DC|blank|Add0~2 ) # (GND)))
// \DC|blank|Add0~4  = CARRY((!\DC|blank|Add0~2 ) # (!\DC|blank|xOffset [1]))

	.dataa(\DC|blank|xOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~2 ),
	.combout(\DC|blank|Add0~3_combout ),
	.cout(\DC|blank|Add0~4 ));
// synopsys translate_off
defparam \DC|blank|Add0~3 .lut_mask = 16'h5A5F;
defparam \DC|blank|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \DC|blank|Add0~19 (
// Equation(s):
// \DC|blank|Add0~19_combout  = (\DC|blank|Add0~0_combout  & \DC|blank|Add0~3_combout )

	.dataa(gnd),
	.datab(\DC|blank|Add0~0_combout ),
	.datac(gnd),
	.datad(\DC|blank|Add0~3_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~19 .lut_mask = 16'hCC00;
defparam \DC|blank|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \DC|blank|Selector8~0 (
// Equation(s):
// \DC|blank|Selector8~0_combout  = (\DC|blank|Add0~19_combout ) # ((\DC|blank|xOffset [1] & ((\DC|blank|current_state.DONE~q ) # (\DC|blank|Selector35~0_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|Add0~19_combout ),
	.datac(\DC|blank|xOffset [1]),
	.datad(\DC|blank|Selector35~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector8~0 .lut_mask = 16'hFCEC;
defparam \DC|blank|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N13
dffeas \DC|blank|xOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[1] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \DC|blank|Selector7~0 (
// Equation(s):
// \DC|blank|Selector7~0_combout  = (\DC|blank|current_state.DONE~q ) # ((!\DC|blank|LessThan0~2_combout  & (\DC|blank|current_state.DRAW~q  & !\DC|blank|LessThan1~1_combout )))

	.dataa(\DC|blank|LessThan0~2_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector7~0 .lut_mask = 16'hCCDC;
defparam \DC|blank|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \DC|blank|Add0~5 (
// Equation(s):
// \DC|blank|Add0~5_combout  = (\DC|blank|xOffset [2] & (\DC|blank|Add0~4  $ (GND))) # (!\DC|blank|xOffset [2] & (!\DC|blank|Add0~4  & VCC))
// \DC|blank|Add0~6  = CARRY((\DC|blank|xOffset [2] & !\DC|blank|Add0~4 ))

	.dataa(\DC|blank|xOffset [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~4 ),
	.combout(\DC|blank|Add0~5_combout ),
	.cout(\DC|blank|Add0~6 ));
// synopsys translate_off
defparam \DC|blank|Add0~5 .lut_mask = 16'hA50A;
defparam \DC|blank|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \DC|blank|Selector7~1 (
// Equation(s):
// \DC|blank|Selector7~1_combout  = (\DC|blank|Selector7~0_combout  & ((\DC|blank|xOffset [2]) # ((\DC|blank|Add0~0_combout  & \DC|blank|Add0~5_combout )))) # (!\DC|blank|Selector7~0_combout  & (\DC|blank|Add0~0_combout  & ((\DC|blank|Add0~5_combout ))))

	.dataa(\DC|blank|Selector7~0_combout ),
	.datab(\DC|blank|Add0~0_combout ),
	.datac(\DC|blank|xOffset [2]),
	.datad(\DC|blank|Add0~5_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector7~1 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N7
dffeas \DC|blank|xOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[2] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \DC|blank|Add0~7 (
// Equation(s):
// \DC|blank|Add0~7_combout  = (\DC|blank|xOffset [3] & (!\DC|blank|Add0~6 )) # (!\DC|blank|xOffset [3] & ((\DC|blank|Add0~6 ) # (GND)))
// \DC|blank|Add0~8  = CARRY((!\DC|blank|Add0~6 ) # (!\DC|blank|xOffset [3]))

	.dataa(gnd),
	.datab(\DC|blank|xOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~6 ),
	.combout(\DC|blank|Add0~7_combout ),
	.cout(\DC|blank|Add0~8 ));
// synopsys translate_off
defparam \DC|blank|Add0~7 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \DC|blank|Add0~20 (
// Equation(s):
// \DC|blank|Add0~20_combout  = (\DC|blank|Add0~0_combout  & \DC|blank|Add0~7_combout )

	.dataa(gnd),
	.datab(\DC|blank|Add0~0_combout ),
	.datac(gnd),
	.datad(\DC|blank|Add0~7_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~20 .lut_mask = 16'hCC00;
defparam \DC|blank|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \DC|blank|Selector6~0 (
// Equation(s):
// \DC|blank|Selector6~0_combout  = (\DC|blank|Add0~20_combout ) # ((\DC|blank|xOffset [3] & ((\DC|blank|current_state.DONE~q ) # (\DC|blank|Selector35~0_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|Add0~20_combout ),
	.datac(\DC|blank|Selector35~0_combout ),
	.datad(\DC|blank|xOffset [3]),
	.cin(gnd),
	.combout(\DC|blank|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector6~0 .lut_mask = 16'hFECC;
defparam \DC|blank|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N21
dffeas \DC|blank|xOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DC|blank|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[3] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \DC|blank|LessThan0~1 (
// Equation(s):
// \DC|blank|LessThan0~1_combout  = (!\DC|blank|xOffset [3] & (((!\DC|blank|xOffset [2]) # (!\DC|blank|xOffset [0])) # (!\DC|blank|xOffset [1])))

	.dataa(\DC|blank|xOffset [1]),
	.datab(\DC|blank|xOffset [0]),
	.datac(\DC|blank|xOffset [3]),
	.datad(\DC|blank|xOffset [2]),
	.cin(gnd),
	.combout(\DC|blank|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan0~1 .lut_mask = 16'h070F;
defparam \DC|blank|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \DC|blank|Add0~0 (
// Equation(s):
// \DC|blank|Add0~0_combout  = (\DC|blank|LessThan0~0_combout  & (\DC|blank|current_state.DRAW~q  & ((\DC|blank|LessThan0~1_combout ) # (!\DC|blank|xOffset [4]))))

	.dataa(\DC|blank|LessThan0~0_combout ),
	.datab(\DC|blank|LessThan0~1_combout ),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|xOffset [4]),
	.cin(gnd),
	.combout(\DC|blank|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~0 .lut_mask = 16'h80A0;
defparam \DC|blank|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \DC|blank|Add0~9 (
// Equation(s):
// \DC|blank|Add0~9_combout  = (\DC|blank|xOffset [4] & (\DC|blank|Add0~8  $ (GND))) # (!\DC|blank|xOffset [4] & (!\DC|blank|Add0~8  & VCC))
// \DC|blank|Add0~10  = CARRY((\DC|blank|xOffset [4] & !\DC|blank|Add0~8 ))

	.dataa(\DC|blank|xOffset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~8 ),
	.combout(\DC|blank|Add0~9_combout ),
	.cout(\DC|blank|Add0~10 ));
// synopsys translate_off
defparam \DC|blank|Add0~9 .lut_mask = 16'hA50A;
defparam \DC|blank|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \DC|blank|Add0~21 (
// Equation(s):
// \DC|blank|Add0~21_combout  = (\DC|blank|Add0~0_combout  & \DC|blank|Add0~9_combout )

	.dataa(gnd),
	.datab(\DC|blank|Add0~0_combout ),
	.datac(gnd),
	.datad(\DC|blank|Add0~9_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~21 .lut_mask = 16'hCC00;
defparam \DC|blank|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \DC|blank|Selector5~0 (
// Equation(s):
// \DC|blank|Selector5~0_combout  = (\DC|blank|Add0~21_combout ) # ((\DC|blank|xOffset [4] & ((\DC|blank|current_state.DONE~q ) # (\DC|blank|Selector35~0_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|Add0~21_combout ),
	.datac(\DC|blank|xOffset [4]),
	.datad(\DC|blank|Selector35~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector5~0 .lut_mask = 16'hFCEC;
defparam \DC|blank|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N11
dffeas \DC|blank|xOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[4] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \DC|blank|yOffset~0 (
// Equation(s):
// \DC|blank|yOffset~0_combout  = (\DC|blank|LessThan1~1_combout  & (((\DC|blank|xOffset [4] & !\DC|blank|LessThan0~1_combout )) # (!\DC|blank|LessThan0~0_combout )))

	.dataa(\DC|blank|LessThan0~0_combout ),
	.datab(\DC|blank|xOffset [4]),
	.datac(\DC|blank|LessThan0~1_combout ),
	.datad(\DC|blank|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\DC|blank|yOffset~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|yOffset~0 .lut_mask = 16'h5D00;
defparam \DC|blank|yOffset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \DC|blank|Add1~0 (
// Equation(s):
// \DC|blank|Add1~0_combout  = (\DC|blank|yOffset [0] & (\DC|blank|yOffset~0_combout  $ (VCC))) # (!\DC|blank|yOffset [0] & (\DC|blank|yOffset~0_combout  & VCC))
// \DC|blank|Add1~1  = CARRY((\DC|blank|yOffset [0] & \DC|blank|yOffset~0_combout ))

	.dataa(\DC|blank|yOffset [0]),
	.datab(\DC|blank|yOffset~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|blank|Add1~0_combout ),
	.cout(\DC|blank|Add1~1 ));
// synopsys translate_off
defparam \DC|blank|Add1~0 .lut_mask = 16'h6688;
defparam \DC|blank|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \DC|blank|Selector16~0 (
// Equation(s):
// \DC|blank|Selector16~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add1~0_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOffset [0])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOffset 
// [0])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOffset [0]),
	.datad(\DC|blank|Add1~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector16~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N29
dffeas \DC|blank|yOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[0] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \DC|blank|Add1~2 (
// Equation(s):
// \DC|blank|Add1~2_combout  = (\DC|blank|yOffset [1] & (!\DC|blank|Add1~1 )) # (!\DC|blank|yOffset [1] & ((\DC|blank|Add1~1 ) # (GND)))
// \DC|blank|Add1~3  = CARRY((!\DC|blank|Add1~1 ) # (!\DC|blank|yOffset [1]))

	.dataa(\DC|blank|yOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~1 ),
	.combout(\DC|blank|Add1~2_combout ),
	.cout(\DC|blank|Add1~3 ));
// synopsys translate_off
defparam \DC|blank|Add1~2 .lut_mask = 16'h5A5F;
defparam \DC|blank|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \DC|blank|Selector15~0 (
// Equation(s):
// \DC|blank|Selector15~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add1~2_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOffset [1])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOffset 
// [1])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOffset [1]),
	.datad(\DC|blank|Add1~2_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector15~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \DC|blank|yOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[1] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \DC|blank|Add1~4 (
// Equation(s):
// \DC|blank|Add1~4_combout  = (\DC|blank|yOffset [2] & (\DC|blank|Add1~3  $ (GND))) # (!\DC|blank|yOffset [2] & (!\DC|blank|Add1~3  & VCC))
// \DC|blank|Add1~5  = CARRY((\DC|blank|yOffset [2] & !\DC|blank|Add1~3 ))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~3 ),
	.combout(\DC|blank|Add1~4_combout ),
	.cout(\DC|blank|Add1~5 ));
// synopsys translate_off
defparam \DC|blank|Add1~4 .lut_mask = 16'hC30C;
defparam \DC|blank|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \DC|blank|Selector14~0 (
// Equation(s):
// \DC|blank|Selector14~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add1~4_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOffset [2])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOffset 
// [2])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOffset [2]),
	.datad(\DC|blank|Add1~4_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector14~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N9
dffeas \DC|blank|yOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[2] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \DC|blank|Add1~6 (
// Equation(s):
// \DC|blank|Add1~6_combout  = (\DC|blank|yOffset [3] & (!\DC|blank|Add1~5 )) # (!\DC|blank|yOffset [3] & ((\DC|blank|Add1~5 ) # (GND)))
// \DC|blank|Add1~7  = CARRY((!\DC|blank|Add1~5 ) # (!\DC|blank|yOffset [3]))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~5 ),
	.combout(\DC|blank|Add1~6_combout ),
	.cout(\DC|blank|Add1~7 ));
// synopsys translate_off
defparam \DC|blank|Add1~6 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \DC|blank|Selector13~0 (
// Equation(s):
// \DC|blank|Selector13~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add1~6_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOffset [3])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOffset 
// [3])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOffset [3]),
	.datad(\DC|blank|Add1~6_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector13~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N3
dffeas \DC|blank|yOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[3] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \DC|blank|Add1~8 (
// Equation(s):
// \DC|blank|Add1~8_combout  = (\DC|blank|yOffset [4] & (\DC|blank|Add1~7  $ (GND))) # (!\DC|blank|yOffset [4] & (!\DC|blank|Add1~7  & VCC))
// \DC|blank|Add1~9  = CARRY((\DC|blank|yOffset [4] & !\DC|blank|Add1~7 ))

	.dataa(\DC|blank|yOffset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~7 ),
	.combout(\DC|blank|Add1~8_combout ),
	.cout(\DC|blank|Add1~9 ));
// synopsys translate_off
defparam \DC|blank|Add1~8 .lut_mask = 16'hA50A;
defparam \DC|blank|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \DC|blank|Selector12~0 (
// Equation(s):
// \DC|blank|Selector12~0_combout  = (\DC|blank|Add1~8_combout  & ((\DC|blank|current_state.DRAW~q ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOffset [4])))) # (!\DC|blank|Add1~8_combout  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOffset [4])))

	.dataa(\DC|blank|Add1~8_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOffset [4]),
	.datad(\DC|blank|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector12~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N17
dffeas \DC|blank|yOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[4] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \DC|blank|Add1~10 (
// Equation(s):
// \DC|blank|Add1~10_combout  = (\DC|blank|yOffset [5] & (!\DC|blank|Add1~9 )) # (!\DC|blank|yOffset [5] & ((\DC|blank|Add1~9 ) # (GND)))
// \DC|blank|Add1~11  = CARRY((!\DC|blank|Add1~9 ) # (!\DC|blank|yOffset [5]))

	.dataa(\DC|blank|yOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~9 ),
	.combout(\DC|blank|Add1~10_combout ),
	.cout(\DC|blank|Add1~11 ));
// synopsys translate_off
defparam \DC|blank|Add1~10 .lut_mask = 16'h5A5F;
defparam \DC|blank|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \DC|blank|Selector11~0 (
// Equation(s):
// \DC|blank|Selector11~0_combout  = (\DC|blank|Add1~10_combout  & ((\DC|blank|current_state.DRAW~q ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOffset [5])))) # (!\DC|blank|Add1~10_combout  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOffset 
// [5])))

	.dataa(\DC|blank|Add1~10_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOffset [5]),
	.datad(\DC|blank|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector11~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N11
dffeas \DC|blank|yOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[5] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \DC|blank|Add1~12 (
// Equation(s):
// \DC|blank|Add1~12_combout  = \DC|blank|yOffset [6] $ (!\DC|blank|Add1~11 )

	.dataa(gnd),
	.datab(\DC|blank|yOffset [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|blank|Add1~11 ),
	.combout(\DC|blank|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add1~12 .lut_mask = 16'hC3C3;
defparam \DC|blank|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \DC|blank|Selector10~0 (
// Equation(s):
// \DC|blank|Selector10~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add1~12_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOffset [6])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOffset 
// [6])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOffset [6]),
	.datad(\DC|blank|Add1~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector10~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N5
dffeas \DC|blank|yOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[6] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \DC|blank|LessThan1~0 (
// Equation(s):
// \DC|blank|LessThan1~0_combout  = (!\DC|blank|yOffset [3] & (((!\DC|blank|yOffset [1]) # (!\DC|blank|yOffset [2])) # (!\DC|blank|yOffset [0])))

	.dataa(\DC|blank|yOffset [3]),
	.datab(\DC|blank|yOffset [0]),
	.datac(\DC|blank|yOffset [2]),
	.datad(\DC|blank|yOffset [1]),
	.cin(gnd),
	.combout(\DC|blank|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan1~0 .lut_mask = 16'h1555;
defparam \DC|blank|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \DC|blank|LessThan1~1 (
// Equation(s):
// \DC|blank|LessThan1~1_combout  = (!\DC|blank|yOffset [6] & (((!\DC|blank|yOffset [4] & \DC|blank|LessThan1~0_combout )) # (!\DC|blank|yOffset [5])))

	.dataa(\DC|blank|yOffset [6]),
	.datab(\DC|blank|yOffset [4]),
	.datac(\DC|blank|yOffset [5]),
	.datad(\DC|blank|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan1~1 .lut_mask = 16'h1505;
defparam \DC|blank|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \DC|blank|Add0~13 (
// Equation(s):
// \DC|blank|Add0~13_combout  = (\DC|blank|current_state.DRAW~q  & !\DC|blank|LessThan1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~13 .lut_mask = 16'h00F0;
defparam \DC|blank|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \DC|blank|Add0~11 (
// Equation(s):
// \DC|blank|Add0~11_combout  = (\DC|blank|xOffset [5] & (!\DC|blank|Add0~10 )) # (!\DC|blank|xOffset [5] & ((\DC|blank|Add0~10 ) # (GND)))
// \DC|blank|Add0~12  = CARRY((!\DC|blank|Add0~10 ) # (!\DC|blank|xOffset [5]))

	.dataa(\DC|blank|xOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~10 ),
	.combout(\DC|blank|Add0~11_combout ),
	.cout(\DC|blank|Add0~12 ));
// synopsys translate_off
defparam \DC|blank|Add0~11 .lut_mask = 16'h5A5F;
defparam \DC|blank|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \DC|blank|Selector4~3 (
// Equation(s):
// \DC|blank|Selector4~3_combout  = (\DC|blank|current_state.DONE~q ) # ((\DC|blank|current_state.DRAW~q  & !\DC|blank|LessThan1~1_combout ))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(gnd),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector4~3 .lut_mask = 16'hAAFA;
defparam \DC|blank|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \DC|blank|Selector4~2 (
// Equation(s):
// \DC|blank|Selector4~2_combout  = (\DC|blank|Add0~0_combout  & ((\DC|blank|Add0~11_combout ) # ((\DC|blank|Selector4~3_combout  & \DC|blank|xOffset [5])))) # (!\DC|blank|Add0~0_combout  & (((\DC|blank|Selector4~3_combout  & \DC|blank|xOffset [5]))))

	.dataa(\DC|blank|Add0~0_combout ),
	.datab(\DC|blank|Add0~11_combout ),
	.datac(\DC|blank|Selector4~3_combout ),
	.datad(\DC|blank|xOffset [5]),
	.cin(gnd),
	.combout(\DC|blank|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector4~2 .lut_mask = 16'hF888;
defparam \DC|blank|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N17
dffeas \DC|blank|xOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DC|blank|Selector4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[5] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \DC|blank|Add0~14 (
// Equation(s):
// \DC|blank|Add0~14_combout  = (\DC|blank|xOffset [6] & (\DC|blank|Add0~12  $ (GND))) # (!\DC|blank|xOffset [6] & (!\DC|blank|Add0~12  & VCC))
// \DC|blank|Add0~15  = CARRY((\DC|blank|xOffset [6] & !\DC|blank|Add0~12 ))

	.dataa(\DC|blank|xOffset [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~12 ),
	.combout(\DC|blank|Add0~14_combout ),
	.cout(\DC|blank|Add0~15 ));
// synopsys translate_off
defparam \DC|blank|Add0~14 .lut_mask = 16'hA50A;
defparam \DC|blank|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \DC|blank|Selector3~0 (
// Equation(s):
// \DC|blank|Selector3~0_combout  = (\DC|blank|LessThan0~2_combout  & (\DC|blank|current_state.DRAW~q  & \DC|blank|Add0~14_combout ))

	.dataa(\DC|blank|LessThan0~2_combout ),
	.datab(gnd),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|Add0~14_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector3~0 .lut_mask = 16'hA000;
defparam \DC|blank|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \DC|blank|Selector3~1 (
// Equation(s):
// \DC|blank|Selector3~1_combout  = (\DC|blank|Selector3~0_combout ) # ((\DC|blank|xOffset [6] & ((\DC|blank|current_state.DONE~q ) # (\DC|blank|Add0~13_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|Add0~13_combout ),
	.datac(\DC|blank|xOffset [6]),
	.datad(\DC|blank|Selector3~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector3~1 .lut_mask = 16'hFFE0;
defparam \DC|blank|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N9
dffeas \DC|blank|xOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DC|blank|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[6] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \DC|blank|Add0~16 (
// Equation(s):
// \DC|blank|Add0~16_combout  = \DC|blank|Add0~15  $ (\DC|blank|xOffset [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|blank|xOffset [7]),
	.cin(\DC|blank|Add0~15 ),
	.combout(\DC|blank|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~16 .lut_mask = 16'h0FF0;
defparam \DC|blank|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \DC|blank|Selector2~0 (
// Equation(s):
// \DC|blank|Selector2~0_combout  = (\DC|blank|current_state.DRAW~q  & (\DC|blank|Add0~16_combout  & \DC|blank|LessThan0~2_combout ))

	.dataa(gnd),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|Add0~16_combout ),
	.datad(\DC|blank|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector2~0 .lut_mask = 16'hC000;
defparam \DC|blank|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \DC|blank|Selector2~1 (
// Equation(s):
// \DC|blank|Selector2~1_combout  = (\DC|blank|Selector2~0_combout ) # ((\DC|blank|xOffset [7] & ((\DC|blank|current_state.DONE~q ) # (\DC|blank|Add0~13_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|Add0~13_combout ),
	.datac(\DC|blank|xOffset [7]),
	.datad(\DC|blank|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector2~1 .lut_mask = 16'hFFE0;
defparam \DC|blank|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N9
dffeas \DC|blank|xOffset[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[7] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \DC|blank|LessThan0~0 (
// Equation(s):
// \DC|blank|LessThan0~0_combout  = (!\DC|blank|xOffset [6] & (!\DC|blank|xOffset [7] & !\DC|blank|xOffset [5]))

	.dataa(gnd),
	.datab(\DC|blank|xOffset [6]),
	.datac(\DC|blank|xOffset [7]),
	.datad(\DC|blank|xOffset [5]),
	.cin(gnd),
	.combout(\DC|blank|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan0~0 .lut_mask = 16'h0003;
defparam \DC|blank|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \DC|blank|LessThan0~2 (
// Equation(s):
// \DC|blank|LessThan0~2_combout  = (\DC|blank|LessThan0~0_combout  & ((\DC|blank|LessThan0~1_combout ) # (!\DC|blank|xOffset [4])))

	.dataa(\DC|blank|LessThan0~0_combout ),
	.datab(\DC|blank|xOffset [4]),
	.datac(\DC|blank|LessThan0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|blank|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan0~2 .lut_mask = 16'hA2A2;
defparam \DC|blank|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \DC|blank|Selector35~0 (
// Equation(s):
// \DC|blank|Selector35~0_combout  = (!\DC|blank|LessThan0~2_combout  & (\DC|blank|current_state.DRAW~q  & !\DC|blank|LessThan1~1_combout ))

	.dataa(\DC|blank|LessThan0~2_combout ),
	.datab(gnd),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector35~0 .lut_mask = 16'h0050;
defparam \DC|blank|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \DC|blank|Selector35~1 (
// Equation(s):
// \DC|blank|Selector35~1_combout  = (\DC|blank|current_state.DONE~q ) # ((\DC|blank|Selector35~0_combout ) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|done~q )))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|done~q ),
	.datad(\DC|blank|Selector35~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector35~1 .lut_mask = 16'hFFEC;
defparam \DC|blank|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \DC|blank|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|done .is_wysiwyg = "true";
defparam \DC|blank|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \FSM|Mux3~0 (
// Equation(s):
// \FSM|Mux3~0_combout  = (\FSM|current_state[0]~_Duplicate_1_q  & ((\FSM|current_state[2]~_Duplicate_1_q  & (\DC|suit|done~q )) # (!\FSM|current_state[2]~_Duplicate_1_q  & ((\DC|blank|done~q )))))

	.dataa(\DC|suit|done~q ),
	.datab(\FSM|current_state[0]~_Duplicate_1_q ),
	.datac(\DC|blank|done~q ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux3~0 .lut_mask = 16'h88C0;
defparam \FSM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \FSM|Mux2~0 (
// Equation(s):
// \FSM|Mux2~0_combout  = (\FSM|current_state[0]~_Duplicate_1_q  & (!\FSM|current_state[1]~_Duplicate_1_q  & ((\DC|num|done~q ) # (!\FSM|current_state[2]~_Duplicate_1_q ))))

	.dataa(\DC|num|done~q ),
	.datab(\FSM|current_state[0]~_Duplicate_1_q ),
	.datac(\FSM|current_state[1]~_Duplicate_1_q ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux2~0 .lut_mask = 16'h080C;
defparam \FSM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \FSM|Mux2~1 (
// Equation(s):
// \FSM|Mux2~1_combout  = (!\FSM|current_state[3]~_Duplicate_1_q  & ((\FSM|Mux2~0_combout ) # ((\FSM|current_state[1]~_Duplicate_1_q  & !\FSM|Mux3~0_combout ))))

	.dataa(\FSM|current_state[1]~_Duplicate_1_q ),
	.datab(\FSM|Mux3~0_combout ),
	.datac(\FSM|Mux2~0_combout ),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux2~1 .lut_mask = 16'h00F2;
defparam \FSM|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \FSM|current_state~3 (
// Equation(s):
// \FSM|current_state~3_combout  = (\SW[16]~input_o  & \FSM|Mux2~1_combout )

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|Mux2~1_combout ),
	.cin(gnd),
	.combout(\FSM|current_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state~3 .lut_mask = 16'hAA00;
defparam \FSM|current_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N27
dffeas \FSM|current_state[1]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \FSM|current_state[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \FSM|Mux1~0 (
// Equation(s):
// \FSM|Mux1~0_combout  = (\FSM|current_state[1]~_Duplicate_1_q  & (\FSM|current_state[0]~_Duplicate_1_q  & (\DC|blank|done~q  & !\FSM|current_state[2]~_Duplicate_1_q )))

	.dataa(\FSM|current_state[1]~_Duplicate_1_q ),
	.datab(\FSM|current_state[0]~_Duplicate_1_q ),
	.datac(\DC|blank|done~q ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux1~0 .lut_mask = 16'h0080;
defparam \FSM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \FSM|Mux1~1 (
// Equation(s):
// \FSM|Mux1~1_combout  = (\FSM|current_state[2]~_Duplicate_1_q  & (((!\DC|suit|done~q ) # (!\FSM|current_state[0]~_Duplicate_1_q )) # (!\FSM|current_state[1]~_Duplicate_1_q )))

	.dataa(\FSM|current_state[1]~_Duplicate_1_q ),
	.datab(\FSM|current_state[0]~_Duplicate_1_q ),
	.datac(\DC|suit|done~q ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux1~1 .lut_mask = 16'h7F00;
defparam \FSM|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \FSM|current_state~1 (
// Equation(s):
// \FSM|current_state~1_combout  = (\SW[16]~input_o  & (!\FSM|current_state[3]~_Duplicate_1_q  & ((\FSM|Mux1~0_combout ) # (\FSM|Mux1~1_combout ))))

	.dataa(\SW[16]~input_o ),
	.datab(\FSM|Mux1~0_combout ),
	.datac(\FSM|Mux1~1_combout ),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|current_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state~1 .lut_mask = 16'h00A8;
defparam \FSM|current_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N19
dffeas \FSM|current_state[2]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \FSM|current_state[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \FSM|drawNum~0 (
// Equation(s):
// \FSM|drawNum~0_combout  = (\FSM|current_state[2]~_Duplicate_1_q  & (!\FSM|current_state[1]~_Duplicate_1_q  & !\FSM|current_state[3]~_Duplicate_1_q ))

	.dataa(\FSM|current_state[2]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|drawNum~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|drawNum~0 .lut_mask = 16'h0022;
defparam \FSM|drawNum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N1
dffeas \FSM|drawNum (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|drawNum~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|drawNum~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|drawNum .is_wysiwyg = "true";
defparam \FSM|drawNum .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \DC|num|Selector772~0 (
// Equation(s):
// \DC|num|Selector772~0_combout  = (\DC|num|current_state.NO_DRAW~q  & (((\DC|num|xReg [5])) # (!\DC|num|current_state.DRAW~q ))) # (!\DC|num|current_state.NO_DRAW~q  & (((\DC|num|xReg [5] & \SW[16]~input_o ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.NO_DRAW~q ),
	.datac(\DC|num|xReg [5]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|num|Selector772~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector772~0 .lut_mask = 16'hF4C4;
defparam \DC|num|Selector772~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N19
dffeas \DC|num|xReg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector772~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[5] .is_wysiwyg = "true";
defparam \DC|num|xReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \DC|num|yOut[2]~5 (
// Equation(s):
// \DC|num|yOut[2]~5_combout  = (\DC|num|xReg [5] & (\DC|num|yOffset [2] $ (VCC))) # (!\DC|num|xReg [5] & (\DC|num|yOffset [2] & VCC))
// \DC|num|yOut[2]~6  = CARRY((\DC|num|xReg [5] & \DC|num|yOffset [2]))

	.dataa(\DC|num|xReg [5]),
	.datab(\DC|num|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|num|yOut[2]~5_combout ),
	.cout(\DC|num|yOut[2]~6 ));
// synopsys translate_off
defparam \DC|num|yOut[2]~5 .lut_mask = 16'h6688;
defparam \DC|num|yOut[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \DC|num|yOut[3]~7 (
// Equation(s):
// \DC|num|yOut[3]~7_combout  = (\DC|num|xReg [5] & ((\DC|num|yOffset [3] & (\DC|num|yOut[2]~6  & VCC)) # (!\DC|num|yOffset [3] & (!\DC|num|yOut[2]~6 )))) # (!\DC|num|xReg [5] & ((\DC|num|yOffset [3] & (!\DC|num|yOut[2]~6 )) # (!\DC|num|yOffset [3] & 
// ((\DC|num|yOut[2]~6 ) # (GND)))))
// \DC|num|yOut[3]~8  = CARRY((\DC|num|xReg [5] & (!\DC|num|yOffset [3] & !\DC|num|yOut[2]~6 )) # (!\DC|num|xReg [5] & ((!\DC|num|yOut[2]~6 ) # (!\DC|num|yOffset [3]))))

	.dataa(\DC|num|xReg [5]),
	.datab(\DC|num|yOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|yOut[2]~6 ),
	.combout(\DC|num|yOut[3]~7_combout ),
	.cout(\DC|num|yOut[3]~8 ));
// synopsys translate_off
defparam \DC|num|yOut[3]~7 .lut_mask = 16'h9617;
defparam \DC|num|yOut[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \DC|num|yOut[4]~9 (
// Equation(s):
// \DC|num|yOut[4]~9_combout  = (\DC|num|yOffset [4] & (\DC|num|yOut[3]~8  $ (GND))) # (!\DC|num|yOffset [4] & (!\DC|num|yOut[3]~8  & VCC))
// \DC|num|yOut[4]~10  = CARRY((\DC|num|yOffset [4] & !\DC|num|yOut[3]~8 ))

	.dataa(gnd),
	.datab(\DC|num|yOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|yOut[3]~8 ),
	.combout(\DC|num|yOut[4]~9_combout ),
	.cout(\DC|num|yOut[4]~10 ));
// synopsys translate_off
defparam \DC|num|yOut[4]~9 .lut_mask = 16'hC30C;
defparam \DC|num|yOut[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \DC|num|yOut[5]~11 (
// Equation(s):
// \DC|num|yOut[5]~11_combout  = (\DC|num|yOffset [5] & (!\DC|num|yOut[4]~10 )) # (!\DC|num|yOffset [5] & ((\DC|num|yOut[4]~10 ) # (GND)))
// \DC|num|yOut[5]~12  = CARRY((!\DC|num|yOut[4]~10 ) # (!\DC|num|yOffset [5]))

	.dataa(gnd),
	.datab(\DC|num|yOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|yOut[4]~10 ),
	.combout(\DC|num|yOut[5]~11_combout ),
	.cout(\DC|num|yOut[5]~12 ));
// synopsys translate_off
defparam \DC|num|yOut[5]~11 .lut_mask = 16'h3C3F;
defparam \DC|num|yOut[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \DC|num|yOut[6]~13 (
// Equation(s):
// \DC|num|yOut[6]~13_combout  = \DC|num|yOut[5]~12  $ (!\DC|num|yOffset [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|yOffset [6]),
	.cin(\DC|num|yOut[5]~12 ),
	.combout(\DC|num|yOut[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|yOut[6]~13 .lut_mask = 16'hF00F;
defparam \DC|num|yOut[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \DC|num|xOut[0]~3 (
// Equation(s):
// \DC|num|xOut[0]~3_combout  = (!\DC|num|current_state.LOAD~q  & ((\DC|num|current_state.NO_DRAW~q ) # (!\SW[16]~input_o )))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|current_state.NO_DRAW~q ),
	.datac(\SW[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|xOut[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOut[0]~3 .lut_mask = 16'h4545;
defparam \DC|num|xOut[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \DC|num|yOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOut[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[6] .is_wysiwyg = "true";
defparam \DC|num|yOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector772~0 (
// Equation(s):
// \DC|suit|Selector772~0_combout  = (\DC|suit|current_state.NO_DRAW~q  & (((\DC|suit|xReg [5])) # (!\DC|suit|current_state.DRAW~q ))) # (!\DC|suit|current_state.NO_DRAW~q  & (((\DC|suit|xReg [5] & \SW[16]~input_o ))))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xReg [5]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector772~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector772~0 .lut_mask = 16'hF2A2;
defparam \DC|suit|Selector772~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N31
dffeas \DC|suit|xReg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector772~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[5] .is_wysiwyg = "true";
defparam \DC|suit|xReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N0
cycloneive_lcell_comb \DC|suit|yOut[0]~8 (
// Equation(s):
// \DC|suit|yOut[0]~8_combout  = (\DC|suit|xReg [5] & (\DC|suit|yOffset [0] $ (VCC))) # (!\DC|suit|xReg [5] & (\DC|suit|yOffset [0] & VCC))
// \DC|suit|yOut[0]~9  = CARRY((\DC|suit|xReg [5] & \DC|suit|yOffset [0]))

	.dataa(\DC|suit|xReg [5]),
	.datab(\DC|suit|yOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|suit|yOut[0]~8_combout ),
	.cout(\DC|suit|yOut[0]~9 ));
// synopsys translate_off
defparam \DC|suit|yOut[0]~8 .lut_mask = 16'h6688;
defparam \DC|suit|yOut[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N2
cycloneive_lcell_comb \DC|suit|yOut[1]~10 (
// Equation(s):
// \DC|suit|yOut[1]~10_combout  = (\DC|suit|yOffset [1] & (!\DC|suit|yOut[0]~9 )) # (!\DC|suit|yOffset [1] & ((\DC|suit|yOut[0]~9 ) # (GND)))
// \DC|suit|yOut[1]~11  = CARRY((!\DC|suit|yOut[0]~9 ) # (!\DC|suit|yOffset [1]))

	.dataa(\DC|suit|yOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOut[0]~9 ),
	.combout(\DC|suit|yOut[1]~10_combout ),
	.cout(\DC|suit|yOut[1]~11 ));
// synopsys translate_off
defparam \DC|suit|yOut[1]~10 .lut_mask = 16'h5A5F;
defparam \DC|suit|yOut[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
cycloneive_lcell_comb \DC|suit|yOut[2]~12 (
// Equation(s):
// \DC|suit|yOut[2]~12_combout  = (\DC|suit|yOffset [2] & (\DC|suit|yOut[1]~11  $ (GND))) # (!\DC|suit|yOffset [2] & (!\DC|suit|yOut[1]~11  & VCC))
// \DC|suit|yOut[2]~13  = CARRY((\DC|suit|yOffset [2] & !\DC|suit|yOut[1]~11 ))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOut[1]~11 ),
	.combout(\DC|suit|yOut[2]~12_combout ),
	.cout(\DC|suit|yOut[2]~13 ));
// synopsys translate_off
defparam \DC|suit|yOut[2]~12 .lut_mask = 16'hC30C;
defparam \DC|suit|yOut[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N6
cycloneive_lcell_comb \DC|suit|yOut[3]~14 (
// Equation(s):
// \DC|suit|yOut[3]~14_combout  = (\DC|suit|yOffset [3] & (!\DC|suit|yOut[2]~13 )) # (!\DC|suit|yOffset [3] & ((\DC|suit|yOut[2]~13 ) # (GND)))
// \DC|suit|yOut[3]~15  = CARRY((!\DC|suit|yOut[2]~13 ) # (!\DC|suit|yOffset [3]))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOut[2]~13 ),
	.combout(\DC|suit|yOut[3]~14_combout ),
	.cout(\DC|suit|yOut[3]~15 ));
// synopsys translate_off
defparam \DC|suit|yOut[3]~14 .lut_mask = 16'h3C3F;
defparam \DC|suit|yOut[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N8
cycloneive_lcell_comb \DC|suit|yOut[4]~16 (
// Equation(s):
// \DC|suit|yOut[4]~16_combout  = (\DC|suit|yOffset [4] & (\DC|suit|yOut[3]~15  $ (GND))) # (!\DC|suit|yOffset [4] & (!\DC|suit|yOut[3]~15  & VCC))
// \DC|suit|yOut[4]~17  = CARRY((\DC|suit|yOffset [4] & !\DC|suit|yOut[3]~15 ))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOut[3]~15 ),
	.combout(\DC|suit|yOut[4]~16_combout ),
	.cout(\DC|suit|yOut[4]~17 ));
// synopsys translate_off
defparam \DC|suit|yOut[4]~16 .lut_mask = 16'hC30C;
defparam \DC|suit|yOut[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N10
cycloneive_lcell_comb \DC|suit|yOut[5]~18 (
// Equation(s):
// \DC|suit|yOut[5]~18_combout  = (\DC|suit|xReg [5] & ((\DC|suit|yOffset [5] & (\DC|suit|yOut[4]~17  & VCC)) # (!\DC|suit|yOffset [5] & (!\DC|suit|yOut[4]~17 )))) # (!\DC|suit|xReg [5] & ((\DC|suit|yOffset [5] & (!\DC|suit|yOut[4]~17 )) # (!\DC|suit|yOffset 
// [5] & ((\DC|suit|yOut[4]~17 ) # (GND)))))
// \DC|suit|yOut[5]~19  = CARRY((\DC|suit|xReg [5] & (!\DC|suit|yOffset [5] & !\DC|suit|yOut[4]~17 )) # (!\DC|suit|xReg [5] & ((!\DC|suit|yOut[4]~17 ) # (!\DC|suit|yOffset [5]))))

	.dataa(\DC|suit|xReg [5]),
	.datab(\DC|suit|yOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|yOut[4]~17 ),
	.combout(\DC|suit|yOut[5]~18_combout ),
	.cout(\DC|suit|yOut[5]~19 ));
// synopsys translate_off
defparam \DC|suit|yOut[5]~18 .lut_mask = 16'h9617;
defparam \DC|suit|yOut[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N12
cycloneive_lcell_comb \DC|suit|yOut[6]~20 (
// Equation(s):
// \DC|suit|yOut[6]~20_combout  = \DC|suit|yOffset [6] $ (!\DC|suit|yOut[5]~19 )

	.dataa(\DC|suit|yOffset [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|suit|yOut[5]~19 ),
	.combout(\DC|suit|yOut[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|yOut[6]~20 .lut_mask = 16'hA5A5;
defparam \DC|suit|yOut[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
cycloneive_lcell_comb \DC|suit|yOut[3]~7 (
// Equation(s):
// \DC|suit|yOut[3]~7_combout  = (!\DC|suit|current_state.LOAD~q  & ((\DC|suit|current_state.NO_DRAW~q ) # (!\SW[16]~input_o )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|yOut[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|yOut[3]~7 .lut_mask = 16'h0A0F;
defparam \DC|suit|yOut[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N13
dffeas \DC|suit|yOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOut[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[6] .is_wysiwyg = "true";
defparam \DC|suit|yOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \DC|yOut~1 (
// Equation(s):
// \DC|yOut~1_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [6])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [6])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|yOut [6]),
	.datac(gnd),
	.datad(\DC|suit|yOut [6]),
	.cin(gnd),
	.combout(\DC|yOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~1 .lut_mask = 16'hDD88;
defparam \DC|yOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \DC|blank|xReg~0 (
// Equation(s):
// \DC|blank|xReg~0_combout  = (\DC|blank|current_state.NO_DRAW~q  & ((\FSM|drawBlank~q ) # (\DC|blank|yReg [1])))

	.dataa(\FSM|drawBlank~q ),
	.datab(\DC|blank|current_state.NO_DRAW~q ),
	.datac(\DC|blank|yReg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|blank|xReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~0 .lut_mask = 16'hC8C8;
defparam \DC|blank|xReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N13
dffeas \DC|blank|yReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yReg[1] .is_wysiwyg = "true";
defparam \DC|blank|yReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \DC|blank|Add3~0 (
// Equation(s):
// \DC|blank|Add3~0_combout  = (\DC|blank|yOffset [1] & (\DC|blank|yReg [1] $ (VCC))) # (!\DC|blank|yOffset [1] & (\DC|blank|yReg [1] & VCC))
// \DC|blank|Add3~1  = CARRY((\DC|blank|yOffset [1] & \DC|blank|yReg [1]))

	.dataa(\DC|blank|yOffset [1]),
	.datab(\DC|blank|yReg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|blank|Add3~0_combout ),
	.cout(\DC|blank|Add3~1 ));
// synopsys translate_off
defparam \DC|blank|Add3~0 .lut_mask = 16'h6688;
defparam \DC|blank|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \DC|blank|Add3~2 (
// Equation(s):
// \DC|blank|Add3~2_combout  = (\DC|blank|yOffset [2] & (!\DC|blank|Add3~1 )) # (!\DC|blank|yOffset [2] & ((\DC|blank|Add3~1 ) # (GND)))
// \DC|blank|Add3~3  = CARRY((!\DC|blank|Add3~1 ) # (!\DC|blank|yOffset [2]))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~1 ),
	.combout(\DC|blank|Add3~2_combout ),
	.cout(\DC|blank|Add3~3 ));
// synopsys translate_off
defparam \DC|blank|Add3~2 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \DC|blank|Add3~4 (
// Equation(s):
// \DC|blank|Add3~4_combout  = ((\DC|blank|yOffset [3] $ (\DC|blank|yReg [1] $ (!\DC|blank|Add3~3 )))) # (GND)
// \DC|blank|Add3~5  = CARRY((\DC|blank|yOffset [3] & ((\DC|blank|yReg [1]) # (!\DC|blank|Add3~3 ))) # (!\DC|blank|yOffset [3] & (\DC|blank|yReg [1] & !\DC|blank|Add3~3 )))

	.dataa(\DC|blank|yOffset [3]),
	.datab(\DC|blank|yReg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~3 ),
	.combout(\DC|blank|Add3~4_combout ),
	.cout(\DC|blank|Add3~5 ));
// synopsys translate_off
defparam \DC|blank|Add3~4 .lut_mask = 16'h698E;
defparam \DC|blank|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \DC|blank|Add3~6 (
// Equation(s):
// \DC|blank|Add3~6_combout  = (\DC|blank|yOffset [4] & (!\DC|blank|Add3~5 )) # (!\DC|blank|yOffset [4] & ((\DC|blank|Add3~5 ) # (GND)))
// \DC|blank|Add3~7  = CARRY((!\DC|blank|Add3~5 ) # (!\DC|blank|yOffset [4]))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~5 ),
	.combout(\DC|blank|Add3~6_combout ),
	.cout(\DC|blank|Add3~7 ));
// synopsys translate_off
defparam \DC|blank|Add3~6 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \DC|blank|Add3~8 (
// Equation(s):
// \DC|blank|Add3~8_combout  = (\DC|blank|yOffset [5] & (\DC|blank|Add3~7  $ (GND))) # (!\DC|blank|yOffset [5] & (!\DC|blank|Add3~7  & VCC))
// \DC|blank|Add3~9  = CARRY((\DC|blank|yOffset [5] & !\DC|blank|Add3~7 ))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~7 ),
	.combout(\DC|blank|Add3~8_combout ),
	.cout(\DC|blank|Add3~9 ));
// synopsys translate_off
defparam \DC|blank|Add3~8 .lut_mask = 16'hC30C;
defparam \DC|blank|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \DC|blank|Add3~10 (
// Equation(s):
// \DC|blank|Add3~10_combout  = \DC|blank|Add3~9  $ (\DC|blank|yOffset [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|blank|yOffset [6]),
	.cin(\DC|blank|Add3~9 ),
	.combout(\DC|blank|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add3~10 .lut_mask = 16'h0FF0;
defparam \DC|blank|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \DC|blank|Selector25~0 (
// Equation(s):
// \DC|blank|Selector25~0_combout  = (\DC|blank|Add3~10_combout  & ((\DC|blank|current_state.DRAW~q ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOut [6])))) # (!\DC|blank|Add3~10_combout  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOut [6])))

	.dataa(\DC|blank|Add3~10_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOut [6]),
	.datad(\DC|blank|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector25~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N13
dffeas \DC|blank|yOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[6] .is_wysiwyg = "true";
defparam \DC|blank|yOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \DC|xOut[5]~1 (
// Equation(s):
// \DC|xOut[5]~1_combout  = ((\FSM|drawNum~q ) # ((\FSM|drawSuit~q ) # (\FSM|drawBlank~q ))) # (!\SW[16]~input_o )

	.dataa(\SW[16]~input_o ),
	.datab(\FSM|drawNum~q ),
	.datac(\FSM|drawSuit~q ),
	.datad(\FSM|drawBlank~q ),
	.cin(gnd),
	.combout(\DC|xOut[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut[5]~1 .lut_mask = 16'hFFFD;
defparam \DC|xOut[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N5
dffeas \DC|yOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~1_combout ),
	.asdata(\DC|blank|yOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[6] .is_wysiwyg = "true";
defparam \DC|yOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \DC|num|yOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOut[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[5] .is_wysiwyg = "true";
defparam \DC|num|yOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N11
dffeas \DC|suit|yOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOut[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[5] .is_wysiwyg = "true";
defparam \DC|suit|yOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \DC|yOut~2 (
// Equation(s):
// \DC|yOut~2_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [5])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [5])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|yOut [5]),
	.datac(gnd),
	.datad(\DC|suit|yOut [5]),
	.cin(gnd),
	.combout(\DC|yOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~2 .lut_mask = 16'hDD88;
defparam \DC|yOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \DC|blank|Selector26~0 (
// Equation(s):
// \DC|blank|Selector26~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add3~8_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOut [5])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOut [5])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOut [5]),
	.datad(\DC|blank|Add3~8_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector26~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N15
dffeas \DC|blank|yOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[5] .is_wysiwyg = "true";
defparam \DC|blank|yOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N7
dffeas \DC|yOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~2_combout ),
	.asdata(\DC|blank|yOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[5] .is_wysiwyg = "true";
defparam \DC|yOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N27
dffeas \DC|num|yOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOut[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[4] .is_wysiwyg = "true";
defparam \DC|num|yOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N9
dffeas \DC|suit|yOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOut[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[4] .is_wysiwyg = "true";
defparam \DC|suit|yOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \DC|yOut~0 (
// Equation(s):
// \DC|yOut~0_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [4])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [4])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|yOut [4]),
	.datac(gnd),
	.datad(\DC|suit|yOut [4]),
	.cin(gnd),
	.combout(\DC|yOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~0 .lut_mask = 16'hDD88;
defparam \DC|yOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \DC|blank|Selector27~0 (
// Equation(s):
// \DC|blank|Selector27~0_combout  = (\DC|blank|Add3~6_combout  & ((\DC|blank|current_state.DRAW~q ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOut [4])))) # (!\DC|blank|Add3~6_combout  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOut [4])))

	.dataa(\DC|blank|Add3~6_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOut [4]),
	.datad(\DC|blank|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector27~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N3
dffeas \DC|blank|yOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[4] .is_wysiwyg = "true";
defparam \DC|blank|yOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N27
dffeas \DC|yOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~0_combout ),
	.asdata(\DC|blank|yOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[4] .is_wysiwyg = "true";
defparam \DC|yOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N25
dffeas \DC|num|yOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOut[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[3] .is_wysiwyg = "true";
defparam \DC|num|yOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N7
dffeas \DC|suit|yOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOut[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[3] .is_wysiwyg = "true";
defparam \DC|suit|yOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \DC|yOut~6 (
// Equation(s):
// \DC|yOut~6_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [3])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [3])))

	.dataa(\DC|num|yOut [3]),
	.datab(\DC|suit|yOut [3]),
	.datac(gnd),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|yOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~6 .lut_mask = 16'hAACC;
defparam \DC|yOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \DC|blank|Selector28~0 (
// Equation(s):
// \DC|blank|Selector28~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add3~4_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOut [3])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOut [3])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOut [3]),
	.datad(\DC|blank|Add3~4_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector28~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N5
dffeas \DC|blank|yOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[3] .is_wysiwyg = "true";
defparam \DC|blank|yOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N31
dffeas \DC|yOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~6_combout ),
	.asdata(\DC|blank|yOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[3] .is_wysiwyg = "true";
defparam \DC|yOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N23
dffeas \DC|num|yOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|yOut[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[2] .is_wysiwyg = "true";
defparam \DC|num|yOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N5
dffeas \DC|suit|yOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOut[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[2] .is_wysiwyg = "true";
defparam \DC|suit|yOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \DC|yOut~5 (
// Equation(s):
// \DC|yOut~5_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [2])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [2])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|yOut [2]),
	.datac(gnd),
	.datad(\DC|suit|yOut [2]),
	.cin(gnd),
	.combout(\DC|yOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~5 .lut_mask = 16'hDD88;
defparam \DC|yOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \DC|blank|Selector29~0 (
// Equation(s):
// \DC|blank|Selector29~0_combout  = (\DC|blank|Add3~2_combout  & ((\DC|blank|current_state.DRAW~q ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOut [2])))) # (!\DC|blank|Add3~2_combout  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOut [2])))

	.dataa(\DC|blank|Add3~2_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOut [2]),
	.datad(\DC|blank|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector29~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N11
dffeas \DC|blank|yOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[2] .is_wysiwyg = "true";
defparam \DC|blank|yOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N29
dffeas \DC|yOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~5_combout ),
	.asdata(\DC|blank|yOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[2] .is_wysiwyg = "true";
defparam \DC|yOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \DC|num|Selector798~0 (
// Equation(s):
// \DC|num|Selector798~0_combout  = (\DC|num|yOffset [1] & \DC|num|current_state.DRAW~q )

	.dataa(\DC|num|yOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector798~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector798~0 .lut_mask = 16'hAA00;
defparam \DC|num|Selector798~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \DC|num|yOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector798~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[1] .is_wysiwyg = "true";
defparam \DC|num|yOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N3
dffeas \DC|suit|yOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOut[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[1] .is_wysiwyg = "true";
defparam \DC|suit|yOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \DC|yOut~4 (
// Equation(s):
// \DC|yOut~4_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [1])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [1])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|yOut [1]),
	.datac(gnd),
	.datad(\DC|suit|yOut [1]),
	.cin(gnd),
	.combout(\DC|yOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~4 .lut_mask = 16'hDD88;
defparam \DC|yOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \DC|blank|Selector30~0 (
// Equation(s):
// \DC|blank|Selector30~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add3~0_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOut [1])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOut [1])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOut [1]),
	.datad(\DC|blank|Add3~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector30~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N9
dffeas \DC|blank|yOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[1] .is_wysiwyg = "true";
defparam \DC|blank|yOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N3
dffeas \DC|yOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~4_combout ),
	.asdata(\DC|blank|yOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[1] .is_wysiwyg = "true";
defparam \DC|yOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \DC|num|Selector799~0 (
// Equation(s):
// \DC|num|Selector799~0_combout  = (\DC|num|yOffset [0] & \DC|num|current_state.DRAW~q )

	.dataa(\DC|num|yOffset [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector799~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector799~0 .lut_mask = 16'hAA00;
defparam \DC|num|Selector799~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N31
dffeas \DC|num|yOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector799~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[0] .is_wysiwyg = "true";
defparam \DC|num|yOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N1
dffeas \DC|suit|yOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|yOut[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[0] .is_wysiwyg = "true";
defparam \DC|suit|yOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \DC|yOut~3 (
// Equation(s):
// \DC|yOut~3_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [0])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [0])))

	.dataa(\DC|num|yOut [0]),
	.datab(\DC|suit|yOut [0]),
	.datac(gnd),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|yOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~3 .lut_mask = 16'hAACC;
defparam \DC|yOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \DC|blank|Selector31~0 (
// Equation(s):
// \DC|blank|Selector31~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|yOffset [0]) # ((\DC|blank|current_state.DONE~q  & \DC|blank|yOut [0])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|yOut [0])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|yOut [0]),
	.datad(\DC|blank|yOffset [0]),
	.cin(gnd),
	.combout(\DC|blank|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector31~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N1
dffeas \DC|blank|yOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[0] .is_wysiwyg = "true";
defparam \DC|blank|yOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N1
dffeas \DC|yOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~3_combout ),
	.asdata(\DC|blank|yOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[0] .is_wysiwyg = "true";
defparam \DC|yOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\DC|yOut [0] & (\DC|yOut [2] $ (VCC))) # (!\DC|yOut [0] & (\DC|yOut [2] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\DC|yOut [0] & \DC|yOut [2]))

	.dataa(\DC|yOut [0]),
	.datab(\DC|yOut [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\DC|yOut [3] & ((\DC|yOut [1] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\DC|yOut [1] & (!\VGA|user_input_translator|Add0~1 )))) # (!\DC|yOut [3] & ((\DC|yOut [1] & (!\VGA|user_input_translator|Add0~1 
// )) # (!\DC|yOut [1] & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\DC|yOut [3] & (!\DC|yOut [1] & !\VGA|user_input_translator|Add0~1 )) # (!\DC|yOut [3] & ((!\VGA|user_input_translator|Add0~1 ) # (!\DC|yOut [1]))))

	.dataa(\DC|yOut [3]),
	.datab(\DC|yOut [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\DC|yOut [4] $ (\DC|yOut [2] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\DC|yOut [4] & ((\DC|yOut [2]) # (!\VGA|user_input_translator|Add0~3 ))) # (!\DC|yOut [4] & (\DC|yOut [2] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\DC|yOut [4]),
	.datab(\DC|yOut [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\DC|yOut [5] & ((\DC|yOut [3] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\DC|yOut [3] & (!\VGA|user_input_translator|Add0~5 )))) # (!\DC|yOut [5] & ((\DC|yOut [3] & (!\VGA|user_input_translator|Add0~5 
// )) # (!\DC|yOut [3] & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\DC|yOut [5] & (!\DC|yOut [3] & !\VGA|user_input_translator|Add0~5 )) # (!\DC|yOut [5] & ((!\VGA|user_input_translator|Add0~5 ) # (!\DC|yOut [3]))))

	.dataa(\DC|yOut [5]),
	.datab(\DC|yOut [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\DC|yOut [4] $ (\DC|yOut [6] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\DC|yOut [4] & ((\DC|yOut [6]) # (!\VGA|user_input_translator|Add0~7 ))) # (!\DC|yOut [4] & (\DC|yOut [6] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\DC|yOut [4]),
	.datab(\DC|yOut [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\DC|yOut [5] & (!\VGA|user_input_translator|Add0~9 )) # (!\DC|yOut [5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\DC|yOut [5]))

	.dataa(\DC|yOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\DC|yOut [6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\DC|yOut [6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\DC|yOut [6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\DC|yOut [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N24
cycloneive_lcell_comb \DC|suit|xOut[5]~3 (
// Equation(s):
// \DC|suit|xOut[5]~3_combout  = (\DC|suit|xReg [5] & (\DC|suit|xOffset [5] $ (VCC))) # (!\DC|suit|xReg [5] & (\DC|suit|xOffset [5] & VCC))
// \DC|suit|xOut[5]~4  = CARRY((\DC|suit|xReg [5] & \DC|suit|xOffset [5]))

	.dataa(\DC|suit|xReg [5]),
	.datab(\DC|suit|xOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|suit|xOut[5]~3_combout ),
	.cout(\DC|suit|xOut[5]~4 ));
// synopsys translate_off
defparam \DC|suit|xOut[5]~3 .lut_mask = 16'h6688;
defparam \DC|suit|xOut[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N26
cycloneive_lcell_comb \DC|suit|xOut[6]~5 (
// Equation(s):
// \DC|suit|xOut[6]~5_combout  = (\DC|suit|xOffset [6] & (!\DC|suit|xOut[5]~4 )) # (!\DC|suit|xOffset [6] & ((\DC|suit|xOut[5]~4 ) # (GND)))
// \DC|suit|xOut[6]~6  = CARRY((!\DC|suit|xOut[5]~4 ) # (!\DC|suit|xOffset [6]))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|xOut[5]~4 ),
	.combout(\DC|suit|xOut[6]~5_combout ),
	.cout(\DC|suit|xOut[6]~6 ));
// synopsys translate_off
defparam \DC|suit|xOut[6]~5 .lut_mask = 16'h3C3F;
defparam \DC|suit|xOut[6]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N28
cycloneive_lcell_comb \DC|suit|xOut[7]~7 (
// Equation(s):
// \DC|suit|xOut[7]~7_combout  = \DC|suit|xOffset [7] $ (!\DC|suit|xOut[6]~6 )

	.dataa(gnd),
	.datab(\DC|suit|xOffset [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|suit|xOut[6]~6 ),
	.combout(\DC|suit|xOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|xOut[7]~7 .lut_mask = 16'hC3C3;
defparam \DC|suit|xOut[7]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y26_N29
dffeas \DC|suit|xOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|xOut[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[7] .is_wysiwyg = "true";
defparam \DC|suit|xOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \DC|num|xOut[5]~4 (
// Equation(s):
// \DC|num|xOut[5]~4_combout  = (\DC|num|xOffset [5] & (\DC|num|xReg [5] $ (VCC))) # (!\DC|num|xOffset [5] & (\DC|num|xReg [5] & VCC))
// \DC|num|xOut[5]~5  = CARRY((\DC|num|xOffset [5] & \DC|num|xReg [5]))

	.dataa(\DC|num|xOffset [5]),
	.datab(\DC|num|xReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|num|xOut[5]~4_combout ),
	.cout(\DC|num|xOut[5]~5 ));
// synopsys translate_off
defparam \DC|num|xOut[5]~4 .lut_mask = 16'h6688;
defparam \DC|num|xOut[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \DC|num|xOut[6]~6 (
// Equation(s):
// \DC|num|xOut[6]~6_combout  = (\DC|num|xOffset [6] & (!\DC|num|xOut[5]~5 )) # (!\DC|num|xOffset [6] & ((\DC|num|xOut[5]~5 ) # (GND)))
// \DC|num|xOut[6]~7  = CARRY((!\DC|num|xOut[5]~5 ) # (!\DC|num|xOffset [6]))

	.dataa(gnd),
	.datab(\DC|num|xOffset [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|xOut[5]~5 ),
	.combout(\DC|num|xOut[6]~6_combout ),
	.cout(\DC|num|xOut[6]~7 ));
// synopsys translate_off
defparam \DC|num|xOut[6]~6 .lut_mask = 16'h3C3F;
defparam \DC|num|xOut[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \DC|num|xOut[7]~8 (
// Equation(s):
// \DC|num|xOut[7]~8_combout  = \DC|num|xOffset [7] $ (!\DC|num|xOut[6]~7 )

	.dataa(gnd),
	.datab(\DC|num|xOffset [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|num|xOut[6]~7 ),
	.combout(\DC|num|xOut[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|xOut[7]~8 .lut_mask = 16'hC3C3;
defparam \DC|num|xOut[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \DC|num|xOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|xOut[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[7] .is_wysiwyg = "true";
defparam \DC|num|xOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \DC|xOut~4 (
// Equation(s):
// \DC|xOut~4_combout  = (\FSM|drawNum~q  & ((\DC|num|xOut [7]))) # (!\FSM|drawNum~q  & (\DC|suit|xOut [7]))

	.dataa(\DC|suit|xOut [7]),
	.datab(\DC|num|xOut [7]),
	.datac(gnd),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|xOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~4 .lut_mask = 16'hCCAA;
defparam \DC|xOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \DC|blank|Add2~0 (
// Equation(s):
// \DC|blank|Add2~0_combout  = (\DC|blank|yReg [1] & (\DC|blank|xOffset [1] $ (VCC))) # (!\DC|blank|yReg [1] & (\DC|blank|xOffset [1] & VCC))
// \DC|blank|Add2~1  = CARRY((\DC|blank|yReg [1] & \DC|blank|xOffset [1]))

	.dataa(\DC|blank|yReg [1]),
	.datab(\DC|blank|xOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|blank|Add2~0_combout ),
	.cout(\DC|blank|Add2~1 ));
// synopsys translate_off
defparam \DC|blank|Add2~0 .lut_mask = 16'h6688;
defparam \DC|blank|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \DC|blank|Add2~2 (
// Equation(s):
// \DC|blank|Add2~2_combout  = (\DC|blank|yReg [1] & ((\DC|blank|xOffset [2] & (\DC|blank|Add2~1  & VCC)) # (!\DC|blank|xOffset [2] & (!\DC|blank|Add2~1 )))) # (!\DC|blank|yReg [1] & ((\DC|blank|xOffset [2] & (!\DC|blank|Add2~1 )) # (!\DC|blank|xOffset [2] & 
// ((\DC|blank|Add2~1 ) # (GND)))))
// \DC|blank|Add2~3  = CARRY((\DC|blank|yReg [1] & (!\DC|blank|xOffset [2] & !\DC|blank|Add2~1 )) # (!\DC|blank|yReg [1] & ((!\DC|blank|Add2~1 ) # (!\DC|blank|xOffset [2]))))

	.dataa(\DC|blank|yReg [1]),
	.datab(\DC|blank|xOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~1 ),
	.combout(\DC|blank|Add2~2_combout ),
	.cout(\DC|blank|Add2~3 ));
// synopsys translate_off
defparam \DC|blank|Add2~2 .lut_mask = 16'h9617;
defparam \DC|blank|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \DC|blank|Add2~4 (
// Equation(s):
// \DC|blank|Add2~4_combout  = ((\DC|blank|yReg [1] $ (\DC|blank|xOffset [3] $ (!\DC|blank|Add2~3 )))) # (GND)
// \DC|blank|Add2~5  = CARRY((\DC|blank|yReg [1] & ((\DC|blank|xOffset [3]) # (!\DC|blank|Add2~3 ))) # (!\DC|blank|yReg [1] & (\DC|blank|xOffset [3] & !\DC|blank|Add2~3 )))

	.dataa(\DC|blank|yReg [1]),
	.datab(\DC|blank|xOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~3 ),
	.combout(\DC|blank|Add2~4_combout ),
	.cout(\DC|blank|Add2~5 ));
// synopsys translate_off
defparam \DC|blank|Add2~4 .lut_mask = 16'h698E;
defparam \DC|blank|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \DC|blank|Add2~6 (
// Equation(s):
// \DC|blank|Add2~6_combout  = (\DC|blank|yReg [1] & ((\DC|blank|xOffset [4] & (\DC|blank|Add2~5  & VCC)) # (!\DC|blank|xOffset [4] & (!\DC|blank|Add2~5 )))) # (!\DC|blank|yReg [1] & ((\DC|blank|xOffset [4] & (!\DC|blank|Add2~5 )) # (!\DC|blank|xOffset [4] & 
// ((\DC|blank|Add2~5 ) # (GND)))))
// \DC|blank|Add2~7  = CARRY((\DC|blank|yReg [1] & (!\DC|blank|xOffset [4] & !\DC|blank|Add2~5 )) # (!\DC|blank|yReg [1] & ((!\DC|blank|Add2~5 ) # (!\DC|blank|xOffset [4]))))

	.dataa(\DC|blank|yReg [1]),
	.datab(\DC|blank|xOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~5 ),
	.combout(\DC|blank|Add2~6_combout ),
	.cout(\DC|blank|Add2~7 ));
// synopsys translate_off
defparam \DC|blank|Add2~6 .lut_mask = 16'h9617;
defparam \DC|blank|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \DC|blank|Add2~8 (
// Equation(s):
// \DC|blank|Add2~8_combout  = (\DC|blank|xOffset [5] & (\DC|blank|Add2~7  $ (GND))) # (!\DC|blank|xOffset [5] & (!\DC|blank|Add2~7  & VCC))
// \DC|blank|Add2~9  = CARRY((\DC|blank|xOffset [5] & !\DC|blank|Add2~7 ))

	.dataa(\DC|blank|xOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~7 ),
	.combout(\DC|blank|Add2~8_combout ),
	.cout(\DC|blank|Add2~9 ));
// synopsys translate_off
defparam \DC|blank|Add2~8 .lut_mask = 16'hA50A;
defparam \DC|blank|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \DC|blank|Add2~10 (
// Equation(s):
// \DC|blank|Add2~10_combout  = (\DC|blank|xOffset [6] & (!\DC|blank|Add2~9 )) # (!\DC|blank|xOffset [6] & ((\DC|blank|Add2~9 ) # (GND)))
// \DC|blank|Add2~11  = CARRY((!\DC|blank|Add2~9 ) # (!\DC|blank|xOffset [6]))

	.dataa(\DC|blank|xOffset [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~9 ),
	.combout(\DC|blank|Add2~10_combout ),
	.cout(\DC|blank|Add2~11 ));
// synopsys translate_off
defparam \DC|blank|Add2~10 .lut_mask = 16'h5A5F;
defparam \DC|blank|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \DC|blank|Add2~12 (
// Equation(s):
// \DC|blank|Add2~12_combout  = \DC|blank|Add2~11  $ (!\DC|blank|xOffset [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|blank|xOffset [7]),
	.cin(\DC|blank|Add2~11 ),
	.combout(\DC|blank|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add2~12 .lut_mask = 16'hF00F;
defparam \DC|blank|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \DC|blank|Selector17~0 (
// Equation(s):
// \DC|blank|Selector17~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~12_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [7])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [7])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [7]),
	.datad(\DC|blank|Add2~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector17~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \DC|blank|xOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[7] .is_wysiwyg = "true";
defparam \DC|blank|xOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N3
dffeas \DC|xOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~4_combout ),
	.asdata(\DC|blank|xOut [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[7] .is_wysiwyg = "true";
defparam \DC|xOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \DC|num|xOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|xOut[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[6] .is_wysiwyg = "true";
defparam \DC|num|xOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N27
dffeas \DC|suit|xOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|xOut[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[6] .is_wysiwyg = "true";
defparam \DC|suit|xOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \DC|xOut~3 (
// Equation(s):
// \DC|xOut~3_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [6])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [6])))

	.dataa(\DC|num|xOut [6]),
	.datab(\DC|suit|xOut [6]),
	.datac(gnd),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|xOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~3 .lut_mask = 16'hAACC;
defparam \DC|xOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \DC|blank|Selector18~0 (
// Equation(s):
// \DC|blank|Selector18~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~10_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [6])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [6])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [6]),
	.datad(\DC|blank|Add2~10_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector18~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N7
dffeas \DC|blank|xOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[6] .is_wysiwyg = "true";
defparam \DC|blank|xOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N9
dffeas \DC|xOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~3_combout ),
	.asdata(\DC|blank|xOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[6] .is_wysiwyg = "true";
defparam \DC|xOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = (\DC|yOut [0] & (\DC|xOut [6] $ (VCC))) # (!\DC|yOut [0] & (\DC|xOut [6] & VCC))
// \VGA|user_input_translator|Add1~1  = CARRY((\DC|yOut [0] & \DC|xOut [6]))

	.dataa(\DC|yOut [0]),
	.datab(\DC|xOut [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.cout(\VGA|user_input_translator|Add1~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add1~2 (
// Equation(s):
// \VGA|user_input_translator|Add1~2_combout  = (\DC|yOut [1] & ((\DC|xOut [7] & (\VGA|user_input_translator|Add1~1  & VCC)) # (!\DC|xOut [7] & (!\VGA|user_input_translator|Add1~1 )))) # (!\DC|yOut [1] & ((\DC|xOut [7] & (!\VGA|user_input_translator|Add1~1 
// )) # (!\DC|xOut [7] & ((\VGA|user_input_translator|Add1~1 ) # (GND)))))
// \VGA|user_input_translator|Add1~3  = CARRY((\DC|yOut [1] & (!\DC|xOut [7] & !\VGA|user_input_translator|Add1~1 )) # (!\DC|yOut [1] & ((!\VGA|user_input_translator|Add1~1 ) # (!\DC|xOut [7]))))

	.dataa(\DC|yOut [1]),
	.datab(\DC|xOut [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~1 ),
	.combout(\VGA|user_input_translator|Add1~2_combout ),
	.cout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add1~4 (
// Equation(s):
// \VGA|user_input_translator|Add1~4_combout  = (\VGA|user_input_translator|Add0~0_combout  & (\VGA|user_input_translator|Add1~3  $ (GND))) # (!\VGA|user_input_translator|Add0~0_combout  & (!\VGA|user_input_translator|Add1~3  & VCC))
// \VGA|user_input_translator|Add1~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & !\VGA|user_input_translator|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~3 ),
	.combout(\VGA|user_input_translator|Add1~4_combout ),
	.cout(\VGA|user_input_translator|Add1~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add1~6 (
// Equation(s):
// \VGA|user_input_translator|Add1~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|Add1~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|Add1~5 ) # (GND)))
// \VGA|user_input_translator|Add1~7  = CARRY((!\VGA|user_input_translator|Add1~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~5 ),
	.combout(\VGA|user_input_translator|Add1~6_combout ),
	.cout(\VGA|user_input_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add1~8 (
// Equation(s):
// \VGA|user_input_translator|Add1~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|Add1~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|Add1~7  & VCC))
// \VGA|user_input_translator|Add1~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|Add1~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~7 ),
	.combout(\VGA|user_input_translator|Add1~8_combout ),
	.cout(\VGA|user_input_translator|Add1~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add1~10 (
// Equation(s):
// \VGA|user_input_translator|Add1~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|Add1~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|Add1~9 ) # (GND)))
// \VGA|user_input_translator|Add1~11  = CARRY((!\VGA|user_input_translator|Add1~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~9 ),
	.combout(\VGA|user_input_translator|Add1~10_combout ),
	.cout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add1~12 (
// Equation(s):
// \VGA|user_input_translator|Add1~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|Add1~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & (!\VGA|user_input_translator|Add1~11  & VCC))
// \VGA|user_input_translator|Add1~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|Add1~11 ))

	.dataa(\VGA|user_input_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~11 ),
	.combout(\VGA|user_input_translator|Add1~12_combout ),
	.cout(\VGA|user_input_translator|Add1~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add1~14 (
// Equation(s):
// \VGA|user_input_translator|Add1~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|Add1~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|Add1~13 ) # (GND)))
// \VGA|user_input_translator|Add1~15  = CARRY((!\VGA|user_input_translator|Add1~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~13 ),
	.combout(\VGA|user_input_translator|Add1~14_combout ),
	.cout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add1~16 (
// Equation(s):
// \VGA|user_input_translator|Add1~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|Add1~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & (!\VGA|user_input_translator|Add1~15  & VCC))
// \VGA|user_input_translator|Add1~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~15 ),
	.combout(\VGA|user_input_translator|Add1~16_combout ),
	.cout(\VGA|user_input_translator|Add1~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \VGA|user_input_translator|Add1~18 (
// Equation(s):
// \VGA|user_input_translator|Add1~18_combout  = \VGA|user_input_translator|Add1~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|Add1~17 ),
	.combout(\VGA|user_input_translator|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = (\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~16_combout  & !\VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 16'h0008;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \FSM|Decoder0~0 (
// Equation(s):
// \FSM|Decoder0~0_combout  = (!\FSM|current_state[3]~_Duplicate_1_q  & (\FSM|current_state[0]~_Duplicate_1_q  & (!\FSM|current_state[1]~_Duplicate_1_q  & !\FSM|current_state[2]~_Duplicate_1_q )))

	.dataa(\FSM|current_state[3]~_Duplicate_1_q ),
	.datab(\FSM|current_state[0]~_Duplicate_1_q ),
	.datac(\FSM|current_state[1]~_Duplicate_1_q ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Decoder0~0 .lut_mask = 16'h0004;
defparam \FSM|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N21
dffeas \FSM|loadNumSuit (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|loadNumSuit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|loadNumSuit .is_wysiwyg = "true";
defparam \FSM|loadNumSuit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
cycloneive_lcell_comb \DC|numReg~2 (
// Equation(s):
// \DC|numReg~2_combout  = (\SW[1]~input_o  & \FSM|loadNumSuit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\FSM|loadNumSuit~q ),
	.cin(gnd),
	.combout(\DC|numReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|numReg~2 .lut_mask = 16'hF000;
defparam \DC|numReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
cycloneive_lcell_comb \DC|numReg[3]~1 (
// Equation(s):
// \DC|numReg[3]~1_combout  = (\FSM|loadNumSuit~q ) # (!\SW[16]~input_o )

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|loadNumSuit~q ),
	.cin(gnd),
	.combout(\DC|numReg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|numReg[3]~1 .lut_mask = 16'hFF55;
defparam \DC|numReg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N21
dffeas \DC|numReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|numReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|numReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numReg[1] .is_wysiwyg = "true";
defparam \DC|numReg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
cycloneive_lcell_comb \DC|numReg~0 (
// Equation(s):
// \DC|numReg~0_combout  = (\SW[0]~input_o  & \FSM|loadNumSuit~q )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|loadNumSuit~q ),
	.cin(gnd),
	.combout(\DC|numReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|numReg~0 .lut_mask = 16'hAA00;
defparam \DC|numReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N19
dffeas \DC|numReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|numReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|numReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numReg[0] .is_wysiwyg = "true";
defparam \DC|numReg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
cycloneive_lcell_comb \DC|numReg~4 (
// Equation(s):
// \DC|numReg~4_combout  = (\SW[3]~input_o  & \FSM|loadNumSuit~q )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\FSM|loadNumSuit~q ),
	.cin(gnd),
	.combout(\DC|numReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|numReg~4 .lut_mask = 16'hCC00;
defparam \DC|numReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N25
dffeas \DC|numReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|numReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|numReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numReg[3] .is_wysiwyg = "true";
defparam \DC|numReg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
cycloneive_lcell_comb \DC|numReg~3 (
// Equation(s):
// \DC|numReg~3_combout  = (\SW[2]~input_o  & \FSM|loadNumSuit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\FSM|loadNumSuit~q ),
	.cin(gnd),
	.combout(\DC|numReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|numReg~3 .lut_mask = 16'hF000;
defparam \DC|numReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N23
dffeas \DC|numReg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|numReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|numReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numReg[2] .is_wysiwyg = "true";
defparam \DC|numReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \DC|WideOr118~0 (
// Equation(s):
// \DC|WideOr118~0_combout  = (\DC|numReg [1] & (((!\DC|numReg [2]) # (!\DC|numReg [3])))) # (!\DC|numReg [1] & ((\DC|numReg [0]) # ((\DC|numReg [3]) # (\DC|numReg [2]))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr118~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr118~0 .lut_mask = 16'h5FFE;
defparam \DC|WideOr118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \DC|numDataReg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[7] .is_wysiwyg = "true";
defparam \DC|numDataReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \DC|WideOr39~0 (
// Equation(s):
// \DC|WideOr39~0_combout  = (\DC|numReg [2] & ((\DC|numReg [1] & ((!\DC|numReg [3]))) # (!\DC|numReg [1] & (!\DC|numReg [0])))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # ((\DC|numReg [3]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr39~0 .lut_mask = 16'h5F76;
defparam \DC|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \DC|numDataReg[456] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [456]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[456] .is_wysiwyg = "true";
defparam \DC|numDataReg[456] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \DC|WideOr108~0 (
// Equation(s):
// \DC|WideOr108~0_combout  = (\DC|numReg [3] & ((\DC|numReg [2] & (\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [2] & ((\DC|numReg [1]))))) # (!\DC|numReg [3] & (\DC|numReg [2] $ (((\DC|numReg [0] & !\DC|numReg [1])))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr108~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr108~0 .lut_mask = 16'h5A94;
defparam \DC|WideOr108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \DC|numDataReg[72] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr108~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[72] .is_wysiwyg = "true";
defparam \DC|numDataReg[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \DC|WideOr0~0 (
// Equation(s):
// \DC|WideOr0~0_combout  = (\DC|numReg [1] & (\DC|numReg [3] $ ((\DC|numReg [2])))) # (!\DC|numReg [1] & (\DC|numReg [0] & (\DC|numReg [3] $ (!\DC|numReg [2]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [2]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr0~0 .lut_mask = 16'h6690;
defparam \DC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \DC|numDataReg[738] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [738]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[738] .is_wysiwyg = "true";
defparam \DC|numDataReg[738] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \DC|WideOr1~0 (
// Equation(s):
// \DC|WideOr1~0_combout  = (\DC|numReg [2] & (\DC|numReg [3] $ (((\DC|numReg [1]))))) # (!\DC|numReg [2] & ((\DC|numReg [0] & ((\DC|numReg [3]) # (!\DC|numReg [1]))) # (!\DC|numReg [0] & ((\DC|numReg [1])))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [2]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr1~0 .lut_mask = 16'h67B8;
defparam \DC|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \DC|numDataReg[735] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [735]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[735] .is_wysiwyg = "true";
defparam \DC|numDataReg[735] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \DC|WideOr31~0 (
// Equation(s):
// \DC|WideOr31~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] $ (\DC|numReg [1])))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # ((\DC|numReg [3]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr31~0 .lut_mask = 16'h5FF4;
defparam \DC|WideOr31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N3
dffeas \DC|numDataReg[507] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [507]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[507] .is_wysiwyg = "true";
defparam \DC|numDataReg[507] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \DC|WideOr32~0 (
// Equation(s):
// \DC|WideOr32~0_combout  = (\DC|numReg [1] & (((!\DC|numReg [2]) # (!\DC|numReg [3])))) # (!\DC|numReg [1] & ((\DC|numReg [3]) # (\DC|numReg [0] $ (\DC|numReg [2]))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr32~0 .lut_mask = 16'h5BFE;
defparam \DC|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \DC|numDataReg[504] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [504]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[504] .is_wysiwyg = "true";
defparam \DC|numDataReg[504] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \DC|WideOr4~0 (
// Equation(s):
// \DC|WideOr4~0_combout  = (\DC|numReg [1] & (\DC|numReg [3] $ (((\DC|numReg [2]))))) # (!\DC|numReg [1] & ((\DC|numReg [0] & (\DC|numReg [3])) # (!\DC|numReg [0] & ((\DC|numReg [2])))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr4~0 .lut_mask = 16'h5BA8;
defparam \DC|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \DC|numDataReg[699] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [699]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[699] .is_wysiwyg = "true";
defparam \DC|numDataReg[699] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \DC|WideOr7~0 (
// Equation(s):
// \DC|WideOr7~0_combout  = (\DC|numReg [2] & (\DC|numReg [0] & (\DC|numReg [3] $ (\DC|numReg [1])))) # (!\DC|numReg [2] & (\DC|numReg [3] & ((\DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr7~0 .lut_mask = 16'h48A0;
defparam \DC|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \DC|numDataReg[687] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [687]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[687] .is_wysiwyg = "true";
defparam \DC|numDataReg[687] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \DC|WideOr8~0 (
// Equation(s):
// \DC|WideOr8~0_combout  = (\DC|numReg [3] & ((\DC|numReg [1] & ((!\DC|numReg [2]))) # (!\DC|numReg [1] & (\DC|numReg [0])))) # (!\DC|numReg [3] & (\DC|numReg [1] & ((\DC|numReg [2]) # (!\DC|numReg [0]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr8~0 .lut_mask = 16'h58B8;
defparam \DC|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \DC|numDataReg[684] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [684]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[684] .is_wysiwyg = "true";
defparam \DC|numDataReg[684] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \DC|WideOr10~0 (
// Equation(s):
// \DC|WideOr10~0_combout  = (\DC|numReg [1] & ((\DC|numReg [3] $ (\DC|numReg [2])))) # (!\DC|numReg [1] & ((\DC|numReg [0] & (!\DC|numReg [3] & !\DC|numReg [2])) # (!\DC|numReg [0] & ((\DC|numReg [2])))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr10~0 .lut_mask = 16'h1BA4;
defparam \DC|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \DC|numDataReg[660] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [660]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[660] .is_wysiwyg = "true";
defparam \DC|numDataReg[660] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \DC|WideOr12~0 (
// Equation(s):
// \DC|WideOr12~0_combout  = (\DC|numReg [3] & (\DC|numReg [1] $ (((\DC|numReg [2]) # (\DC|numReg [0]))))) # (!\DC|numReg [3] & (\DC|numReg [2]))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr12~0 .lut_mask = 16'h1EAA;
defparam \DC|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \DC|numDataReg[654] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [654]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[654] .is_wysiwyg = "true";
defparam \DC|numDataReg[654] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \DC|WideOr13~0 (
// Equation(s):
// \DC|WideOr13~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [1])))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # (\DC|numReg [2] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr13~0 .lut_mask = 16'h0FDE;
defparam \DC|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \DC|numDataReg[651] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [651]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[651] .is_wysiwyg = "true";
defparam \DC|numDataReg[651] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneive_lcell_comb \DC|WideOr14~0 (
// Equation(s):
// \DC|WideOr14~0_combout  = (\DC|numReg [0]) # (\DC|numReg [1])

	.dataa(gnd),
	.datab(\DC|numReg [0]),
	.datac(gnd),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr14~0 .lut_mask = 16'hFFCC;
defparam \DC|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
cycloneive_lcell_comb \DC|numReg[1]~_wirecell (
// Equation(s):
// \DC|numReg[1]~_wirecell_combout  = !\DC|numReg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|numReg[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \DC|numReg[1]~_wirecell .lut_mask = 16'h00FF;
defparam \DC|numReg[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N17
dffeas \DC|numDataReg[645] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr14~0_combout ),
	.asdata(\DC|numReg[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DC|numReg [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [645]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[645] .is_wysiwyg = "true";
defparam \DC|numDataReg[645] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \DC|WideOr15~0 (
// Equation(s):
// \DC|WideOr15~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [1])))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [2] & \DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr15~0 .lut_mask = 16'h0FEC;
defparam \DC|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \DC|numDataReg[642] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [642]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[642] .is_wysiwyg = "true";
defparam \DC|numDataReg[642] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \DC|WideOr17~0 (
// Equation(s):
// \DC|WideOr17~0_combout  = (\DC|numReg [2] & ((\DC|numReg [0] & ((!\DC|numReg [3]))) # (!\DC|numReg [0] & (!\DC|numReg [1] & \DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr17~0 .lut_mask = 16'h0288;
defparam \DC|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \DC|numDataReg[636] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [636]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[636] .is_wysiwyg = "true";
defparam \DC|numDataReg[636] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \DC|WideOr18~0 (
// Equation(s):
// \DC|WideOr18~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [3])))) # (!\DC|numReg [2] & ((\DC|numReg [0] & (!\DC|numReg [1] & \DC|numReg [3])) # (!\DC|numReg [0] & (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr18~0 .lut_mask = 16'h14BA;
defparam \DC|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \DC|numDataReg[633] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [633]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[633] .is_wysiwyg = "true";
defparam \DC|numDataReg[633] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \DC|WideOr19~0 (
// Equation(s):
// \DC|WideOr19~0_combout  = (\DC|numReg [3] & (\DC|numReg [2] $ (((\DC|numReg [0]) # (\DC|numReg [1]))))) # (!\DC|numReg [3] & (\DC|numReg [2] & ((!\DC|numReg [1]) # (!\DC|numReg [0]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr19~0 .lut_mask = 16'h466A;
defparam \DC|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N19
dffeas \DC|numDataReg[609] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [609]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[609] .is_wysiwyg = "true";
defparam \DC|numDataReg[609] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \DC|WideOr21~0 (
// Equation(s):
// \DC|WideOr21~0_combout  = (\DC|numReg [1] & (((!\DC|numReg [3] & !\DC|numReg [0])) # (!\DC|numReg [2]))) # (!\DC|numReg [1] & (((\DC|numReg [3]) # (\DC|numReg [0]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr21~0 .lut_mask = 16'h57FC;
defparam \DC|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N31
dffeas \DC|numDataReg[600] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [600]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[600] .is_wysiwyg = "true";
defparam \DC|numDataReg[600] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \DC|WideOr22~0 (
// Equation(s):
// \DC|WideOr22~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [0] & !\DC|numReg [3])) # (!\DC|numReg [1]))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # ((\DC|numReg [1]) # (\DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr22~0 .lut_mask = 16'h5F7E;
defparam \DC|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N25
dffeas \DC|numDataReg[594] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [594]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[594] .is_wysiwyg = "true";
defparam \DC|numDataReg[594] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \DC|WideOr29~0 (
// Equation(s):
// \DC|WideOr29~0_combout  = (\DC|numReg [2] & (((\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [3]))) # (!\DC|numReg [2] & (((\DC|numReg [3]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr29~0 .lut_mask = 16'h5FDA;
defparam \DC|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N13
dffeas \DC|numDataReg[534] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [534]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[534] .is_wysiwyg = "true";
defparam \DC|numDataReg[534] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \DC|WideOr78~0 (
// Equation(s):
// \DC|WideOr78~0_combout  = (\DC|numReg [1] & (((!\DC|numReg [3])) # (!\DC|numReg [2]))) # (!\DC|numReg [1] & ((\DC|numReg [0]) # (\DC|numReg [2] $ (\DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr78~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr78~0 .lut_mask = 16'h77F6;
defparam \DC|WideOr78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N1
dffeas \DC|numDataReg[234] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [234]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[234] .is_wysiwyg = "true";
defparam \DC|numDataReg[234] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \DC|WideOr79~0 (
// Equation(s):
// \DC|WideOr79~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [2] & \DC|numReg [0])) # (!\DC|numReg [1]))) # (!\DC|numReg [3] & ((\DC|numReg [1]) # (\DC|numReg [2] $ (\DC|numReg [0]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr79~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr79~0 .lut_mask = 16'h73DE;
defparam \DC|WideOr79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N7
dffeas \DC|numDataReg[231] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [231]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[231] .is_wysiwyg = "true";
defparam \DC|numDataReg[231] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneive_lcell_comb \DC|WideOr26~0 (
// Equation(s):
// \DC|WideOr26~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [3]))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # ((\DC|numReg [1]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr26~0 .lut_mask = 16'h37FA;
defparam \DC|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N27
dffeas \DC|numDataReg[561] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [561]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[561] .is_wysiwyg = "true";
defparam \DC|numDataReg[561] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneive_lcell_comb \DC|WideOr27~0 (
// Equation(s):
// \DC|WideOr27~0_combout  = (\DC|numReg [3] & (((\DC|numReg [0] & !\DC|numReg [2])) # (!\DC|numReg [1]))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [1] & !\DC|numReg [2]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr27~0 .lut_mask = 16'h2EBE;
defparam \DC|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N5
dffeas \DC|numDataReg[558] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [558]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[558] .is_wysiwyg = "true";
defparam \DC|numDataReg[558] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneive_lcell_comb \DC|WideOr117~0 (
// Equation(s):
// \DC|WideOr117~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [2]) # (!\DC|numReg [1])))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [1]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr117~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr117~0 .lut_mask = 16'h3EFE;
defparam \DC|WideOr117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N15
dffeas \DC|numDataReg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr117~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[12] .is_wysiwyg = "true";
defparam \DC|numDataReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \DC|WideOr82~0 (
// Equation(s):
// \DC|WideOr82~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [0] & !\DC|numReg [2])) # (!\DC|numReg [1]))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [1]) # (\DC|numReg [2]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr82~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr82~0 .lut_mask = 16'h3F7E;
defparam \DC|WideOr82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \DC|numDataReg[216] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [216]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[216] .is_wysiwyg = "true";
defparam \DC|numDataReg[216] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \DC|WideOr28~0 (
// Equation(s):
// \DC|WideOr28~0_combout  = (\DC|numReg [0] & (((!\DC|numReg [2])) # (!\DC|numReg [3]))) # (!\DC|numReg [0] & (\DC|numReg [3] $ (((\DC|numReg [1] & \DC|numReg [2])))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr28~0 .lut_mask = 16'h36EE;
defparam \DC|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N19
dffeas \DC|numDataReg[543] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [543]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[543] .is_wysiwyg = "true";
defparam \DC|numDataReg[543] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \DC|WideOr33~0 (
// Equation(s):
// \DC|WideOr33~0_combout  = (\DC|numReg [3] & ((\DC|numReg [1] $ (\DC|numReg [2])))) # (!\DC|numReg [3] & ((\DC|numReg [0] & (!\DC|numReg [1])) # (!\DC|numReg [0] & (\DC|numReg [1] & \DC|numReg [2]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr33~0 .lut_mask = 16'h1EC2;
defparam \DC|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \DC|numDataReg[492] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [492]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[492] .is_wysiwyg = "true";
defparam \DC|numDataReg[492] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneive_lcell_comb \DC|WideOr34~0 (
// Equation(s):
// \DC|WideOr34~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [1]) # (!\DC|numReg [3])))) # (!\DC|numReg [2] & (\DC|numReg [0] $ (((!\DC|numReg [3] & \DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr34~0 .lut_mask = 16'h4BEE;
defparam \DC|WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N29
dffeas \DC|numDataReg[489] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [489]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[489] .is_wysiwyg = "true";
defparam \DC|numDataReg[489] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \DC|WideOr69~0 (
// Equation(s):
// \DC|WideOr69~0_combout  = (\DC|numReg [3] & (\DC|numReg [2] $ (((\DC|numReg [0]) # (\DC|numReg [1]))))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((!\DC|numReg [2] & \DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr69~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr69~0 .lut_mask = 16'h4F6C;
defparam \DC|WideOr69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \DC|numDataReg[273] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [273]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[273] .is_wysiwyg = "true";
defparam \DC|numDataReg[273] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \DC|WideOr40~0 (
// Equation(s):
// \DC|WideOr40~0_combout  = (\DC|numReg [1] & (((!\DC|numReg [2] & !\DC|numReg [0])) # (!\DC|numReg [3]))) # (!\DC|numReg [1] & ((\DC|numReg [2] & (!\DC|numReg [0])) # (!\DC|numReg [2] & ((\DC|numReg [0]) # (\DC|numReg [3])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr40~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr40~0 .lut_mask = 16'h1F76;
defparam \DC|WideOr40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N17
dffeas \DC|numDataReg[453] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [453]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[453] .is_wysiwyg = "true";
defparam \DC|numDataReg[453] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \DC|WideOr111~0 (
// Equation(s):
// \DC|WideOr111~0_combout  = (\DC|numReg [2] & (\DC|numReg [3] $ (((\DC|numReg [1]))))) # (!\DC|numReg [2] & ((\DC|numReg [1] & (\DC|numReg [3])) # (!\DC|numReg [1] & ((\DC|numReg [0])))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [2]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr111~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr111~0 .lut_mask = 16'h66B8;
defparam \DC|WideOr111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N27
dffeas \DC|numDataReg[63] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr111~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[63] .is_wysiwyg = "true";
defparam \DC|numDataReg[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \DC|numDataReg~0 (
// Equation(s):
// \DC|numDataReg~0_combout  = (\DC|numReg [2] & ((!\DC|numReg [1]) # (!\DC|numReg [3]))) # (!\DC|numReg [2] & ((\DC|numReg [3]) # (\DC|numReg [1])))

	.dataa(gnd),
	.datab(\DC|numReg [2]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|numDataReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|numDataReg~0 .lut_mask = 16'h3FFC;
defparam \DC|numDataReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N21
dffeas \DC|numDataReg[390] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|numDataReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [390]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[390] .is_wysiwyg = "true";
defparam \DC|numDataReg[390] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \DC|WideOr37~0 (
// Equation(s):
// \DC|WideOr37~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] $ (\DC|numReg [1])))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # ((!\DC|numReg [3] & \DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr37~0 .lut_mask = 16'h4FE4;
defparam \DC|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N15
dffeas \DC|numDataReg[462] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [462]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[462] .is_wysiwyg = "true";
defparam \DC|numDataReg[462] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \DC|WideOr38~0 (
// Equation(s):
// \DC|WideOr38~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] & ((!\DC|numReg [1]))) # (!\DC|numReg [3] & ((\DC|numReg [1]) # (!\DC|numReg [0]))))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # ((\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr38~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr38~0 .lut_mask = 16'h5FE6;
defparam \DC|WideOr38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N27
dffeas \DC|numDataReg[459] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [459]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[459] .is_wysiwyg = "true";
defparam \DC|numDataReg[459] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \DC|WideOr100~0 (
// Equation(s):
// \DC|WideOr100~0_combout  = (\DC|numReg [1] & ((\DC|numReg [3] $ (\DC|numReg [2])))) # (!\DC|numReg [1] & ((\DC|numReg [0] & ((\DC|numReg [3]) # (!\DC|numReg [2]))) # (!\DC|numReg [0] & ((\DC|numReg [2])))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr100~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr100~0 .lut_mask = 16'h3DCA;
defparam \DC|WideOr100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \DC|numDataReg[120] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[120] .is_wysiwyg = "true";
defparam \DC|numDataReg[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \DC|WideOr42~0 (
// Equation(s):
// \DC|WideOr42~0_combout  = (\DC|numReg [3] & ((\DC|numReg [2] $ (\DC|numReg [1])))) # (!\DC|numReg [3] & ((\DC|numReg [2] & ((\DC|numReg [1]))) # (!\DC|numReg [2] & (\DC|numReg [0] & !\DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr42~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr42~0 .lut_mask = 16'h5AA4;
defparam \DC|WideOr42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N5
dffeas \DC|numDataReg[444] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [444]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[444] .is_wysiwyg = "true";
defparam \DC|numDataReg[444] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \DC|WideOr94~0 (
// Equation(s):
// \DC|WideOr94~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [1]) # (!\DC|numReg [3])))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # (\DC|numReg [3] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr94~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr94~0 .lut_mask = 16'h4FFE;
defparam \DC|WideOr94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N17
dffeas \DC|numDataReg[162] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [162]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[162] .is_wysiwyg = "true";
defparam \DC|numDataReg[162] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \DC|WideOr45~0 (
// Equation(s):
// \DC|WideOr45~0_combout  = (\DC|numReg [2] & ((\DC|numReg [0] & (!\DC|numReg [3])) # (!\DC|numReg [0] & ((!\DC|numReg [1]))))) # (!\DC|numReg [2] & ((\DC|numReg [3] & (\DC|numReg [0])) # (!\DC|numReg [3] & ((\DC|numReg [1])))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr45~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr45~0 .lut_mask = 16'h27B8;
defparam \DC|WideOr45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \DC|numDataReg[414] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [414]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[414] .is_wysiwyg = "true";
defparam \DC|numDataReg[414] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \DC|WideOr47~0 (
// Equation(s):
// \DC|WideOr47~0_combout  = (\DC|numReg [3] & (\DC|numReg [1] $ (((\DC|numReg [0]) # (\DC|numReg [2]))))) # (!\DC|numReg [3] & (\DC|numReg [2] & ((\DC|numReg [0]) # (!\DC|numReg [1]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr47~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr47~0 .lut_mask = 16'h2F48;
defparam \DC|WideOr47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \DC|numDataReg[405] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [405]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[405] .is_wysiwyg = "true";
defparam \DC|numDataReg[405] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \DC|WideOr50~0 (
// Equation(s):
// \DC|WideOr50~0_combout  = (\DC|numReg [3] & ((\DC|numReg [1] & ((!\DC|numReg [2]))) # (!\DC|numReg [1] & ((\DC|numReg [2]) # (!\DC|numReg [0]))))) # (!\DC|numReg [3] & (((\DC|numReg [1]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr50~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr50~0 .lut_mask = 16'h3CF4;
defparam \DC|WideOr50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \DC|numDataReg[396] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [396]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[396] .is_wysiwyg = "true";
defparam \DC|numDataReg[396] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \DC|WideOr51~0 (
// Equation(s):
// \DC|WideOr51~0_combout  = (\DC|numReg [3] & (((\DC|numReg [0] & !\DC|numReg [2])) # (!\DC|numReg [1]))) # (!\DC|numReg [3] & ((\DC|numReg [1]) # ((!\DC|numReg [0] & \DC|numReg [2]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr51~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr51~0 .lut_mask = 16'h3DBC;
defparam \DC|WideOr51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N15
dffeas \DC|numDataReg[393] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [393]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[393] .is_wysiwyg = "true";
defparam \DC|numDataReg[393] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \DC|WideOr60~0 (
// Equation(s):
// \DC|WideOr60~0_combout  = (\DC|numReg [0] & (((!\DC|numReg [1]) # (!\DC|numReg [3])) # (!\DC|numReg [2]))) # (!\DC|numReg [0] & ((\DC|numReg [3] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr60~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr60~0 .lut_mask = 16'h4FFC;
defparam \DC|WideOr60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N9
dffeas \DC|numDataReg[327] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [327]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[327] .is_wysiwyg = "true";
defparam \DC|numDataReg[327] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \DC|WideOr52~0 (
// Equation(s):
// \DC|WideOr52~0_combout  = (\DC|numReg [2] & (\DC|numReg [3] $ (((\DC|numReg [0]) # (\DC|numReg [1]))))) # (!\DC|numReg [2] & (((\DC|numReg [3]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr52~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr52~0 .lut_mask = 16'h5F78;
defparam \DC|WideOr52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \DC|numDataReg[372] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [372]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[372] .is_wysiwyg = "true";
defparam \DC|numDataReg[372] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \DC|WideOr53~0 (
// Equation(s):
// \DC|WideOr53~0_combout  = (\DC|numReg [0] & (((!\DC|numReg [3])) # (!\DC|numReg [2]))) # (!\DC|numReg [0] & (\DC|numReg [2] $ (((\DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr53~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr53~0 .lut_mask = 16'h5D6E;
defparam \DC|WideOr53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \DC|numDataReg[369] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [369]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[369] .is_wysiwyg = "true";
defparam \DC|numDataReg[369] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \DC|WideOr56~0 (
// Equation(s):
// \DC|WideOr56~0_combout  = (\DC|numReg [3] & ((\DC|numReg [1] & (!\DC|numReg [2])) # (!\DC|numReg [1] & ((!\DC|numReg [0]))))) # (!\DC|numReg [3] & ((\DC|numReg [2]) # ((\DC|numReg [0]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr56~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr56~0 .lut_mask = 16'h763E;
defparam \DC|WideOr56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N19
dffeas \DC|numDataReg[360] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [360]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[360] .is_wysiwyg = "true";
defparam \DC|numDataReg[360] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \DC|WideOr58~0 (
// Equation(s):
// \DC|WideOr58~0_combout  = (\DC|numReg [3] & (\DC|numReg [2] $ (((\DC|numReg [1]))))) # (!\DC|numReg [3] & ((\DC|numReg [0] & ((!\DC|numReg [1]))) # (!\DC|numReg [0] & (\DC|numReg [2]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr58~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr58~0 .lut_mask = 16'h46BA;
defparam \DC|WideOr58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N13
dffeas \DC|numDataReg[354] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [354]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[354] .is_wysiwyg = "true";
defparam \DC|numDataReg[354] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \DC|WideOr75~0 (
// Equation(s):
// \DC|WideOr75~0_combout  = (\DC|numReg [3] & (\DC|numReg [2] $ (((\DC|numReg [1]))))) # (!\DC|numReg [3] & ((\DC|numReg [0] & ((\DC|numReg [2]) # (!\DC|numReg [1]))) # (!\DC|numReg [0] & ((\DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr75~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr75~0 .lut_mask = 16'h5BAC;
defparam \DC|WideOr75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \DC|numDataReg[252] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [252]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[252] .is_wysiwyg = "true";
defparam \DC|numDataReg[252] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \DC|WideOr59~0 (
// Equation(s):
// \DC|WideOr59~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] & ((!\DC|numReg [1]))) # (!\DC|numReg [3] & (\DC|numReg [0] & \DC|numReg [1])))) # (!\DC|numReg [2] & (\DC|numReg [1] $ (((\DC|numReg [0] & !\DC|numReg [3])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr59~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr59~0 .lut_mask = 16'h59A4;
defparam \DC|WideOr59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \DC|numDataReg[348] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [348]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[348] .is_wysiwyg = "true";
defparam \DC|numDataReg[348] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \DC|WideOr61~0 (
// Equation(s):
// \DC|WideOr61~0_combout  = (\DC|numReg [2] & (\DC|numReg [3] $ (((\DC|numReg [0]) # (\DC|numReg [1]))))) # (!\DC|numReg [2] & ((\DC|numReg [1]) # ((\DC|numReg [3] & \DC|numReg [0]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr61~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr61~0 .lut_mask = 16'h7768;
defparam \DC|WideOr61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N27
dffeas \DC|numDataReg[324] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [324]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[324] .is_wysiwyg = "true";
defparam \DC|numDataReg[324] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \DC|WideOr62~0 (
// Equation(s):
// \DC|WideOr62~0_combout  = (\DC|numReg [3] & ((\DC|numReg [2] & (!\DC|numReg [1])) # (!\DC|numReg [2] & ((\DC|numReg [0]))))) # (!\DC|numReg [3] & ((\DC|numReg [1]) # ((\DC|numReg [0]))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr62~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr62~0 .lut_mask = 16'h5CEE;
defparam \DC|WideOr62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N31
dffeas \DC|numDataReg[318] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [318]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[318] .is_wysiwyg = "true";
defparam \DC|numDataReg[318] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \DC|WideOr64~0 (
// Equation(s):
// \DC|WideOr64~0_combout  = (\DC|numReg [0] & ((\DC|numReg [2] $ (\DC|numReg [3])) # (!\DC|numReg [1]))) # (!\DC|numReg [0] & (\DC|numReg [1] $ (((\DC|numReg [2] & \DC|numReg [3])))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr64~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr64~0 .lut_mask = 16'h5EE6;
defparam \DC|WideOr64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \DC|numDataReg[303] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [303]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[303] .is_wysiwyg = "true";
defparam \DC|numDataReg[303] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \DC|WideOr76~0 (
// Equation(s):
// \DC|WideOr76~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] & ((!\DC|numReg [1]))) # (!\DC|numReg [3] & (\DC|numReg [0] & \DC|numReg [1])))) # (!\DC|numReg [2] & (\DC|numReg [0] $ (((!\DC|numReg [3] & \DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr76~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr76~0 .lut_mask = 16'h49E4;
defparam \DC|WideOr76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \DC|numDataReg[249] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [249]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[249] .is_wysiwyg = "true";
defparam \DC|numDataReg[249] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \DC|WideOr66~0 (
// Equation(s):
// \DC|WideOr66~0_combout  = (\DC|numReg [1] & (((!\DC|numReg [3]) # (!\DC|numReg [2])))) # (!\DC|numReg [1] & ((\DC|numReg [0]) # ((!\DC|numReg [2] & \DC|numReg [3]))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr66~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr66~0 .lut_mask = 16'h4FEE;
defparam \DC|WideOr66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N15
dffeas \DC|numDataReg[282] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [282]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[282] .is_wysiwyg = "true";
defparam \DC|numDataReg[282] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \DC|WideOr71~0 (
// Equation(s):
// \DC|WideOr71~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [2] & \DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr71~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr71~0 .lut_mask = 16'h76FC;
defparam \DC|WideOr71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \DC|numDataReg[264] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [264]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[264] .is_wysiwyg = "true";
defparam \DC|numDataReg[264] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \DC|WideOr72~0 (
// Equation(s):
// \DC|WideOr72~0_combout  = (\DC|numReg [0] & (((!\DC|numReg [2] & !\DC|numReg [3])) # (!\DC|numReg [1]))) # (!\DC|numReg [0] & ((\DC|numReg [1] & ((!\DC|numReg [3]) # (!\DC|numReg [2]))) # (!\DC|numReg [1] & ((\DC|numReg [3])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr72~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr72~0 .lut_mask = 16'h1F7C;
defparam \DC|WideOr72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N7
dffeas \DC|numDataReg[261] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [261]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[261] .is_wysiwyg = "true";
defparam \DC|numDataReg[261] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \DC|WideOr73~0 (
// Equation(s):
// \DC|WideOr73~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & (((\DC|numReg [0]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr73~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr73~0 .lut_mask = 16'h777C;
defparam \DC|WideOr73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \DC|numDataReg[258] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [258]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[258] .is_wysiwyg = "true";
defparam \DC|numDataReg[258] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \DC|WideOr74~0 (
// Equation(s):
// \DC|WideOr74~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [2])))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr74~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr74~0 .lut_mask = 16'h5F4E;
defparam \DC|WideOr74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \DC|numDataReg[255] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [255]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[255] .is_wysiwyg = "true";
defparam \DC|numDataReg[255] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \DC|WideOr90~0 (
// Equation(s):
// \DC|WideOr90~0_combout  = (\DC|numReg [1] & ((\DC|numReg [2] & (!\DC|numReg [3] & \DC|numReg [0])) # (!\DC|numReg [2] & (\DC|numReg [3] & !\DC|numReg [0])))) # (!\DC|numReg [1] & (\DC|numReg [2] $ (((\DC|numReg [0])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr90~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr90~0 .lut_mask = 16'h245A;
defparam \DC|WideOr90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N31
dffeas \DC|numDataReg[177] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr90~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [177]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[177] .is_wysiwyg = "true";
defparam \DC|numDataReg[177] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \DC|WideOr81~0 (
// Equation(s):
// \DC|WideOr81~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [1]) # (!\DC|numReg [3])))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # ((\DC|numReg [3] & !\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr81~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr81~0 .lut_mask = 16'h4EFE;
defparam \DC|WideOr81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N29
dffeas \DC|numDataReg[222] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [222]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[222] .is_wysiwyg = "true";
defparam \DC|numDataReg[222] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
cycloneive_lcell_comb \DC|WideOr86~0 (
// Equation(s):
// \DC|WideOr86~0_combout  = (\DC|numReg [2] & (\DC|numReg [1] $ (((\DC|numReg [3]) # (!\DC|numReg [0]))))) # (!\DC|numReg [2] & (\DC|numReg [0] $ (((!\DC|numReg [3] & \DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr86~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr86~0 .lut_mask = 16'h49E6;
defparam \DC|WideOr86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N3
dffeas \DC|numDataReg[201] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [201]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[201] .is_wysiwyg = "true";
defparam \DC|numDataReg[201] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \DC|WideOr88~0 (
// Equation(s):
// \DC|WideOr88~0_combout  = (\DC|numReg [2] & (((\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [3]))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # (\DC|numReg [3] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr88~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr88~0 .lut_mask = 16'h4FDE;
defparam \DC|WideOr88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N23
dffeas \DC|numDataReg[183] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [183]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[183] .is_wysiwyg = "true";
defparam \DC|numDataReg[183] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \DC|WideOr91~0 (
// Equation(s):
// \DC|WideOr91~0_combout  = (\DC|numReg [0] & (\DC|numReg [1] $ (((\DC|numReg [3]) # (!\DC|numReg [2]))))) # (!\DC|numReg [0] & (\DC|numReg [2] $ (((\DC|numReg [3] & \DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr91~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr91~0 .lut_mask = 16'h1AE6;
defparam \DC|WideOr91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \DC|numDataReg[174] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [174]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[174] .is_wysiwyg = "true";
defparam \DC|numDataReg[174] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \DC|WideOr92~0 (
// Equation(s):
// \DC|WideOr92~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [1])))) # (!\DC|numReg [3] & ((\DC|numReg [2]) # ((\DC|numReg [0]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr92~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr92~0 .lut_mask = 16'h0FFE;
defparam \DC|WideOr92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \DC|numDataReg[168] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [168]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[168] .is_wysiwyg = "true";
defparam \DC|numDataReg[168] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \DC|WideOr93~0 (
// Equation(s):
// \DC|WideOr93~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [0] & !\DC|numReg [3])) # (!\DC|numReg [1]))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # (\DC|numReg [3] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr93~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr93~0 .lut_mask = 16'h47FE;
defparam \DC|WideOr93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \DC|numDataReg[165] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [165]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[165] .is_wysiwyg = "true";
defparam \DC|numDataReg[165] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \DC|WideOr97~0 (
// Equation(s):
// \DC|WideOr97~0_combout  = (\DC|numReg [3] & (!\DC|numReg [2] & ((\DC|numReg [0]) # (\DC|numReg [1])))) # (!\DC|numReg [3] & (\DC|numReg [2] $ (\DC|numReg [0] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr97~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr97~0 .lut_mask = 16'h5946;
defparam \DC|WideOr97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N7
dffeas \DC|numDataReg[153] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [153]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[153] .is_wysiwyg = "true";
defparam \DC|numDataReg[153] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \DC|WideOr98~0 (
// Equation(s):
// \DC|WideOr98~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & ((\DC|numReg [1]) # ((\DC|numReg [2] & !\DC|numReg [0]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr98~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr98~0 .lut_mask = 16'h5FF2;
defparam \DC|WideOr98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \DC|numDataReg[150] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [150]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[150] .is_wysiwyg = "true";
defparam \DC|numDataReg[150] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \DC|WideOr105~0 (
// Equation(s):
// \DC|WideOr105~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [2])))) # (!\DC|numReg [3] & ((\DC|numReg [2]) # ((\DC|numReg [0] & \DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr105~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr105~0 .lut_mask = 16'h5E5A;
defparam \DC|WideOr105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \DC|numDataReg[102] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[102] .is_wysiwyg = "true";
defparam \DC|numDataReg[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \DC|WideOr104~0 (
// Equation(s):
// \DC|WideOr104~0_combout  = (\DC|numReg [0] & (((!\DC|numReg [3] & \DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [0] & ((\DC|numReg [2] & ((!\DC|numReg [1]))) # (!\DC|numReg [2] & (\DC|numReg [3]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr104~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr104~0 .lut_mask = 16'h25EE;
defparam \DC|WideOr104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \DC|numDataReg[105] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[105] .is_wysiwyg = "true";
defparam \DC|numDataReg[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \DC|WideOr114~0 (
// Equation(s):
// \DC|WideOr114~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & ((\DC|numReg [2]) # ((\DC|numReg [0] & \DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr114~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr114~0 .lut_mask = 16'h5E7A;
defparam \DC|WideOr114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \DC|numDataReg[54] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr114~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[54] .is_wysiwyg = "true";
defparam \DC|numDataReg[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \DC|WideOr106~0 (
// Equation(s):
// \DC|WideOr106~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [2]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr106~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr106~0 .lut_mask = 16'h5E7E;
defparam \DC|WideOr106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \DC|numDataReg[81] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[81] .is_wysiwyg = "true";
defparam \DC|numDataReg[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \DC|WideOr107~0 (
// Equation(s):
// \DC|WideOr107~0_combout  = (\DC|numReg [0] & (\DC|numReg [3] $ (\DC|numReg [2] $ (!\DC|numReg [1])))) # (!\DC|numReg [0] & ((\DC|numReg [3] & (!\DC|numReg [2] & \DC|numReg [1])) # (!\DC|numReg [3] & (\DC|numReg [2] & !\DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr107~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr107~0 .lut_mask = 16'h4A94;
defparam \DC|WideOr107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \DC|numDataReg[78] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[78] .is_wysiwyg = "true";
defparam \DC|numDataReg[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \DC|WideOr109~0 (
// Equation(s):
// \DC|WideOr109~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] & (\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [3] & (!\DC|numReg [0])))) # (!\DC|numReg [2] & ((\DC|numReg [3] & ((\DC|numReg [1]))) # (!\DC|numReg [3] & (\DC|numReg [0] & !\DC|numReg 
// [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr109~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr109~0 .lut_mask = 16'h4692;
defparam \DC|WideOr109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N3
dffeas \DC|numDataReg[69] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[69] .is_wysiwyg = "true";
defparam \DC|numDataReg[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \DC|WideOr110~0 (
// Equation(s):
// \DC|WideOr110~0_combout  = (\DC|numReg [1] & (\DC|numReg [2] $ ((\DC|numReg [3])))) # (!\DC|numReg [1] & (\DC|numReg [0] $ (((\DC|numReg [2] & !\DC|numReg [3])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr110~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr110~0 .lut_mask = 16'h66D2;
defparam \DC|WideOr110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N29
dffeas \DC|numDataReg[66] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[66] .is_wysiwyg = "true";
defparam \DC|numDataReg[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \DC|WideOr112~0 (
// Equation(s):
// \DC|WideOr112~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & (\DC|numReg [0] & ((\DC|numReg [1]) # (!\DC|numReg [2]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr112~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr112~0 .lut_mask = 16'h74DC;
defparam \DC|WideOr112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \DC|numDataReg[60] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[60] .is_wysiwyg = "true";
defparam \DC|numDataReg[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \DC|WideOr120~0 (
// Equation(s):
// \DC|WideOr120~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [2])))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [2]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr120~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr120~0 .lut_mask = 16'h5F5E;
defparam \DC|WideOr120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \DC|numDataReg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[2] .is_wysiwyg = "true";
defparam \DC|numDataReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \DC|WideOr115~0 (
// Equation(s):
// \DC|WideOr115~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # (\DC|numReg [2] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr115~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr115~0 .lut_mask = 16'h5DFE;
defparam \DC|WideOr115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \DC|numDataReg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[18] .is_wysiwyg = "true";
defparam \DC|numDataReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \DC|WideOr116~0 (
// Equation(s):
// \DC|WideOr116~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((!\DC|numReg [2] & \DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr116~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr116~0 .lut_mask = 16'h5DFC;
defparam \DC|WideOr116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \DC|numDataReg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[15] .is_wysiwyg = "true";
defparam \DC|numDataReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \DC|num|Selector769~0 (
// Equation(s):
// \DC|num|Selector769~0_combout  = (\DC|num|current_state.DRAW~q  & (((\DC|num|xOffset[4]~0_combout  & \DC|num|dataReg [0])))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [2]))

	.dataa(\DC|numDataReg [2]),
	.datab(\DC|num|xOffset[4]~0_combout ),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [0]),
	.cin(gnd),
	.combout(\DC|num|Selector769~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector769~0 .lut_mask = 16'hCA0A;
defparam \DC|num|Selector769~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \DC|num|Selector769~1 (
// Equation(s):
// \DC|num|Selector769~1_combout  = (\DC|num|current_state.NO_DRAW~q  & (\DC|num|Selector769~0_combout )) # (!\DC|num|current_state.NO_DRAW~q  & (((\DC|num|dataReg [0] & \SW[16]~input_o ))))

	.dataa(\DC|num|Selector769~0_combout ),
	.datab(\DC|num|current_state.NO_DRAW~q ),
	.datac(\DC|num|dataReg [0]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|num|Selector769~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector769~1 .lut_mask = 16'hB888;
defparam \DC|num|Selector769~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \DC|num|dataReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector769~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[0] .is_wysiwyg = "true";
defparam \DC|num|dataReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneive_lcell_comb \DC|WideOr119~0 (
// Equation(s):
// \DC|WideOr119~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # ((\DC|numReg [1]) # (\DC|numReg [2]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr119~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr119~0 .lut_mask = 16'h37FE;
defparam \DC|WideOr119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N17
dffeas \DC|numDataReg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[5] .is_wysiwyg = "true";
defparam \DC|numDataReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \DC|num|Selector766~0 (
// Equation(s):
// \DC|num|Selector766~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [0])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [5])))

	.dataa(\DC|num|dataReg [0]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [5]),
	.cin(gnd),
	.combout(\DC|num|Selector766~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector766~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector766~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \DC|num|dataReg[321]~0 (
// Equation(s):
// \DC|num|dataReg[321]~0_combout  = (\DC|num|current_state.DRAW~q  & (!\DC|num|xOffset[4]~0_combout  & ((\DC|num|current_state.NO_DRAW~q ) # (!\SW[16]~input_o )))) # (!\DC|num|current_state.DRAW~q  & (((\DC|num|current_state.NO_DRAW~q ) # (!\SW[16]~input_o 
// ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|xOffset[4]~0_combout ),
	.datac(\DC|num|current_state.NO_DRAW~q ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|num|dataReg[321]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|dataReg[321]~0 .lut_mask = 16'h7077;
defparam \DC|num|dataReg[321]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \DC|num|dataReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector766~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[3] .is_wysiwyg = "true";
defparam \DC|num|dataReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \DC|num|Selector763~0 (
// Equation(s):
// \DC|num|Selector763~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [3]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [3]),
	.cin(gnd),
	.combout(\DC|num|Selector763~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector763~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector763~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \DC|num|dataReg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector763~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[6] .is_wysiwyg = "true";
defparam \DC|num|dataReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \DC|num|Selector759~0 (
// Equation(s):
// \DC|num|Selector759~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [6])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [6]),
	.datad(\DC|numDataReg [7]),
	.cin(gnd),
	.combout(\DC|num|Selector759~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector759~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector759~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \DC|num|dataReg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector759~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[10] .is_wysiwyg = "true";
defparam \DC|num|dataReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \DC|num|Selector757~0 (
// Equation(s):
// \DC|num|Selector757~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [10]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [12]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [12]),
	.datad(\DC|num|dataReg [10]),
	.cin(gnd),
	.combout(\DC|num|Selector757~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector757~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector757~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \DC|num|dataReg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector757~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[12] .is_wysiwyg = "true";
defparam \DC|num|dataReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \DC|num|Selector754~0 (
// Equation(s):
// \DC|num|Selector754~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [12]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [15]))

	.dataa(\DC|numDataReg [15]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [12]),
	.cin(gnd),
	.combout(\DC|num|Selector754~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector754~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector754~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \DC|num|dataReg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector754~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[15] .is_wysiwyg = "true";
defparam \DC|num|dataReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \DC|num|Selector751~0 (
// Equation(s):
// \DC|num|Selector751~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [15]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [18]))

	.dataa(gnd),
	.datab(\DC|numDataReg [18]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [15]),
	.cin(gnd),
	.combout(\DC|num|Selector751~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector751~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector751~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \DC|num|dataReg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector751~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[18] .is_wysiwyg = "true";
defparam \DC|num|dataReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \DC|num|Selector748~0 (
// Equation(s):
// \DC|num|Selector748~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [18]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [18]))

	.dataa(gnd),
	.datab(\DC|numDataReg [18]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [18]),
	.cin(gnd),
	.combout(\DC|num|Selector748~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector748~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector748~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \DC|num|dataReg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector748~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[21] .is_wysiwyg = "true";
defparam \DC|num|dataReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \DC|num|Selector745~0 (
// Equation(s):
// \DC|num|Selector745~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [21])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [18])))

	.dataa(\DC|num|dataReg [21]),
	.datab(\DC|numDataReg [18]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector745~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector745~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector745~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \DC|num|dataReg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector745~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[24] .is_wysiwyg = "true";
defparam \DC|num|dataReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \DC|num|Selector742~0 (
// Equation(s):
// \DC|num|Selector742~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [24])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [18])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [24]),
	.datad(\DC|numDataReg [18]),
	.cin(gnd),
	.combout(\DC|num|Selector742~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector742~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector742~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \DC|num|dataReg[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector742~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[27] .is_wysiwyg = "true";
defparam \DC|num|dataReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \DC|num|Selector739~0 (
// Equation(s):
// \DC|num|Selector739~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [27]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [27]),
	.cin(gnd),
	.combout(\DC|num|Selector739~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector739~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector739~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \DC|num|dataReg[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector739~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[30] .is_wysiwyg = "true";
defparam \DC|num|dataReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \DC|num|Selector736~0 (
// Equation(s):
// \DC|num|Selector736~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [30])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [5])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [30]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [5]),
	.cin(gnd),
	.combout(\DC|num|Selector736~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector736~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector736~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \DC|num|dataReg[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector736~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[33] .is_wysiwyg = "true";
defparam \DC|num|dataReg[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \DC|num|Selector733~0 (
// Equation(s):
// \DC|num|Selector733~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [33])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [5])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [33]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [5]),
	.cin(gnd),
	.combout(\DC|num|Selector733~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector733~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector733~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \DC|num|dataReg[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector733~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[36] .is_wysiwyg = "true";
defparam \DC|num|dataReg[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \DC|num|Selector730~0 (
// Equation(s):
// \DC|num|Selector730~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [36]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [36]),
	.cin(gnd),
	.combout(\DC|num|Selector730~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector730~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector730~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \DC|num|dataReg[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector730~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[39] .is_wysiwyg = "true";
defparam \DC|num|dataReg[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \DC|num|Selector727~0 (
// Equation(s):
// \DC|num|Selector727~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [39]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [39]),
	.cin(gnd),
	.combout(\DC|num|Selector727~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector727~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector727~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \DC|num|dataReg[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector727~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[42] .is_wysiwyg = "true";
defparam \DC|num|dataReg[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \DC|num|Selector724~0 (
// Equation(s):
// \DC|num|Selector724~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [42]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [42]),
	.cin(gnd),
	.combout(\DC|num|Selector724~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector724~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector724~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N15
dffeas \DC|num|dataReg[45] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector724~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[45] .is_wysiwyg = "true";
defparam \DC|num|dataReg[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \DC|num|Selector721~0 (
// Equation(s):
// \DC|num|Selector721~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [45]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(\DC|num|dataReg [45]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector721~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector721~0 .lut_mask = 16'hCACA;
defparam \DC|num|Selector721~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \DC|num|dataReg[48] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector721~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[48] .is_wysiwyg = "true";
defparam \DC|num|dataReg[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \DC|num|Selector718~0 (
// Equation(s):
// \DC|num|Selector718~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [48]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [2]))

	.dataa(gnd),
	.datab(\DC|numDataReg [2]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [48]),
	.cin(gnd),
	.combout(\DC|num|Selector718~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector718~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector718~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \DC|num|dataReg[51] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector718~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[51] .is_wysiwyg = "true";
defparam \DC|num|dataReg[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \DC|num|Selector715~0 (
// Equation(s):
// \DC|num|Selector715~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [51])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [54])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [51]),
	.datad(\DC|numDataReg [54]),
	.cin(gnd),
	.combout(\DC|num|Selector715~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector715~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector715~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \DC|num|dataReg[54] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector715~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[54] .is_wysiwyg = "true";
defparam \DC|num|dataReg[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \DC|WideOr113~0 (
// Equation(s):
// \DC|WideOr113~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [1])) # (!\DC|numReg [3]))) # (!\DC|numReg [2] & ((\DC|numReg [3]) # ((\DC|numReg [0]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr113~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr113~0 .lut_mask = 16'h76FE;
defparam \DC|WideOr113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N21
dffeas \DC|numDataReg[57] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[57] .is_wysiwyg = "true";
defparam \DC|numDataReg[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \DC|num|Selector712~0 (
// Equation(s):
// \DC|num|Selector712~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [54])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [57])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [54]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [57]),
	.cin(gnd),
	.combout(\DC|num|Selector712~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector712~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector712~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N7
dffeas \DC|num|dataReg[57] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector712~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[57] .is_wysiwyg = "true";
defparam \DC|num|dataReg[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \DC|num|Selector709~0 (
// Equation(s):
// \DC|num|Selector709~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [57]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [60]))

	.dataa(\DC|numDataReg [60]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [57]),
	.cin(gnd),
	.combout(\DC|num|Selector709~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector709~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector709~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \DC|num|dataReg[60] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector709~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[60] .is_wysiwyg = "true";
defparam \DC|num|dataReg[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \DC|num|Selector706~0 (
// Equation(s):
// \DC|num|Selector706~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [60])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [63])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [60]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [63]),
	.cin(gnd),
	.combout(\DC|num|Selector706~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector706~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector706~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \DC|num|dataReg[63] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector706~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[63] .is_wysiwyg = "true";
defparam \DC|num|dataReg[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \DC|num|Selector703~0 (
// Equation(s):
// \DC|num|Selector703~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [63]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [66]))

	.dataa(gnd),
	.datab(\DC|numDataReg [66]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [63]),
	.cin(gnd),
	.combout(\DC|num|Selector703~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector703~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector703~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \DC|num|dataReg[66] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector703~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[66] .is_wysiwyg = "true";
defparam \DC|num|dataReg[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \DC|num|Selector700~0 (
// Equation(s):
// \DC|num|Selector700~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [66]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [69]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [69]),
	.datac(\DC|num|dataReg [66]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector700~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector700~0 .lut_mask = 16'hE4E4;
defparam \DC|num|Selector700~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N31
dffeas \DC|num|dataReg[69] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector700~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[69] .is_wysiwyg = "true";
defparam \DC|num|dataReg[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \DC|num|Selector697~0 (
// Equation(s):
// \DC|num|Selector697~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [69])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [72])))

	.dataa(\DC|num|dataReg [69]),
	.datab(\DC|numDataReg [72]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector697~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector697~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector697~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \DC|num|dataReg[72] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector697~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[72] .is_wysiwyg = "true";
defparam \DC|num|dataReg[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \DC|num|Selector694~0 (
// Equation(s):
// \DC|num|Selector694~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [72]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [72]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [72]),
	.datac(\DC|num|dataReg [72]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector694~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector694~0 .lut_mask = 16'hE4E4;
defparam \DC|num|Selector694~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \DC|num|dataReg[75] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector694~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[75] .is_wysiwyg = "true";
defparam \DC|num|dataReg[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \DC|num|Selector691~0 (
// Equation(s):
// \DC|num|Selector691~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [75]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [78]))

	.dataa(\DC|numDataReg [78]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [75]),
	.cin(gnd),
	.combout(\DC|num|Selector691~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector691~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector691~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \DC|num|dataReg[78] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector691~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[78] .is_wysiwyg = "true";
defparam \DC|num|dataReg[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \DC|num|Selector688~0 (
// Equation(s):
// \DC|num|Selector688~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [78]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [81]))

	.dataa(\DC|numDataReg [81]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [78]),
	.cin(gnd),
	.combout(\DC|num|Selector688~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector688~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector688~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N3
dffeas \DC|num|dataReg[81] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector688~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[81] .is_wysiwyg = "true";
defparam \DC|num|dataReg[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \DC|num|Selector685~0 (
// Equation(s):
// \DC|num|Selector685~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [81]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [54]))

	.dataa(\DC|numDataReg [54]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [81]),
	.cin(gnd),
	.combout(\DC|num|Selector685~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector685~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector685~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \DC|num|dataReg[84] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector685~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[84] .is_wysiwyg = "true";
defparam \DC|num|dataReg[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \DC|num|Selector682~0 (
// Equation(s):
// \DC|num|Selector682~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [84]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [84]),
	.cin(gnd),
	.combout(\DC|num|Selector682~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector682~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector682~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \DC|num|dataReg[87] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector682~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[87] .is_wysiwyg = "true";
defparam \DC|num|dataReg[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \DC|num|Selector679~0 (
// Equation(s):
// \DC|num|Selector679~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [87])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(\DC|num|dataReg [87]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector679~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector679~0 .lut_mask = 16'hB8B8;
defparam \DC|num|Selector679~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \DC|num|dataReg[90] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector679~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[90] .is_wysiwyg = "true";
defparam \DC|num|dataReg[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \DC|num|Selector676~0 (
// Equation(s):
// \DC|num|Selector676~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [90]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [90]),
	.cin(gnd),
	.combout(\DC|num|Selector676~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector676~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector676~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \DC|num|dataReg[93] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector676~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[93] .is_wysiwyg = "true";
defparam \DC|num|dataReg[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \DC|num|Selector673~0 (
// Equation(s):
// \DC|num|Selector673~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [93]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [93]),
	.cin(gnd),
	.combout(\DC|num|Selector673~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector673~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector673~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \DC|num|dataReg[96] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector673~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[96] .is_wysiwyg = "true";
defparam \DC|num|dataReg[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \DC|num|Selector669~0 (
// Equation(s):
// \DC|num|Selector669~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [96]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [96]),
	.cin(gnd),
	.combout(\DC|num|Selector669~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector669~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector669~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \DC|num|dataReg[100] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector669~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[100] .is_wysiwyg = "true";
defparam \DC|num|dataReg[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \DC|num|Selector667~0 (
// Equation(s):
// \DC|num|Selector667~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [100])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [102])))

	.dataa(\DC|num|dataReg [100]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [102]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector667~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector667~0 .lut_mask = 16'hB8B8;
defparam \DC|num|Selector667~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \DC|num|dataReg[102] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector667~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[102] .is_wysiwyg = "true";
defparam \DC|num|dataReg[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \DC|num|Selector664~0 (
// Equation(s):
// \DC|num|Selector664~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [102]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [105]))

	.dataa(\DC|numDataReg [105]),
	.datab(gnd),
	.datac(\DC|num|dataReg [102]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector664~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector664~0 .lut_mask = 16'hF0AA;
defparam \DC|num|Selector664~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \DC|num|dataReg[105] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector664~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[105] .is_wysiwyg = "true";
defparam \DC|num|dataReg[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \DC|WideOr103~0 (
// Equation(s):
// \DC|WideOr103~0_combout  = (\DC|numReg [1] & (\DC|numReg [3] $ (((\DC|numReg [2]))))) # (!\DC|numReg [1] & (\DC|numReg [0] & ((\DC|numReg [3]) # (!\DC|numReg [2]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr103~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr103~0 .lut_mask = 16'h5A8C;
defparam \DC|WideOr103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \DC|numDataReg[108] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[108] .is_wysiwyg = "true";
defparam \DC|numDataReg[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \DC|num|Selector661~0 (
// Equation(s):
// \DC|num|Selector661~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [105])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [108])))

	.dataa(\DC|num|dataReg [105]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|numDataReg [108]),
	.cin(gnd),
	.combout(\DC|num|Selector661~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector661~0 .lut_mask = 16'hBB88;
defparam \DC|num|Selector661~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \DC|num|dataReg[108] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector661~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[108] .is_wysiwyg = "true";
defparam \DC|num|dataReg[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \DC|num|Selector658~0 (
// Equation(s):
// \DC|num|Selector658~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [108])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [108])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [108]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [108]),
	.cin(gnd),
	.combout(\DC|num|Selector658~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector658~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector658~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \DC|num|dataReg[111] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector658~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[111] .is_wysiwyg = "true";
defparam \DC|num|dataReg[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \DC|WideOr102~0 (
// Equation(s):
// \DC|WideOr102~0_combout  = \DC|numReg [2] $ (((\DC|numReg [3] & ((\DC|numReg [1]))) # (!\DC|numReg [3] & (\DC|numReg [0] & !\DC|numReg [1]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr102~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr102~0 .lut_mask = 16'h3DC2;
defparam \DC|WideOr102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \DC|numDataReg[114] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[114] .is_wysiwyg = "true";
defparam \DC|numDataReg[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \DC|num|Selector655~0 (
// Equation(s):
// \DC|num|Selector655~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [111])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [114])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [111]),
	.datad(\DC|numDataReg [114]),
	.cin(gnd),
	.combout(\DC|num|Selector655~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector655~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector655~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \DC|num|dataReg[114] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector655~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[114] .is_wysiwyg = "true";
defparam \DC|num|dataReg[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \DC|WideOr101~0 (
// Equation(s):
// \DC|WideOr101~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] & ((!\DC|numReg [1]))) # (!\DC|numReg [3] & (!\DC|numReg [0])))) # (!\DC|numReg [2] & ((\DC|numReg [1] & ((\DC|numReg [3]))) # (!\DC|numReg [1] & (\DC|numReg [0]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr101~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr101~0 .lut_mask = 16'h1DCA;
defparam \DC|WideOr101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \DC|numDataReg[117] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[117] .is_wysiwyg = "true";
defparam \DC|numDataReg[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \DC|num|Selector652~0 (
// Equation(s):
// \DC|num|Selector652~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [114])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [117])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [114]),
	.datad(\DC|numDataReg [117]),
	.cin(gnd),
	.combout(\DC|num|Selector652~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector652~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector652~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \DC|num|dataReg[117] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector652~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[117] .is_wysiwyg = "true";
defparam \DC|num|dataReg[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \DC|num|Selector649~0 (
// Equation(s):
// \DC|num|Selector649~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [117]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [120]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [120]),
	.datad(\DC|num|dataReg [117]),
	.cin(gnd),
	.combout(\DC|num|Selector649~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector649~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector649~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \DC|num|dataReg[120] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector649~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[120] .is_wysiwyg = "true";
defparam \DC|num|dataReg[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \DC|num|Selector646~0 (
// Equation(s):
// \DC|num|Selector646~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [120]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [120]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [120]),
	.datad(\DC|num|dataReg [120]),
	.cin(gnd),
	.combout(\DC|num|Selector646~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector646~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector646~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \DC|num|dataReg[123] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector646~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[123] .is_wysiwyg = "true";
defparam \DC|num|dataReg[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \DC|num|Selector643~0 (
// Equation(s):
// \DC|num|Selector643~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [123]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [120]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [120]),
	.datad(\DC|num|dataReg [123]),
	.cin(gnd),
	.combout(\DC|num|Selector643~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector643~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector643~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \DC|num|dataReg[126] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector643~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[126] .is_wysiwyg = "true";
defparam \DC|num|dataReg[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \DC|WideOr99~0 (
// Equation(s):
// \DC|WideOr99~0_combout  = (\DC|numReg [2] & (!\DC|numReg [3] & (\DC|numReg [0] $ (!\DC|numReg [1])))) # (!\DC|numReg [2] & ((\DC|numReg [3] & ((\DC|numReg [1]))) # (!\DC|numReg [3] & (\DC|numReg [0] & !\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr99~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr99~0 .lut_mask = 16'h5806;
defparam \DC|WideOr99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N7
dffeas \DC|numDataReg[129] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [129]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[129] .is_wysiwyg = "true";
defparam \DC|numDataReg[129] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \DC|num|Selector640~0 (
// Equation(s):
// \DC|num|Selector640~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [126])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [129])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [126]),
	.datad(\DC|numDataReg [129]),
	.cin(gnd),
	.combout(\DC|num|Selector640~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector640~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector640~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \DC|num|dataReg[129] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector640~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [129]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[129] .is_wysiwyg = "true";
defparam \DC|num|dataReg[129] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \DC|num|Selector637~0 (
// Equation(s):
// \DC|num|Selector637~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [129]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [102]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [102]),
	.datad(\DC|num|dataReg [129]),
	.cin(gnd),
	.combout(\DC|num|Selector637~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector637~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector637~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \DC|num|dataReg[132] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector637~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [132]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[132] .is_wysiwyg = "true";
defparam \DC|num|dataReg[132] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \DC|num|Selector634~0 (
// Equation(s):
// \DC|num|Selector634~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [132]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [132]),
	.cin(gnd),
	.combout(\DC|num|Selector634~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector634~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector634~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \DC|num|dataReg[135] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector634~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [135]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[135] .is_wysiwyg = "true";
defparam \DC|num|dataReg[135] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \DC|num|Selector631~0 (
// Equation(s):
// \DC|num|Selector631~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [135]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [135]),
	.cin(gnd),
	.combout(\DC|num|Selector631~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector631~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector631~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \DC|num|dataReg[138] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector631~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [138]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[138] .is_wysiwyg = "true";
defparam \DC|num|dataReg[138] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \DC|num|Selector628~0 (
// Equation(s):
// \DC|num|Selector628~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [138]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [138]),
	.cin(gnd),
	.combout(\DC|num|Selector628~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector628~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector628~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \DC|num|dataReg[141] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector628~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [141]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[141] .is_wysiwyg = "true";
defparam \DC|num|dataReg[141] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \DC|num|Selector625~0 (
// Equation(s):
// \DC|num|Selector625~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [141])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(\DC|num|dataReg [141]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector625~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector625~0 .lut_mask = 16'hB8B8;
defparam \DC|num|Selector625~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N9
dffeas \DC|num|dataReg[144] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector625~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [144]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[144] .is_wysiwyg = "true";
defparam \DC|num|dataReg[144] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \DC|num|Selector622~0 (
// Equation(s):
// \DC|num|Selector622~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [144]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [144]),
	.cin(gnd),
	.combout(\DC|num|Selector622~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector622~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector622~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \DC|num|dataReg[147] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector622~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [147]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[147] .is_wysiwyg = "true";
defparam \DC|num|dataReg[147] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \DC|num|Selector619~0 (
// Equation(s):
// \DC|num|Selector619~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [147]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [150]))

	.dataa(\DC|numDataReg [150]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [147]),
	.cin(gnd),
	.combout(\DC|num|Selector619~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector619~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector619~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N11
dffeas \DC|num|dataReg[150] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector619~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [150]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[150] .is_wysiwyg = "true";
defparam \DC|num|dataReg[150] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \DC|num|Selector616~0 (
// Equation(s):
// \DC|num|Selector616~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [150]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [153]))

	.dataa(\DC|numDataReg [153]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [150]),
	.cin(gnd),
	.combout(\DC|num|Selector616~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector616~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector616~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N9
dffeas \DC|num|dataReg[153] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector616~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [153]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[153] .is_wysiwyg = "true";
defparam \DC|num|dataReg[153] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \DC|WideOr96~0 (
// Equation(s):
// \DC|WideOr96~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] & (!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [3] & ((\DC|numReg [1]))))) # (!\DC|numReg [2] & (\DC|numReg [0] $ (((!\DC|numReg [3] & \DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr96~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr96~0 .lut_mask = 16'h4B64;
defparam \DC|WideOr96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \DC|numDataReg[156] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr96~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [156]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[156] .is_wysiwyg = "true";
defparam \DC|numDataReg[156] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \DC|num|Selector613~0 (
// Equation(s):
// \DC|num|Selector613~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [153])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [156])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [153]),
	.datad(\DC|numDataReg [156]),
	.cin(gnd),
	.combout(\DC|num|Selector613~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector613~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector613~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \DC|num|dataReg[156] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector613~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [156]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[156] .is_wysiwyg = "true";
defparam \DC|num|dataReg[156] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \DC|WideOr95~0 (
// Equation(s):
// \DC|WideOr95~0_combout  = (\DC|numReg [1] & (\DC|numReg [3] $ (((\DC|numReg [2]) # (!\DC|numReg [0]))))) # (!\DC|numReg [1] & ((\DC|numReg [3] & (\DC|numReg [2])) # (!\DC|numReg [3] & ((\DC|numReg [0])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr95~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr95~0 .lut_mask = 16'h4BAC;
defparam \DC|WideOr95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N19
dffeas \DC|numDataReg[159] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [159]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[159] .is_wysiwyg = "true";
defparam \DC|numDataReg[159] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \DC|num|Selector610~0 (
// Equation(s):
// \DC|num|Selector610~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [156])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [159])))

	.dataa(\DC|num|dataReg [156]),
	.datab(\DC|numDataReg [159]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector610~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector610~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector610~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N13
dffeas \DC|num|dataReg[159] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector610~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [159]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[159] .is_wysiwyg = "true";
defparam \DC|num|dataReg[159] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \DC|num|Selector607~0 (
// Equation(s):
// \DC|num|Selector607~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [159]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [162]))

	.dataa(gnd),
	.datab(\DC|numDataReg [162]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [159]),
	.cin(gnd),
	.combout(\DC|num|Selector607~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector607~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector607~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N3
dffeas \DC|num|dataReg[162] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector607~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [162]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[162] .is_wysiwyg = "true";
defparam \DC|num|dataReg[162] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \DC|num|Selector604~0 (
// Equation(s):
// \DC|num|Selector604~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [162]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [165]))

	.dataa(gnd),
	.datab(\DC|numDataReg [165]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [162]),
	.cin(gnd),
	.combout(\DC|num|Selector604~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector604~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector604~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \DC|num|dataReg[165] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector604~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [165]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[165] .is_wysiwyg = "true";
defparam \DC|num|dataReg[165] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \DC|num|Selector601~0 (
// Equation(s):
// \DC|num|Selector601~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [165]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [168]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [168]),
	.datad(\DC|num|dataReg [165]),
	.cin(gnd),
	.combout(\DC|num|Selector601~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector601~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector601~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \DC|num|dataReg[168] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector601~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [168]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[168] .is_wysiwyg = "true";
defparam \DC|num|dataReg[168] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \DC|num|Selector598~0 (
// Equation(s):
// \DC|num|Selector598~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [168])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [168])))

	.dataa(\DC|num|dataReg [168]),
	.datab(\DC|numDataReg [168]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector598~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector598~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector598~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \DC|num|dataReg[171] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector598~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [171]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[171] .is_wysiwyg = "true";
defparam \DC|num|dataReg[171] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \DC|num|Selector595~0 (
// Equation(s):
// \DC|num|Selector595~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [171]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [174]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [174]),
	.datad(\DC|num|dataReg [171]),
	.cin(gnd),
	.combout(\DC|num|Selector595~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector595~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector595~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N27
dffeas \DC|num|dataReg[174] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector595~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [174]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[174] .is_wysiwyg = "true";
defparam \DC|num|dataReg[174] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \DC|num|Selector592~0 (
// Equation(s):
// \DC|num|Selector592~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [174])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [177])))

	.dataa(\DC|num|dataReg [174]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [177]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector592~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector592~0 .lut_mask = 16'hB8B8;
defparam \DC|num|Selector592~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \DC|num|dataReg[177] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector592~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [177]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[177] .is_wysiwyg = "true";
defparam \DC|num|dataReg[177] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \DC|WideOr89~0 (
// Equation(s):
// \DC|WideOr89~0_combout  = (\DC|numReg [1] & (\DC|numReg [2] $ ((\DC|numReg [3])))) # (!\DC|numReg [1] & (\DC|numReg [2] & ((!\DC|numReg [0]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr89~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr89~0 .lut_mask = 16'h660A;
defparam \DC|WideOr89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N9
dffeas \DC|numDataReg[180] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [180]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[180] .is_wysiwyg = "true";
defparam \DC|numDataReg[180] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \DC|num|Selector589~0 (
// Equation(s):
// \DC|num|Selector589~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [177])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [180])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [177]),
	.datac(\DC|numDataReg [180]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector589~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector589~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector589~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N29
dffeas \DC|num|dataReg[180] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector589~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [180]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[180] .is_wysiwyg = "true";
defparam \DC|num|dataReg[180] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \DC|num|Selector586~0 (
// Equation(s):
// \DC|num|Selector586~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [180]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [183]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [183]),
	.datad(\DC|num|dataReg [180]),
	.cin(gnd),
	.combout(\DC|num|Selector586~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector586~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector586~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N19
dffeas \DC|num|dataReg[183] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector586~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [183]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[183] .is_wysiwyg = "true";
defparam \DC|num|dataReg[183] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \DC|num|Selector583~0 (
// Equation(s):
// \DC|num|Selector583~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [183]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [183]),
	.cin(gnd),
	.combout(\DC|num|Selector583~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector583~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector583~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N9
dffeas \DC|num|dataReg[186] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector583~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [186]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[186] .is_wysiwyg = "true";
defparam \DC|num|dataReg[186] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \DC|num|Selector580~0 (
// Equation(s):
// \DC|num|Selector580~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [186])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [186]),
	.datac(\DC|numDataReg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector580~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector580~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector580~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N7
dffeas \DC|num|dataReg[189] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector580~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [189]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[189] .is_wysiwyg = "true";
defparam \DC|num|dataReg[189] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \DC|num|Selector577~0 (
// Equation(s):
// \DC|num|Selector577~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [189]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [189]),
	.cin(gnd),
	.combout(\DC|num|Selector577~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector577~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector577~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N21
dffeas \DC|num|dataReg[192] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector577~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [192]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[192] .is_wysiwyg = "true";
defparam \DC|num|dataReg[192] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneive_lcell_comb \DC|num|Selector574~0 (
// Equation(s):
// \DC|num|Selector574~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [192]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [192]),
	.cin(gnd),
	.combout(\DC|num|Selector574~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector574~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector574~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N27
dffeas \DC|num|dataReg[195] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector574~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [195]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[195] .is_wysiwyg = "true";
defparam \DC|num|dataReg[195] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \DC|WideOr87~0 (
// Equation(s):
// \DC|WideOr87~0_combout  = (\DC|numReg [2] & (\DC|numReg [3] $ (((\DC|numReg [1]) # (!\DC|numReg [0]))))) # (!\DC|numReg [2] & (((\DC|numReg [3]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr87~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr87~0 .lut_mask = 16'h5FD2;
defparam \DC|WideOr87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N13
dffeas \DC|numDataReg[198] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [198]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[198] .is_wysiwyg = "true";
defparam \DC|numDataReg[198] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \DC|num|Selector571~0 (
// Equation(s):
// \DC|num|Selector571~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [195])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [198])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|num|dataReg [195]),
	.datad(\DC|numDataReg [198]),
	.cin(gnd),
	.combout(\DC|num|Selector571~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector571~0 .lut_mask = 16'hF5A0;
defparam \DC|num|Selector571~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N25
dffeas \DC|num|dataReg[198] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector571~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [198]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[198] .is_wysiwyg = "true";
defparam \DC|num|dataReg[198] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \DC|num|Selector568~0 (
// Equation(s):
// \DC|num|Selector568~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [198]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [201]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [201]),
	.datac(gnd),
	.datad(\DC|num|dataReg [198]),
	.cin(gnd),
	.combout(\DC|num|Selector568~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector568~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector568~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N31
dffeas \DC|num|dataReg[201] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector568~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [201]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[201] .is_wysiwyg = "true";
defparam \DC|num|dataReg[201] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \DC|WideOr85~0 (
// Equation(s):
// \DC|WideOr85~0_combout  = (\DC|numReg [2] & (!\DC|numReg [3] & ((\DC|numReg [0]) # (\DC|numReg [1])))) # (!\DC|numReg [2] & ((\DC|numReg [0] & ((\DC|numReg [3]) # (!\DC|numReg [1]))) # (!\DC|numReg [0] & ((\DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr85~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr85~0 .lut_mask = 16'h5B4C;
defparam \DC|WideOr85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N17
dffeas \DC|numDataReg[204] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [204]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[204] .is_wysiwyg = "true";
defparam \DC|numDataReg[204] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \DC|num|Selector565~0 (
// Equation(s):
// \DC|num|Selector565~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [201])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [204])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|num|dataReg [201]),
	.datad(\DC|numDataReg [204]),
	.cin(gnd),
	.combout(\DC|num|Selector565~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector565~0 .lut_mask = 16'hF5A0;
defparam \DC|num|Selector565~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N5
dffeas \DC|num|dataReg[204] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector565~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [204]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[204] .is_wysiwyg = "true";
defparam \DC|num|dataReg[204] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \DC|WideOr84~0 (
// Equation(s):
// \DC|WideOr84~0_combout  = (\DC|numReg [1] & (((!\DC|numReg [3])) # (!\DC|numReg [2]))) # (!\DC|numReg [1] & ((\DC|numReg [0] $ (\DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr84~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr84~0 .lut_mask = 16'h5F3C;
defparam \DC|WideOr84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N15
dffeas \DC|numDataReg[207] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [207]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[207] .is_wysiwyg = "true";
defparam \DC|numDataReg[207] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \DC|num|Selector562~0 (
// Equation(s):
// \DC|num|Selector562~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [204])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [207])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [204]),
	.datac(\DC|numDataReg [207]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector562~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector562~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector562~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N11
dffeas \DC|num|dataReg[207] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector562~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [207]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[207] .is_wysiwyg = "true";
defparam \DC|num|dataReg[207] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \DC|num|Selector559~0 (
// Equation(s):
// \DC|num|Selector559~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [207]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [207]),
	.cin(gnd),
	.combout(\DC|num|Selector559~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector559~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector559~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N1
dffeas \DC|num|dataReg[210] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector559~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [210]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[210] .is_wysiwyg = "true";
defparam \DC|num|dataReg[210] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \DC|WideOr83~0 (
// Equation(s):
// \DC|WideOr83~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [3] & !\DC|numReg [0])) # (!\DC|numReg [1]))) # (!\DC|numReg [2] & ((\DC|numReg [3] & ((!\DC|numReg [1]) # (!\DC|numReg [0]))) # (!\DC|numReg [3] & ((\DC|numReg [0]) # (\DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr83~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr83~0 .lut_mask = 16'h17FE;
defparam \DC|WideOr83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \DC|numDataReg[213] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [213]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[213] .is_wysiwyg = "true";
defparam \DC|numDataReg[213] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \DC|num|Selector556~0 (
// Equation(s):
// \DC|num|Selector556~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [210])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [213])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [210]),
	.datac(\DC|numDataReg [213]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector556~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector556~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector556~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \DC|num|dataReg[213] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector556~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [213]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[213] .is_wysiwyg = "true";
defparam \DC|num|dataReg[213] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \DC|num|Selector553~0 (
// Equation(s):
// \DC|num|Selector553~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [213]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [216]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [216]),
	.datac(gnd),
	.datad(\DC|num|dataReg [213]),
	.cin(gnd),
	.combout(\DC|num|Selector553~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector553~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector553~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \DC|num|dataReg[216] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector553~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [216]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[216] .is_wysiwyg = "true";
defparam \DC|num|dataReg[216] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \DC|num|Selector550~0 (
// Equation(s):
// \DC|num|Selector550~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [216])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [57])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [216]),
	.datac(gnd),
	.datad(\DC|numDataReg [57]),
	.cin(gnd),
	.combout(\DC|num|Selector550~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector550~0 .lut_mask = 16'hDD88;
defparam \DC|num|Selector550~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \DC|num|dataReg[219] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector550~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [219]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[219] .is_wysiwyg = "true";
defparam \DC|num|dataReg[219] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \DC|num|Selector547~0 (
// Equation(s):
// \DC|num|Selector547~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [219]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [222]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [222]),
	.datad(\DC|num|dataReg [219]),
	.cin(gnd),
	.combout(\DC|num|Selector547~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector547~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector547~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N15
dffeas \DC|num|dataReg[222] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector547~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [222]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[222] .is_wysiwyg = "true";
defparam \DC|num|dataReg[222] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \DC|num|Selector544~0 (
// Equation(s):
// \DC|num|Selector544~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [222]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [177]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [177]),
	.datad(\DC|num|dataReg [222]),
	.cin(gnd),
	.combout(\DC|num|Selector544~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector544~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector544~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N7
dffeas \DC|num|dataReg[225] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector544~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [225]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[225] .is_wysiwyg = "true";
defparam \DC|num|dataReg[225] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \DC|WideOr80~0 (
// Equation(s):
// \DC|WideOr80~0_combout  = (\DC|numReg [2] & ((\DC|numReg [1] & (!\DC|numReg [3])) # (!\DC|numReg [1] & ((!\DC|numReg [0]))))) # (!\DC|numReg [2] & ((\DC|numReg [0] & (\DC|numReg [3] & !\DC|numReg [1])) # (!\DC|numReg [0] & ((\DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr80~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr80~0 .lut_mask = 16'h274A;
defparam \DC|WideOr80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \DC|numDataReg[228] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [228]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[228] .is_wysiwyg = "true";
defparam \DC|numDataReg[228] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \DC|num|Selector541~0 (
// Equation(s):
// \DC|num|Selector541~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [225])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [228])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|num|dataReg [225]),
	.datad(\DC|numDataReg [228]),
	.cin(gnd),
	.combout(\DC|num|Selector541~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector541~0 .lut_mask = 16'hF5A0;
defparam \DC|num|Selector541~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \DC|num|dataReg[228] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector541~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [228]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[228] .is_wysiwyg = "true";
defparam \DC|num|dataReg[228] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \DC|num|Selector538~0 (
// Equation(s):
// \DC|num|Selector538~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [228])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [231])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [228]),
	.datac(\DC|numDataReg [231]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector538~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector538~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector538~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \DC|num|dataReg[231] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector538~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [231]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[231] .is_wysiwyg = "true";
defparam \DC|num|dataReg[231] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \DC|num|Selector535~0 (
// Equation(s):
// \DC|num|Selector535~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [231]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(\DC|numDataReg [234]),
	.datab(gnd),
	.datac(\DC|num|dataReg [231]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector535~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector535~0 .lut_mask = 16'hF0AA;
defparam \DC|num|Selector535~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \DC|num|dataReg[234] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector535~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [234]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[234] .is_wysiwyg = "true";
defparam \DC|num|dataReg[234] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \DC|num|Selector532~0 (
// Equation(s):
// \DC|num|Selector532~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [234]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [234]),
	.cin(gnd),
	.combout(\DC|num|Selector532~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector532~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector532~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \DC|num|dataReg[237] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector532~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [237]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[237] .is_wysiwyg = "true";
defparam \DC|num|dataReg[237] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \DC|num|Selector529~0 (
// Equation(s):
// \DC|num|Selector529~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [237]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|dataReg [237]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector529~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector529~0 .lut_mask = 16'hE4E4;
defparam \DC|num|Selector529~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \DC|num|dataReg[240] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector529~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [240]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[240] .is_wysiwyg = "true";
defparam \DC|num|dataReg[240] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \DC|num|Selector526~0 (
// Equation(s):
// \DC|num|Selector526~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [240]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [240]),
	.cin(gnd),
	.combout(\DC|num|Selector526~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector526~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector526~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N19
dffeas \DC|num|dataReg[243] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector526~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [243]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[243] .is_wysiwyg = "true";
defparam \DC|num|dataReg[243] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \DC|WideOr77~0 (
// Equation(s):
// \DC|WideOr77~0_combout  = (\DC|numReg [3] & (((\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & (((\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr77~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr77~0 .lut_mask = 16'h77C4;
defparam \DC|WideOr77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \DC|numDataReg[246] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [246]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[246] .is_wysiwyg = "true";
defparam \DC|numDataReg[246] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \DC|num|Selector523~0 (
// Equation(s):
// \DC|num|Selector523~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [243])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [246])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [243]),
	.datac(\DC|numDataReg [246]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector523~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector523~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector523~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \DC|num|dataReg[246] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector523~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [246]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[246] .is_wysiwyg = "true";
defparam \DC|num|dataReg[246] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \DC|num|Selector520~0 (
// Equation(s):
// \DC|num|Selector520~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [246]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [249]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [249]),
	.datad(\DC|num|dataReg [246]),
	.cin(gnd),
	.combout(\DC|num|Selector520~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector520~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector520~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N23
dffeas \DC|num|dataReg[249] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector520~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [249]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[249] .is_wysiwyg = "true";
defparam \DC|num|dataReg[249] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \DC|num|Selector517~0 (
// Equation(s):
// \DC|num|Selector517~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [249]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [252]))

	.dataa(\DC|numDataReg [252]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [249]),
	.cin(gnd),
	.combout(\DC|num|Selector517~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector517~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector517~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \DC|num|dataReg[252] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector517~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [252]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[252] .is_wysiwyg = "true";
defparam \DC|num|dataReg[252] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \DC|num|Selector514~0 (
// Equation(s):
// \DC|num|Selector514~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [252]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [255]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [255]),
	.datad(\DC|num|dataReg [252]),
	.cin(gnd),
	.combout(\DC|num|Selector514~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector514~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector514~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N23
dffeas \DC|num|dataReg[255] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector514~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [255]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[255] .is_wysiwyg = "true";
defparam \DC|num|dataReg[255] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \DC|num|Selector511~0 (
// Equation(s):
// \DC|num|Selector511~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [255]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [258]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [258]),
	.datad(\DC|num|dataReg [255]),
	.cin(gnd),
	.combout(\DC|num|Selector511~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector511~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector511~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \DC|num|dataReg[258] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector511~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [258]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[258] .is_wysiwyg = "true";
defparam \DC|num|dataReg[258] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \DC|num|Selector508~0 (
// Equation(s):
// \DC|num|Selector508~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [258]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [261]))

	.dataa(\DC|numDataReg [261]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [258]),
	.cin(gnd),
	.combout(\DC|num|Selector508~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector508~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector508~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N3
dffeas \DC|num|dataReg[261] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector508~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [261]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[261] .is_wysiwyg = "true";
defparam \DC|num|dataReg[261] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \DC|num|Selector505~0 (
// Equation(s):
// \DC|num|Selector505~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [261])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [264])))

	.dataa(\DC|num|dataReg [261]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|numDataReg [264]),
	.cin(gnd),
	.combout(\DC|num|Selector505~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector505~0 .lut_mask = 16'hBB88;
defparam \DC|num|Selector505~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N29
dffeas \DC|num|dataReg[264] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector505~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [264]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[264] .is_wysiwyg = "true";
defparam \DC|num|dataReg[264] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \DC|num|Selector502~0 (
// Equation(s):
// \DC|num|Selector502~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [264]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [264]))

	.dataa(\DC|numDataReg [264]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [264]),
	.cin(gnd),
	.combout(\DC|num|Selector502~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector502~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector502~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \DC|num|dataReg[267] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector502~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [267]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[267] .is_wysiwyg = "true";
defparam \DC|num|dataReg[267] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \DC|WideOr70~0 (
// Equation(s):
// \DC|WideOr70~0_combout  = (\DC|numReg [1] & ((\DC|numReg [2] & ((!\DC|numReg [3]))) # (!\DC|numReg [2] & (\DC|numReg [0])))) # (!\DC|numReg [1] & (((\DC|numReg [0]) # (\DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr70~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr70~0 .lut_mask = 16'h4EFC;
defparam \DC|WideOr70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N31
dffeas \DC|numDataReg[270] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [270]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[270] .is_wysiwyg = "true";
defparam \DC|numDataReg[270] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \DC|num|Selector499~0 (
// Equation(s):
// \DC|num|Selector499~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [267])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [270])))

	.dataa(\DC|num|dataReg [267]),
	.datab(gnd),
	.datac(\DC|numDataReg [270]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector499~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector499~0 .lut_mask = 16'hAAF0;
defparam \DC|num|Selector499~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N25
dffeas \DC|num|dataReg[270] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector499~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [270]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[270] .is_wysiwyg = "true";
defparam \DC|num|dataReg[270] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \DC|num|Selector496~0 (
// Equation(s):
// \DC|num|Selector496~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [270]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [273]))

	.dataa(\DC|numDataReg [273]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [270]),
	.cin(gnd),
	.combout(\DC|num|Selector496~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector496~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector496~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \DC|num|dataReg[273] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector496~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [273]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[273] .is_wysiwyg = "true";
defparam \DC|num|dataReg[273] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \DC|WideOr68~0 (
// Equation(s):
// \DC|WideOr68~0_combout  = (\DC|numReg [3] & ((\DC|numReg [2] & (!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [2] & (\DC|numReg [0] $ (\DC|numReg [1]))))) # (!\DC|numReg [3] & (((\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr68~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr68~0 .lut_mask = 16'h3748;
defparam \DC|WideOr68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N7
dffeas \DC|numDataReg[276] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [276]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[276] .is_wysiwyg = "true";
defparam \DC|numDataReg[276] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \DC|num|Selector493~0 (
// Equation(s):
// \DC|num|Selector493~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [273])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [276])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [273]),
	.datad(\DC|numDataReg [276]),
	.cin(gnd),
	.combout(\DC|num|Selector493~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector493~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector493~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \DC|num|dataReg[276] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector493~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [276]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[276] .is_wysiwyg = "true";
defparam \DC|num|dataReg[276] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \DC|WideOr67~0 (
// Equation(s):
// \DC|WideOr67~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] $ (\DC|numReg [1])))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # (\DC|numReg [3] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr67~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr67~0 .lut_mask = 16'h4FF4;
defparam \DC|WideOr67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N19
dffeas \DC|numDataReg[279] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [279]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[279] .is_wysiwyg = "true";
defparam \DC|numDataReg[279] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \DC|num|Selector490~0 (
// Equation(s):
// \DC|num|Selector490~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [276])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [279])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [276]),
	.datac(\DC|numDataReg [279]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector490~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector490~0 .lut_mask = 16'hCCF0;
defparam \DC|num|Selector490~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \DC|num|dataReg[279] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector490~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [279]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[279] .is_wysiwyg = "true";
defparam \DC|num|dataReg[279] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \DC|num|Selector487~0 (
// Equation(s):
// \DC|num|Selector487~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [279]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [282]))

	.dataa(\DC|numDataReg [282]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [279]),
	.cin(gnd),
	.combout(\DC|num|Selector487~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector487~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector487~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N1
dffeas \DC|num|dataReg[282] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector487~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [282]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[282] .is_wysiwyg = "true";
defparam \DC|num|dataReg[282] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \DC|num|Selector484~0 (
// Equation(s):
// \DC|num|Selector484~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [282]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [282]),
	.cin(gnd),
	.combout(\DC|num|Selector484~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector484~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector484~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N15
dffeas \DC|num|dataReg[285] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector484~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [285]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[285] .is_wysiwyg = "true";
defparam \DC|num|dataReg[285] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \DC|num|Selector481~0 (
// Equation(s):
// \DC|num|Selector481~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [285]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [285]),
	.cin(gnd),
	.combout(\DC|num|Selector481~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector481~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector481~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N29
dffeas \DC|num|dataReg[288] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector481~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [288]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[288] .is_wysiwyg = "true";
defparam \DC|num|dataReg[288] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \DC|num|Selector478~0 (
// Equation(s):
// \DC|num|Selector478~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [288]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [234]),
	.datad(\DC|num|dataReg [288]),
	.cin(gnd),
	.combout(\DC|num|Selector478~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector478~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector478~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N5
dffeas \DC|num|dataReg[291] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector478~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [291]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[291] .is_wysiwyg = "true";
defparam \DC|num|dataReg[291] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \DC|WideOr65~0 (
// Equation(s):
// \DC|WideOr65~0_combout  = (\DC|numReg [1] & ((!\DC|numReg [3]) # (!\DC|numReg [2]))) # (!\DC|numReg [1] & ((\DC|numReg [3])))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [2]),
	.datac(\DC|numReg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|WideOr65~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr65~0 .lut_mask = 16'h7A7A;
defparam \DC|WideOr65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \DC|numDataReg[294] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [294]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[294] .is_wysiwyg = "true";
defparam \DC|numDataReg[294] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \DC|num|Selector475~0 (
// Equation(s):
// \DC|num|Selector475~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [291])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [294])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [291]),
	.datad(\DC|numDataReg [294]),
	.cin(gnd),
	.combout(\DC|num|Selector475~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector475~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector475~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \DC|num|dataReg[294] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector475~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [294]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[294] .is_wysiwyg = "true";
defparam \DC|num|dataReg[294] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \DC|num|Selector472~0 (
// Equation(s):
// \DC|num|Selector472~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [294]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [249]))

	.dataa(\DC|numDataReg [249]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [294]),
	.cin(gnd),
	.combout(\DC|num|Selector472~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector472~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector472~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N7
dffeas \DC|num|dataReg[297] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector472~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [297]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[297] .is_wysiwyg = "true";
defparam \DC|num|dataReg[297] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \DC|num|Selector469~0 (
// Equation(s):
// \DC|num|Selector469~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [297])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [252])))

	.dataa(\DC|num|dataReg [297]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|numDataReg [252]),
	.cin(gnd),
	.combout(\DC|num|Selector469~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector469~0 .lut_mask = 16'hBB88;
defparam \DC|num|Selector469~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \DC|num|dataReg[300] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector469~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [300]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[300] .is_wysiwyg = "true";
defparam \DC|num|dataReg[300] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \DC|num|Selector466~0 (
// Equation(s):
// \DC|num|Selector466~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [300]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [303]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [303]),
	.datad(\DC|num|dataReg [300]),
	.cin(gnd),
	.combout(\DC|num|Selector466~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector466~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector466~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \DC|num|dataReg[303] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector466~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [303]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[303] .is_wysiwyg = "true";
defparam \DC|num|dataReg[303] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \DC|num|Selector463~0 (
// Equation(s):
// \DC|num|Selector463~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [303])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [258])))

	.dataa(\DC|num|dataReg [303]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [258]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector463~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector463~0 .lut_mask = 16'hB8B8;
defparam \DC|num|Selector463~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \DC|num|dataReg[306] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector463~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [306]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[306] .is_wysiwyg = "true";
defparam \DC|num|dataReg[306] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \DC|WideOr63~0 (
// Equation(s):
// \DC|WideOr63~0_combout  = (\DC|numReg [0] & ((\DC|numReg [1] & (!\DC|numReg [2] & !\DC|numReg [3])) # (!\DC|numReg [1] & ((!\DC|numReg [3]) # (!\DC|numReg [2]))))) # (!\DC|numReg [0] & (\DC|numReg [3] $ (((\DC|numReg [1] & \DC|numReg [2])))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [2]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr63~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr63~0 .lut_mask = 16'h176C;
defparam \DC|WideOr63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N25
dffeas \DC|numDataReg[309] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [309]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[309] .is_wysiwyg = "true";
defparam \DC|numDataReg[309] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \DC|num|Selector460~0 (
// Equation(s):
// \DC|num|Selector460~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [306])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [309])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [306]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [309]),
	.cin(gnd),
	.combout(\DC|num|Selector460~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector460~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector460~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \DC|num|dataReg[309] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector460~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [309]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[309] .is_wysiwyg = "true";
defparam \DC|num|dataReg[309] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \DC|num|Selector457~0 (
// Equation(s):
// \DC|num|Selector457~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [309])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [264])))

	.dataa(\DC|num|dataReg [309]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [264]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector457~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector457~0 .lut_mask = 16'hB8B8;
defparam \DC|num|Selector457~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \DC|num|dataReg[312] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector457~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [312]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[312] .is_wysiwyg = "true";
defparam \DC|num|dataReg[312] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \DC|num|Selector454~0 (
// Equation(s):
// \DC|num|Selector454~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [312])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [264])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [312]),
	.datac(\DC|numDataReg [264]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector454~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector454~0 .lut_mask = 16'hCCF0;
defparam \DC|num|Selector454~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \DC|num|dataReg[315] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector454~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [315]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[315] .is_wysiwyg = "true";
defparam \DC|num|dataReg[315] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \DC|num|Selector451~0 (
// Equation(s):
// \DC|num|Selector451~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [315]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [318]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [318]),
	.datad(\DC|num|dataReg [315]),
	.cin(gnd),
	.combout(\DC|num|Selector451~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector451~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector451~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \DC|num|dataReg[318] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector451~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [318]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[318] .is_wysiwyg = "true";
defparam \DC|num|dataReg[318] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \DC|num|Selector448~0 (
// Equation(s):
// \DC|num|Selector448~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [318]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [273]))

	.dataa(\DC|numDataReg [273]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [318]),
	.cin(gnd),
	.combout(\DC|num|Selector448~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector448~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector448~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N3
dffeas \DC|num|dataReg[321] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector448~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [321]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[321] .is_wysiwyg = "true";
defparam \DC|num|dataReg[321] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \DC|num|Selector445~0 (
// Equation(s):
// \DC|num|Selector445~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [321]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [324]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [324]),
	.datad(\DC|num|dataReg [321]),
	.cin(gnd),
	.combout(\DC|num|Selector445~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector445~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector445~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N9
dffeas \DC|num|dataReg[324] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector445~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [324]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[324] .is_wysiwyg = "true";
defparam \DC|num|dataReg[324] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \DC|num|Selector442~0 (
// Equation(s):
// \DC|num|Selector442~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [324]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [327]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [327]),
	.datad(\DC|num|dataReg [324]),
	.cin(gnd),
	.combout(\DC|num|Selector442~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector442~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector442~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N11
dffeas \DC|num|dataReg[327] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector442~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [327]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[327] .is_wysiwyg = "true";
defparam \DC|num|dataReg[327] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \DC|num|Selector439~0 (
// Equation(s):
// \DC|num|Selector439~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [327]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [12]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [12]),
	.datad(\DC|num|dataReg [327]),
	.cin(gnd),
	.combout(\DC|num|Selector439~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector439~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector439~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N29
dffeas \DC|num|dataReg[330] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector439~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [330]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[330] .is_wysiwyg = "true";
defparam \DC|num|dataReg[330] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \DC|num|Selector436~0 (
// Equation(s):
// \DC|num|Selector436~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [330]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [234]),
	.datac(gnd),
	.datad(\DC|num|dataReg [330]),
	.cin(gnd),
	.combout(\DC|num|Selector436~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector436~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector436~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N11
dffeas \DC|num|dataReg[333] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector436~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [333]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[333] .is_wysiwyg = "true";
defparam \DC|num|dataReg[333] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \DC|num|Selector433~0 (
// Equation(s):
// \DC|num|Selector433~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [333]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [333]),
	.cin(gnd),
	.combout(\DC|num|Selector433~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector433~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector433~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N17
dffeas \DC|num|dataReg[336] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector433~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [336]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[336] .is_wysiwyg = "true";
defparam \DC|num|dataReg[336] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \DC|num|Selector430~0 (
// Equation(s):
// \DC|num|Selector430~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [336]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [234]),
	.datac(gnd),
	.datad(\DC|num|dataReg [336]),
	.cin(gnd),
	.combout(\DC|num|Selector430~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector430~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector430~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N15
dffeas \DC|num|dataReg[339] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector430~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [339]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[339] .is_wysiwyg = "true";
defparam \DC|num|dataReg[339] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \DC|num|Selector427~0 (
// Equation(s):
// \DC|num|Selector427~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [339])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [150])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [339]),
	.datac(\DC|numDataReg [150]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector427~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector427~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector427~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N5
dffeas \DC|num|dataReg[342] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector427~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [342]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[342] .is_wysiwyg = "true";
defparam \DC|num|dataReg[342] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \DC|num|Selector424~0 (
// Equation(s):
// \DC|num|Selector424~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [342])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [231])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [342]),
	.datac(\DC|numDataReg [231]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector424~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector424~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector424~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N27
dffeas \DC|num|dataReg[345] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector424~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [345]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[345] .is_wysiwyg = "true";
defparam \DC|num|dataReg[345] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \DC|num|Selector421~0 (
// Equation(s):
// \DC|num|Selector421~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [345]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [348]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [348]),
	.datac(\DC|num|dataReg [345]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector421~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector421~0 .lut_mask = 16'hE4E4;
defparam \DC|num|Selector421~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N25
dffeas \DC|num|dataReg[348] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector421~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [348]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[348] .is_wysiwyg = "true";
defparam \DC|num|dataReg[348] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \DC|num|Selector418~0 (
// Equation(s):
// \DC|num|Selector418~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [348]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [252]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [252]),
	.datad(\DC|num|dataReg [348]),
	.cin(gnd),
	.combout(\DC|num|Selector418~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector418~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector418~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N23
dffeas \DC|num|dataReg[351] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector418~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [351]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[351] .is_wysiwyg = "true";
defparam \DC|num|dataReg[351] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \DC|num|Selector415~0 (
// Equation(s):
// \DC|num|Selector415~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [351]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [354]))

	.dataa(\DC|numDataReg [354]),
	.datab(gnd),
	.datac(\DC|num|dataReg [351]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector415~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector415~0 .lut_mask = 16'hF0AA;
defparam \DC|num|Selector415~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N21
dffeas \DC|num|dataReg[354] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector415~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [354]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[354] .is_wysiwyg = "true";
defparam \DC|num|dataReg[354] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \DC|WideOr57~0 (
// Equation(s):
// \DC|WideOr57~0_combout  = (\DC|numReg [2] & ((\DC|numReg [0] & (!\DC|numReg [1] & !\DC|numReg [3])) # (!\DC|numReg [0] & ((!\DC|numReg [3]) # (!\DC|numReg [1]))))) # (!\DC|numReg [2] & (\DC|numReg [0] $ (((\DC|numReg [3])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr57~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr57~0 .lut_mask = 16'h136E;
defparam \DC|WideOr57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N23
dffeas \DC|numDataReg[357] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [357]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[357] .is_wysiwyg = "true";
defparam \DC|numDataReg[357] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \DC|num|Selector412~0 (
// Equation(s):
// \DC|num|Selector412~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [354])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [357])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [354]),
	.datac(gnd),
	.datad(\DC|numDataReg [357]),
	.cin(gnd),
	.combout(\DC|num|Selector412~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector412~0 .lut_mask = 16'hDD88;
defparam \DC|num|Selector412~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \DC|num|dataReg[357] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector412~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [357]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[357] .is_wysiwyg = "true";
defparam \DC|num|dataReg[357] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \DC|num|Selector409~0 (
// Equation(s):
// \DC|num|Selector409~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [357]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [360]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [360]),
	.datac(gnd),
	.datad(\DC|num|dataReg [357]),
	.cin(gnd),
	.combout(\DC|num|Selector409~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector409~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector409~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N9
dffeas \DC|num|dataReg[360] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector409~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [360]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[360] .is_wysiwyg = "true";
defparam \DC|num|dataReg[360] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \DC|WideOr55~0 (
// Equation(s):
// \DC|WideOr55~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [3]) # (!\DC|numReg [1])))) # (!\DC|numReg [2] & ((\DC|numReg [1]) # ((\DC|numReg [0] & !\DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr55~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr55~0 .lut_mask = 16'h5AFE;
defparam \DC|WideOr55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N29
dffeas \DC|numDataReg[363] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [363]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[363] .is_wysiwyg = "true";
defparam \DC|numDataReg[363] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \DC|num|Selector406~0 (
// Equation(s):
// \DC|num|Selector406~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [360])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [363])))

	.dataa(\DC|num|dataReg [360]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [363]),
	.cin(gnd),
	.combout(\DC|num|Selector406~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector406~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector406~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N5
dffeas \DC|num|dataReg[363] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector406~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [363]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[363] .is_wysiwyg = "true";
defparam \DC|num|dataReg[363] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \DC|WideOr54~0 (
// Equation(s):
// \DC|WideOr54~0_combout  = (\DC|numReg [0] & ((\DC|numReg [2] $ (\DC|numReg [1])) # (!\DC|numReg [3]))) # (!\DC|numReg [0] & ((\DC|numReg [2] & (!\DC|numReg [1])) # (!\DC|numReg [2] & (\DC|numReg [1] & !\DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr54~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr54~0 .lut_mask = 16'h4ADE;
defparam \DC|WideOr54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N3
dffeas \DC|numDataReg[366] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [366]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[366] .is_wysiwyg = "true";
defparam \DC|numDataReg[366] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \DC|num|Selector403~0 (
// Equation(s):
// \DC|num|Selector403~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [363])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [366])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [363]),
	.datad(\DC|numDataReg [366]),
	.cin(gnd),
	.combout(\DC|num|Selector403~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector403~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector403~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N27
dffeas \DC|num|dataReg[366] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector403~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [366]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[366] .is_wysiwyg = "true";
defparam \DC|num|dataReg[366] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \DC|num|Selector400~0 (
// Equation(s):
// \DC|num|Selector400~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [366]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [369]))

	.dataa(\DC|numDataReg [369]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [366]),
	.cin(gnd),
	.combout(\DC|num|Selector400~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector400~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector400~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N29
dffeas \DC|num|dataReg[369] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector400~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [369]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[369] .is_wysiwyg = "true";
defparam \DC|num|dataReg[369] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \DC|num|Selector397~0 (
// Equation(s):
// \DC|num|Selector397~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [369]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [372]))

	.dataa(\DC|numDataReg [372]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [369]),
	.cin(gnd),
	.combout(\DC|num|Selector397~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector397~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector397~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \DC|num|dataReg[372] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector397~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [372]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[372] .is_wysiwyg = "true";
defparam \DC|num|dataReg[372] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \DC|num|Selector394~0 (
// Equation(s):
// \DC|num|Selector394~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [372]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [327]))

	.dataa(\DC|numDataReg [327]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [372]),
	.cin(gnd),
	.combout(\DC|num|Selector394~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector394~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector394~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N17
dffeas \DC|num|dataReg[375] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector394~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [375]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[375] .is_wysiwyg = "true";
defparam \DC|num|dataReg[375] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \DC|num|Selector391~0 (
// Equation(s):
// \DC|num|Selector391~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [375]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [12]))

	.dataa(gnd),
	.datab(\DC|numDataReg [12]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [375]),
	.cin(gnd),
	.combout(\DC|num|Selector391~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector391~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector391~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N31
dffeas \DC|num|dataReg[378] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector391~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [378]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[378] .is_wysiwyg = "true";
defparam \DC|num|dataReg[378] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \DC|num|Selector388~0 (
// Equation(s):
// \DC|num|Selector388~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [378])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [234])))

	.dataa(\DC|num|dataReg [378]),
	.datab(\DC|numDataReg [234]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector388~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector388~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector388~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N21
dffeas \DC|num|dataReg[381] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector388~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [381]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[381] .is_wysiwyg = "true";
defparam \DC|num|dataReg[381] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \DC|num|Selector385~0 (
// Equation(s):
// \DC|num|Selector385~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [381]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [381]),
	.cin(gnd),
	.combout(\DC|num|Selector385~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector385~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector385~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N11
dffeas \DC|num|dataReg[384] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector385~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [384]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[384] .is_wysiwyg = "true";
defparam \DC|num|dataReg[384] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \DC|num|Selector382~0 (
// Equation(s):
// \DC|num|Selector382~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [384]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(gnd),
	.datab(\DC|numDataReg [234]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [384]),
	.cin(gnd),
	.combout(\DC|num|Selector382~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector382~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector382~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N9
dffeas \DC|num|dataReg[387] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector382~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [387]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[387] .is_wysiwyg = "true";
defparam \DC|num|dataReg[387] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \DC|num|Selector379~0 (
// Equation(s):
// \DC|num|Selector379~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [387]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [390]))

	.dataa(\DC|numDataReg [390]),
	.datab(\DC|num|dataReg [387]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector379~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector379~0 .lut_mask = 16'hCACA;
defparam \DC|num|Selector379~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N23
dffeas \DC|num|dataReg[390] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector379~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [390]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[390] .is_wysiwyg = "true";
defparam \DC|num|dataReg[390] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \DC|num|Selector376~0 (
// Equation(s):
// \DC|num|Selector376~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [390]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [393]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [393]),
	.datac(\DC|num|dataReg [390]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector376~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector376~0 .lut_mask = 16'hE4E4;
defparam \DC|num|Selector376~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \DC|num|dataReg[393] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector376~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [393]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[393] .is_wysiwyg = "true";
defparam \DC|num|dataReg[393] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \DC|num|Selector373~0 (
// Equation(s):
// \DC|num|Selector373~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [393]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [396]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [396]),
	.datac(\DC|num|dataReg [393]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector373~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector373~0 .lut_mask = 16'hE4E4;
defparam \DC|num|Selector373~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \DC|num|dataReg[396] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector373~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [396]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[396] .is_wysiwyg = "true";
defparam \DC|num|dataReg[396] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \DC|WideOr49~0 (
// Equation(s):
// \DC|WideOr49~0_combout  = (\DC|numReg [3] & (\DC|numReg [2] $ (((\DC|numReg [1]))))) # (!\DC|numReg [3] & (\DC|numReg [2] & (\DC|numReg [0] & \DC|numReg [1])))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr49~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr49~0 .lut_mask = 16'h58A0;
defparam \DC|WideOr49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N15
dffeas \DC|numDataReg[399] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [399]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[399] .is_wysiwyg = "true";
defparam \DC|numDataReg[399] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \DC|num|Selector370~0 (
// Equation(s):
// \DC|num|Selector370~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [396])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [399])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|num|dataReg [396]),
	.datad(\DC|numDataReg [399]),
	.cin(gnd),
	.combout(\DC|num|Selector370~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector370~0 .lut_mask = 16'hF5A0;
defparam \DC|num|Selector370~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \DC|num|dataReg[399] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector370~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [399]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[399] .is_wysiwyg = "true";
defparam \DC|num|dataReg[399] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \DC|WideOr48~0 (
// Equation(s):
// \DC|WideOr48~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [1])))) # (!\DC|numReg [2] & (\DC|numReg [3] & ((\DC|numReg [0]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr48~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr48~0 .lut_mask = 16'h0FC8;
defparam \DC|WideOr48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \DC|numDataReg[402] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [402]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[402] .is_wysiwyg = "true";
defparam \DC|numDataReg[402] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \DC|num|Selector367~0 (
// Equation(s):
// \DC|num|Selector367~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [399])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [402])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|num|dataReg [399]),
	.datad(\DC|numDataReg [402]),
	.cin(gnd),
	.combout(\DC|num|Selector367~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector367~0 .lut_mask = 16'hF5A0;
defparam \DC|num|Selector367~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \DC|num|dataReg[402] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector367~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [402]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[402] .is_wysiwyg = "true";
defparam \DC|num|dataReg[402] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \DC|num|Selector364~0 (
// Equation(s):
// \DC|num|Selector364~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [402]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [405]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [405]),
	.datac(gnd),
	.datad(\DC|num|dataReg [402]),
	.cin(gnd),
	.combout(\DC|num|Selector364~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector364~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector364~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \DC|num|dataReg[405] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector364~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [405]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[405] .is_wysiwyg = "true";
defparam \DC|num|dataReg[405] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \DC|WideOr46~0 (
// Equation(s):
// \DC|WideOr46~0_combout  = (\DC|numReg [0] & ((\DC|numReg [3] & ((!\DC|numReg [2]))) # (!\DC|numReg [3] & ((\DC|numReg [1]) # (\DC|numReg [2]))))) # (!\DC|numReg [0] & ((\DC|numReg [1] $ (\DC|numReg [2]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr46~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr46~0 .lut_mask = 16'h27F8;
defparam \DC|WideOr46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \DC|numDataReg[408] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [408]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[408] .is_wysiwyg = "true";
defparam \DC|numDataReg[408] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \DC|num|Selector361~0 (
// Equation(s):
// \DC|num|Selector361~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [405])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [408])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [405]),
	.datac(gnd),
	.datad(\DC|numDataReg [408]),
	.cin(gnd),
	.combout(\DC|num|Selector361~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector361~0 .lut_mask = 16'hDD88;
defparam \DC|num|Selector361~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \DC|num|dataReg[408] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector361~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [408]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[408] .is_wysiwyg = "true";
defparam \DC|num|dataReg[408] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \DC|num|Selector358~0 (
// Equation(s):
// \DC|num|Selector358~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [408])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [408])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|num|dataReg [408]),
	.datad(\DC|numDataReg [408]),
	.cin(gnd),
	.combout(\DC|num|Selector358~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector358~0 .lut_mask = 16'hF5A0;
defparam \DC|num|Selector358~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \DC|num|dataReg[411] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector358~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [411]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[411] .is_wysiwyg = "true";
defparam \DC|num|dataReg[411] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \DC|num|Selector355~0 (
// Equation(s):
// \DC|num|Selector355~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [411]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [414]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [414]),
	.datac(gnd),
	.datad(\DC|num|dataReg [411]),
	.cin(gnd),
	.combout(\DC|num|Selector355~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector355~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector355~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \DC|num|dataReg[414] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector355~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [414]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[414] .is_wysiwyg = "true";
defparam \DC|num|dataReg[414] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \DC|WideOr44~0 (
// Equation(s):
// \DC|WideOr44~0_combout  = (\DC|numReg [1] & (((\DC|numReg [0] & !\DC|numReg [3])) # (!\DC|numReg [2]))) # (!\DC|numReg [1] & (!\DC|numReg [0] & (\DC|numReg [3])))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr44~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr44~0 .lut_mask = 16'h24F4;
defparam \DC|WideOr44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \DC|numDataReg[417] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [417]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[417] .is_wysiwyg = "true";
defparam \DC|numDataReg[417] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \DC|num|Selector352~0 (
// Equation(s):
// \DC|num|Selector352~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [414])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [417])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [414]),
	.datac(\DC|numDataReg [417]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector352~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector352~0 .lut_mask = 16'hD8D8;
defparam \DC|num|Selector352~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \DC|num|dataReg[417] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector352~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [417]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[417] .is_wysiwyg = "true";
defparam \DC|num|dataReg[417] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \DC|WideOr43~0 (
// Equation(s):
// \DC|WideOr43~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [2]))) # (!\DC|numReg [3] & (((\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr43~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr43~0 .lut_mask = 16'h5F70;
defparam \DC|WideOr43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \DC|numDataReg[420] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [420]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[420] .is_wysiwyg = "true";
defparam \DC|numDataReg[420] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \DC|num|Selector349~0 (
// Equation(s):
// \DC|num|Selector349~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [417])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [420])))

	.dataa(\DC|num|dataReg [417]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [420]),
	.cin(gnd),
	.combout(\DC|num|Selector349~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector349~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector349~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N5
dffeas \DC|num|dataReg[420] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector349~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [420]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[420] .is_wysiwyg = "true";
defparam \DC|num|dataReg[420] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \DC|num|Selector346~0 (
// Equation(s):
// \DC|num|Selector346~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [420])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [279])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [420]),
	.datad(\DC|numDataReg [279]),
	.cin(gnd),
	.combout(\DC|num|Selector346~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector346~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector346~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N27
dffeas \DC|num|dataReg[423] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector346~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [423]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[423] .is_wysiwyg = "true";
defparam \DC|num|dataReg[423] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \DC|num|Selector343~0 (
// Equation(s):
// \DC|num|Selector343~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [423]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [423]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector343~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector343~0 .lut_mask = 16'hE2E2;
defparam \DC|num|Selector343~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N1
dffeas \DC|num|dataReg[426] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector343~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [426]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[426] .is_wysiwyg = "true";
defparam \DC|num|dataReg[426] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \DC|num|Selector340~0 (
// Equation(s):
// \DC|num|Selector340~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [426]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(gnd),
	.datab(\DC|numDataReg [234]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [426]),
	.cin(gnd),
	.combout(\DC|num|Selector340~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector340~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector340~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N7
dffeas \DC|num|dataReg[429] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector340~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [429]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[429] .is_wysiwyg = "true";
defparam \DC|num|dataReg[429] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \DC|num|Selector337~0 (
// Equation(s):
// \DC|num|Selector337~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [429]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [429]),
	.cin(gnd),
	.combout(\DC|num|Selector337~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector337~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector337~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N13
dffeas \DC|num|dataReg[432] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector337~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [432]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[432] .is_wysiwyg = "true";
defparam \DC|num|dataReg[432] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \DC|num|Selector334~0 (
// Equation(s):
// \DC|num|Selector334~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [432]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(gnd),
	.datab(\DC|numDataReg [234]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [432]),
	.cin(gnd),
	.combout(\DC|num|Selector334~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector334~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector334~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N3
dffeas \DC|num|dataReg[435] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector334~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [435]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[435] .is_wysiwyg = "true";
defparam \DC|num|dataReg[435] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \DC|num|Selector331~0 (
// Equation(s):
// \DC|num|Selector331~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [435]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [390]))

	.dataa(\DC|numDataReg [390]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [435]),
	.cin(gnd),
	.combout(\DC|num|Selector331~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector331~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector331~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N25
dffeas \DC|num|dataReg[438] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector331~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [438]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[438] .is_wysiwyg = "true";
defparam \DC|num|dataReg[438] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \DC|num|Selector328~0 (
// Equation(s):
// \DC|num|Selector328~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [438]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [162]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [162]),
	.datac(gnd),
	.datad(\DC|num|dataReg [438]),
	.cin(gnd),
	.combout(\DC|num|Selector328~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector328~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \DC|num|dataReg[441] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector328~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [441]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[441] .is_wysiwyg = "true";
defparam \DC|num|dataReg[441] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \DC|num|Selector325~0 (
// Equation(s):
// \DC|num|Selector325~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [441]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [444]))

	.dataa(\DC|numDataReg [444]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [441]),
	.cin(gnd),
	.combout(\DC|num|Selector325~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector325~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector325~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \DC|num|dataReg[444] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector325~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [444]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[444] .is_wysiwyg = "true";
defparam \DC|num|dataReg[444] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \DC|WideOr41~0 (
// Equation(s):
// \DC|WideOr41~0_combout  = (\DC|numReg [1] & ((\DC|numReg [3] & ((!\DC|numReg [2]))) # (!\DC|numReg [3] & (!\DC|numReg [0] & \DC|numReg [2])))) # (!\DC|numReg [1] & ((\DC|numReg [2] & ((\DC|numReg [3]))) # (!\DC|numReg [2] & (\DC|numReg [0]))))

	.dataa(\DC|numReg [0]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr41~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr41~0 .lut_mask = 16'h1CCA;
defparam \DC|WideOr41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \DC|numDataReg[447] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [447]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[447] .is_wysiwyg = "true";
defparam \DC|numDataReg[447] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \DC|num|Selector322~0 (
// Equation(s):
// \DC|num|Selector322~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [444])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [447])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [444]),
	.datad(\DC|numDataReg [447]),
	.cin(gnd),
	.combout(\DC|num|Selector322~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector322~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector322~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \DC|num|dataReg[447] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector322~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [447]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[447] .is_wysiwyg = "true";
defparam \DC|num|dataReg[447] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \DC|num|Selector319~0 (
// Equation(s):
// \DC|num|Selector319~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [447]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [120]))

	.dataa(\DC|numDataReg [120]),
	.datab(gnd),
	.datac(\DC|num|dataReg [447]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector319~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector319~0 .lut_mask = 16'hF0AA;
defparam \DC|num|Selector319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \DC|num|dataReg[450] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector319~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [450]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[450] .is_wysiwyg = "true";
defparam \DC|num|dataReg[450] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \DC|num|Selector316~0 (
// Equation(s):
// \DC|num|Selector316~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [450])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [453])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [450]),
	.datad(\DC|numDataReg [453]),
	.cin(gnd),
	.combout(\DC|num|Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector316~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N31
dffeas \DC|num|dataReg[453] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector316~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [453]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[453] .is_wysiwyg = "true";
defparam \DC|num|dataReg[453] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \DC|num|Selector313~0 (
// Equation(s):
// \DC|num|Selector313~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [453])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [456])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [453]),
	.datad(\DC|numDataReg [456]),
	.cin(gnd),
	.combout(\DC|num|Selector313~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector313~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N21
dffeas \DC|num|dataReg[456] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector313~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [456]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[456] .is_wysiwyg = "true";
defparam \DC|num|dataReg[456] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \DC|num|Selector310~0 (
// Equation(s):
// \DC|num|Selector310~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [456]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [459]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [459]),
	.datad(\DC|num|dataReg [456]),
	.cin(gnd),
	.combout(\DC|num|Selector310~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector310~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N19
dffeas \DC|num|dataReg[459] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector310~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [459]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[459] .is_wysiwyg = "true";
defparam \DC|num|dataReg[459] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \DC|num|Selector307~0 (
// Equation(s):
// \DC|num|Selector307~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [459]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [462]))

	.dataa(\DC|numDataReg [462]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [459]),
	.cin(gnd),
	.combout(\DC|num|Selector307~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector307~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N15
dffeas \DC|num|dataReg[462] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector307~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [462]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[462] .is_wysiwyg = "true";
defparam \DC|num|dataReg[462] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \DC|WideOr36~0 (
// Equation(s):
// \DC|WideOr36~0_combout  = (\DC|numReg [2] & ((\DC|numReg [3] & (!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [3] & (\DC|numReg [0] & \DC|numReg [1])))) # (!\DC|numReg [2] & (((\DC|numReg [0]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [2]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr36~0 .lut_mask = 16'h7338;
defparam \DC|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \DC|numDataReg[465] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [465]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[465] .is_wysiwyg = "true";
defparam \DC|numDataReg[465] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \DC|num|Selector304~0 (
// Equation(s):
// \DC|num|Selector304~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [462])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [465])))

	.dataa(\DC|num|dataReg [462]),
	.datab(\DC|numDataReg [465]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector304~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector304~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector304~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N31
dffeas \DC|num|dataReg[465] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector304~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [465]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[465] .is_wysiwyg = "true";
defparam \DC|num|dataReg[465] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \DC|WideOr35~0 (
// Equation(s):
// \DC|WideOr35~0_combout  = (\DC|numReg [1] & (((!\DC|numReg [3])) # (!\DC|numReg [2]))) # (!\DC|numReg [1] & (((!\DC|numReg [0] & \DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr35~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr35~0 .lut_mask = 16'h53F0;
defparam \DC|WideOr35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N1
dffeas \DC|numDataReg[468] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [468]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[468] .is_wysiwyg = "true";
defparam \DC|numDataReg[468] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \DC|num|Selector301~0 (
// Equation(s):
// \DC|num|Selector301~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [465])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [468])))

	.dataa(\DC|num|dataReg [465]),
	.datab(\DC|numDataReg [468]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector301~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector301~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N29
dffeas \DC|num|dataReg[468] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector301~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [468]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[468] .is_wysiwyg = "true";
defparam \DC|num|dataReg[468] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \DC|num|Selector298~0 (
// Equation(s):
// \DC|num|Selector298~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [468]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [231]))

	.dataa(\DC|numDataReg [231]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [468]),
	.cin(gnd),
	.combout(\DC|num|Selector298~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector298~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N19
dffeas \DC|num|dataReg[471] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector298~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [471]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[471] .is_wysiwyg = "true";
defparam \DC|num|dataReg[471] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \DC|num|Selector295~0 (
// Equation(s):
// \DC|num|Selector295~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [471]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [471]),
	.cin(gnd),
	.combout(\DC|num|Selector295~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector295~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N17
dffeas \DC|num|dataReg[474] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector295~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [474]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[474] .is_wysiwyg = "true";
defparam \DC|num|dataReg[474] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \DC|num|Selector292~0 (
// Equation(s):
// \DC|num|Selector292~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [474]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [234]),
	.datad(\DC|num|dataReg [474]),
	.cin(gnd),
	.combout(\DC|num|Selector292~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector292~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N23
dffeas \DC|num|dataReg[477] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector292~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [477]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[477] .is_wysiwyg = "true";
defparam \DC|num|dataReg[477] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \DC|num|Selector289~0 (
// Equation(s):
// \DC|num|Selector289~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [477])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(\DC|num|dataReg [477]),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector289~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector289~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N13
dffeas \DC|num|dataReg[480] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector289~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [480]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[480] .is_wysiwyg = "true";
defparam \DC|num|dataReg[480] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \DC|num|Selector286~0 (
// Equation(s):
// \DC|num|Selector286~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [480]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [234]),
	.datad(\DC|num|dataReg [480]),
	.cin(gnd),
	.combout(\DC|num|Selector286~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector286~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N11
dffeas \DC|num|dataReg[483] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector286~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [483]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[483] .is_wysiwyg = "true";
defparam \DC|num|dataReg[483] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \DC|num|Selector283~0 (
// Equation(s):
// \DC|num|Selector283~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [483]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [390]))

	.dataa(gnd),
	.datab(\DC|numDataReg [390]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [483]),
	.cin(gnd),
	.combout(\DC|num|Selector283~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector283~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector283~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N1
dffeas \DC|num|dataReg[486] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector283~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [486]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[486] .is_wysiwyg = "true";
defparam \DC|num|dataReg[486] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \DC|num|Selector280~0 (
// Equation(s):
// \DC|num|Selector280~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [486]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [489]))

	.dataa(\DC|numDataReg [489]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [486]),
	.cin(gnd),
	.combout(\DC|num|Selector280~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector280~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N7
dffeas \DC|num|dataReg[489] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector280~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [489]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[489] .is_wysiwyg = "true";
defparam \DC|num|dataReg[489] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \DC|num|Selector277~0 (
// Equation(s):
// \DC|num|Selector277~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [489]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [492]))

	.dataa(\DC|numDataReg [492]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [489]),
	.cin(gnd),
	.combout(\DC|num|Selector277~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector277~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector277~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \DC|num|dataReg[492] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector277~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [492]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[492] .is_wysiwyg = "true";
defparam \DC|num|dataReg[492] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \DC|num|Selector274~0 (
// Equation(s):
// \DC|num|Selector274~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [492]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [63]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [63]),
	.datad(\DC|num|dataReg [492]),
	.cin(gnd),
	.combout(\DC|num|Selector274~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector274~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector274~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N5
dffeas \DC|num|dataReg[495] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector274~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [495]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[495] .is_wysiwyg = "true";
defparam \DC|num|dataReg[495] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \DC|num|Selector271~0 (
// Equation(s):
// \DC|num|Selector271~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [495])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [456])))

	.dataa(\DC|num|dataReg [495]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|numDataReg [456]),
	.cin(gnd),
	.combout(\DC|num|Selector271~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector271~0 .lut_mask = 16'hBB88;
defparam \DC|num|Selector271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N25
dffeas \DC|num|dataReg[498] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector271~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [498]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[498] .is_wysiwyg = "true";
defparam \DC|num|dataReg[498] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \DC|num|Selector268~0 (
// Equation(s):
// \DC|num|Selector268~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [498]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [453]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [453]),
	.datac(gnd),
	.datad(\DC|num|dataReg [498]),
	.cin(gnd),
	.combout(\DC|num|Selector268~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector268~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \DC|num|dataReg[501] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector268~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [501]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[501] .is_wysiwyg = "true";
defparam \DC|num|dataReg[501] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \DC|num|Selector265~0 (
// Equation(s):
// \DC|num|Selector265~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [501])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [504])))

	.dataa(\DC|num|dataReg [501]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [504]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector265~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector265~0 .lut_mask = 16'hB8B8;
defparam \DC|num|Selector265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N5
dffeas \DC|num|dataReg[504] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector265~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [504]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[504] .is_wysiwyg = "true";
defparam \DC|num|dataReg[504] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \DC|num|Selector262~0 (
// Equation(s):
// \DC|num|Selector262~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [504])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [507])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [504]),
	.datad(\DC|numDataReg [507]),
	.cin(gnd),
	.combout(\DC|num|Selector262~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector262~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N11
dffeas \DC|num|dataReg[507] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector262~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [507]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[507] .is_wysiwyg = "true";
defparam \DC|num|dataReg[507] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \DC|num|Selector259~0 (
// Equation(s):
// \DC|num|Selector259~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [507])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [462])))

	.dataa(\DC|num|dataReg [507]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [462]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector259~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector259~0 .lut_mask = 16'hB8B8;
defparam \DC|num|Selector259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N9
dffeas \DC|num|dataReg[510] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector259~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [510]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[510] .is_wysiwyg = "true";
defparam \DC|num|dataReg[510] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \DC|num|Selector256~0 (
// Equation(s):
// \DC|num|Selector256~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [510]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [273]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [273]),
	.datad(\DC|num|dataReg [510]),
	.cin(gnd),
	.combout(\DC|num|Selector256~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector256~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N27
dffeas \DC|num|dataReg[513] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector256~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [513]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[513] .is_wysiwyg = "true";
defparam \DC|num|dataReg[513] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \DC|WideOr30~0 (
// Equation(s):
// \DC|WideOr30~0_combout  = (\DC|numReg [2] & ((\DC|numReg [1] & (!\DC|numReg [3])) # (!\DC|numReg [1] & ((!\DC|numReg [0]))))) # (!\DC|numReg [2] & (((\DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [2]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr30~0 .lut_mask = 16'h770C;
defparam \DC|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N9
dffeas \DC|numDataReg[516] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [516]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[516] .is_wysiwyg = "true";
defparam \DC|numDataReg[516] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \DC|num|Selector253~0 (
// Equation(s):
// \DC|num|Selector253~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [513])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [516])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [513]),
	.datad(\DC|numDataReg [516]),
	.cin(gnd),
	.combout(\DC|num|Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector253~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N17
dffeas \DC|num|dataReg[516] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector253~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [516]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[516] .is_wysiwyg = "true";
defparam \DC|num|dataReg[516] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \DC|num|Selector250~0 (
// Equation(s):
// \DC|num|Selector250~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [516]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [231]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [231]),
	.datad(\DC|num|dataReg [516]),
	.cin(gnd),
	.combout(\DC|num|Selector250~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector250~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N31
dffeas \DC|num|dataReg[519] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector250~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [519]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[519] .is_wysiwyg = "true";
defparam \DC|num|dataReg[519] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \DC|num|Selector247~0 (
// Equation(s):
// \DC|num|Selector247~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [519])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [519]),
	.datad(\DC|numDataReg [7]),
	.cin(gnd),
	.combout(\DC|num|Selector247~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector247~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N29
dffeas \DC|num|dataReg[522] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector247~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [522]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[522] .is_wysiwyg = "true";
defparam \DC|num|dataReg[522] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \DC|num|Selector244~0 (
// Equation(s):
// \DC|num|Selector244~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [522]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(gnd),
	.datab(\DC|numDataReg [234]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [522]),
	.cin(gnd),
	.combout(\DC|num|Selector244~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector244~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N3
dffeas \DC|num|dataReg[525] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector244~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [525]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[525] .is_wysiwyg = "true";
defparam \DC|num|dataReg[525] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \DC|num|Selector241~0 (
// Equation(s):
// \DC|num|Selector241~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [525]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [525]),
	.cin(gnd),
	.combout(\DC|num|Selector241~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector241~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N1
dffeas \DC|num|dataReg[528] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector241~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [528]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[528] .is_wysiwyg = "true";
defparam \DC|num|dataReg[528] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \DC|num|Selector238~0 (
// Equation(s):
// \DC|num|Selector238~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [528]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [528]),
	.cin(gnd),
	.combout(\DC|num|Selector238~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector238~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N23
dffeas \DC|num|dataReg[531] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector238~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [531]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[531] .is_wysiwyg = "true";
defparam \DC|num|dataReg[531] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \DC|num|Selector235~0 (
// Equation(s):
// \DC|num|Selector235~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [531]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [534]))

	.dataa(\DC|numDataReg [534]),
	.datab(gnd),
	.datac(\DC|num|dataReg [531]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector235~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector235~0 .lut_mask = 16'hF0AA;
defparam \DC|num|Selector235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N13
dffeas \DC|num|dataReg[534] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector235~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [534]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[534] .is_wysiwyg = "true";
defparam \DC|num|dataReg[534] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \DC|num|Selector232~0 (
// Equation(s):
// \DC|num|Selector232~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [534]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [489]))

	.dataa(\DC|numDataReg [489]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [534]),
	.cin(gnd),
	.combout(\DC|num|Selector232~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector232~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N3
dffeas \DC|num|dataReg[537] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector232~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [537]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[537] .is_wysiwyg = "true";
defparam \DC|num|dataReg[537] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \DC|num|Selector229~0 (
// Equation(s):
// \DC|num|Selector229~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [537]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [492]))

	.dataa(gnd),
	.datab(\DC|numDataReg [492]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [537]),
	.cin(gnd),
	.combout(\DC|num|Selector229~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector229~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \DC|num|dataReg[540] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector229~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [540]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[540] .is_wysiwyg = "true";
defparam \DC|num|dataReg[540] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneive_lcell_comb \DC|num|Selector226~0 (
// Equation(s):
// \DC|num|Selector226~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [540]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [543]))

	.dataa(gnd),
	.datab(\DC|numDataReg [543]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [540]),
	.cin(gnd),
	.combout(\DC|num|Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector226~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N21
dffeas \DC|num|dataReg[543] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector226~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [543]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[543] .is_wysiwyg = "true";
defparam \DC|num|dataReg[543] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneive_lcell_comb \DC|num|Selector223~0 (
// Equation(s):
// \DC|num|Selector223~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [543])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [5])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [543]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [5]),
	.cin(gnd),
	.combout(\DC|num|Selector223~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector223~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N3
dffeas \DC|num|dataReg[546] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector223~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [546]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[546] .is_wysiwyg = "true";
defparam \DC|num|dataReg[546] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \DC|num|Selector220~0 (
// Equation(s):
// \DC|num|Selector220~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [546]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [216]))

	.dataa(gnd),
	.datab(\DC|numDataReg [216]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [546]),
	.cin(gnd),
	.combout(\DC|num|Selector220~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector220~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \DC|num|dataReg[549] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector220~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [549]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[549] .is_wysiwyg = "true";
defparam \DC|num|dataReg[549] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneive_lcell_comb \DC|num|Selector217~0 (
// Equation(s):
// \DC|num|Selector217~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [549]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [12]))

	.dataa(gnd),
	.datab(\DC|numDataReg [12]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [549]),
	.cin(gnd),
	.combout(\DC|num|Selector217~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector217~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector217~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N31
dffeas \DC|num|dataReg[552] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector217~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [552]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[552] .is_wysiwyg = "true";
defparam \DC|num|dataReg[552] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \DC|num|Selector214~0 (
// Equation(s):
// \DC|num|Selector214~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [552])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [12])))

	.dataa(\DC|num|dataReg [552]),
	.datab(\DC|numDataReg [12]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector214~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector214~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N13
dffeas \DC|num|dataReg[555] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector214~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [555]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[555] .is_wysiwyg = "true";
defparam \DC|num|dataReg[555] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \DC|num|Selector211~0 (
// Equation(s):
// \DC|num|Selector211~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [555]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [558]))

	.dataa(gnd),
	.datab(\DC|numDataReg [558]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [555]),
	.cin(gnd),
	.combout(\DC|num|Selector211~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector211~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector211~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \DC|num|dataReg[558] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector211~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [558]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[558] .is_wysiwyg = "true";
defparam \DC|num|dataReg[558] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
cycloneive_lcell_comb \DC|num|Selector208~0 (
// Equation(s):
// \DC|num|Selector208~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [558]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [561]))

	.dataa(\DC|numDataReg [561]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [558]),
	.cin(gnd),
	.combout(\DC|num|Selector208~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector208~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector208~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N1
dffeas \DC|num|dataReg[561] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector208~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [561]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[561] .is_wysiwyg = "true";
defparam \DC|num|dataReg[561] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \DC|num|Selector205~0 (
// Equation(s):
// \DC|num|Selector205~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [561])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [516])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [561]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [516]),
	.cin(gnd),
	.combout(\DC|num|Selector205~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector205~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N25
dffeas \DC|num|dataReg[564] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector205~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [564]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[564] .is_wysiwyg = "true";
defparam \DC|num|dataReg[564] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \DC|num|Selector202~0 (
// Equation(s):
// \DC|num|Selector202~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [564]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [231]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|numDataReg [231]),
	.datad(\DC|num|dataReg [564]),
	.cin(gnd),
	.combout(\DC|num|Selector202~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector202~0 .lut_mask = 16'hFA50;
defparam \DC|num|Selector202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N19
dffeas \DC|num|dataReg[567] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector202~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [567]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[567] .is_wysiwyg = "true";
defparam \DC|num|dataReg[567] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \DC|num|Selector199~0 (
// Equation(s):
// \DC|num|Selector199~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [567]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [234]))

	.dataa(gnd),
	.datab(\DC|numDataReg [234]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [567]),
	.cin(gnd),
	.combout(\DC|num|Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector199~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N25
dffeas \DC|num|dataReg[570] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector199~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [570]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[570] .is_wysiwyg = "true";
defparam \DC|num|dataReg[570] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \DC|num|Selector196~0 (
// Equation(s):
// \DC|num|Selector196~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [570]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [570]),
	.cin(gnd),
	.combout(\DC|num|Selector196~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector196~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N7
dffeas \DC|num|dataReg[573] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector196~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [573]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[573] .is_wysiwyg = "true";
defparam \DC|num|dataReg[573] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \DC|num|Selector193~0 (
// Equation(s):
// \DC|num|Selector193~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [573])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(\DC|num|dataReg [573]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|numDataReg [7]),
	.cin(gnd),
	.combout(\DC|num|Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector193~0 .lut_mask = 16'hBB88;
defparam \DC|num|Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N21
dffeas \DC|num|dataReg[576] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [576]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[576] .is_wysiwyg = "true";
defparam \DC|num|dataReg[576] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \DC|num|Selector190~0 (
// Equation(s):
// \DC|num|Selector190~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [576]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [576]),
	.cin(gnd),
	.combout(\DC|num|Selector190~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector190~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N11
dffeas \DC|num|dataReg[579] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector190~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [579]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[579] .is_wysiwyg = "true";
defparam \DC|num|dataReg[579] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \DC|num|Selector187~0 (
// Equation(s):
// \DC|num|Selector187~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [579]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [534]))

	.dataa(\DC|numDataReg [534]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [579]),
	.cin(gnd),
	.combout(\DC|num|Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector187~0 .lut_mask = 16'hEE22;
defparam \DC|num|Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N9
dffeas \DC|num|dataReg[582] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector187~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [582]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[582] .is_wysiwyg = "true";
defparam \DC|num|dataReg[582] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \DC|WideOr25~0 (
// Equation(s):
// \DC|WideOr25~0_combout  = (\DC|numReg [3] & ((\DC|numReg [2] & ((!\DC|numReg [1]))) # (!\DC|numReg [2] & (\DC|numReg [0])))) # (!\DC|numReg [3] & (\DC|numReg [2] $ (((!\DC|numReg [0] & \DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr25~0 .lut_mask = 16'h4E9A;
defparam \DC|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N15
dffeas \DC|numDataReg[585] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [585]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[585] .is_wysiwyg = "true";
defparam \DC|numDataReg[585] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \DC|num|Selector184~0 (
// Equation(s):
// \DC|num|Selector184~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [582])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [585])))

	.dataa(\DC|num|dataReg [582]),
	.datab(\DC|numDataReg [585]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector184~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N9
dffeas \DC|num|dataReg[585] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector184~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [585]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[585] .is_wysiwyg = "true";
defparam \DC|num|dataReg[585] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \DC|WideOr24~0 (
// Equation(s):
// \DC|WideOr24~0_combout  = (\DC|numReg [1] & ((\DC|numReg [2] & (!\DC|numReg [0] & !\DC|numReg [3])) # (!\DC|numReg [2] & ((\DC|numReg [3]))))) # (!\DC|numReg [1] & ((\DC|numReg [0] & ((!\DC|numReg [3]))) # (!\DC|numReg [0] & (\DC|numReg [2] & \DC|numReg 
// [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr24~0 .lut_mask = 16'h522C;
defparam \DC|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N21
dffeas \DC|numDataReg[588] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [588]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[588] .is_wysiwyg = "true";
defparam \DC|numDataReg[588] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \DC|num|Selector181~0 (
// Equation(s):
// \DC|num|Selector181~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [585])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [588])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [585]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [588]),
	.cin(gnd),
	.combout(\DC|num|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector181~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N31
dffeas \DC|num|dataReg[588] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector181~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [588]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[588] .is_wysiwyg = "true";
defparam \DC|num|dataReg[588] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \DC|WideOr23~0 (
// Equation(s):
// \DC|WideOr23~0_combout  = (\DC|numReg [0] & (((!\DC|numReg [1] & !\DC|numReg [3])) # (!\DC|numReg [2]))) # (!\DC|numReg [0] & (\DC|numReg [3] $ (((\DC|numReg [2] & \DC|numReg [1])))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr23~0 .lut_mask = 16'h576C;
defparam \DC|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N19
dffeas \DC|numDataReg[591] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [591]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[591] .is_wysiwyg = "true";
defparam \DC|numDataReg[591] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \DC|num|Selector178~0 (
// Equation(s):
// \DC|num|Selector178~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [588])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [591])))

	.dataa(\DC|num|dataReg [588]),
	.datab(\DC|numDataReg [591]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector178~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N13
dffeas \DC|num|dataReg[591] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector178~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [591]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[591] .is_wysiwyg = "true";
defparam \DC|num|dataReg[591] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \DC|num|Selector175~0 (
// Equation(s):
// \DC|num|Selector175~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [591]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [594]))

	.dataa(gnd),
	.datab(\DC|numDataReg [594]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [591]),
	.cin(gnd),
	.combout(\DC|num|Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector175~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N11
dffeas \DC|num|dataReg[594] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector175~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [594]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[594] .is_wysiwyg = "true";
defparam \DC|num|dataReg[594] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \DC|num|Selector172~0 (
// Equation(s):
// \DC|num|Selector172~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [594])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [261])))

	.dataa(\DC|num|dataReg [594]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [261]),
	.cin(gnd),
	.combout(\DC|num|Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector172~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N17
dffeas \DC|num|dataReg[597] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector172~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [597]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[597] .is_wysiwyg = "true";
defparam \DC|num|dataReg[597] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \DC|num|Selector169~0 (
// Equation(s):
// \DC|num|Selector169~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [597]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [600]))

	.dataa(\DC|numDataReg [600]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [597]),
	.cin(gnd),
	.combout(\DC|num|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector169~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N21
dffeas \DC|num|dataReg[600] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [600]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[600] .is_wysiwyg = "true";
defparam \DC|num|dataReg[600] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \DC|num|Selector166~0 (
// Equation(s):
// \DC|num|Selector166~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [600]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [600]))

	.dataa(\DC|numDataReg [600]),
	.datab(\DC|num|dataReg [600]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector166~0 .lut_mask = 16'hCACA;
defparam \DC|num|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N27
dffeas \DC|num|dataReg[603] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector166~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [603]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[603] .is_wysiwyg = "true";
defparam \DC|num|dataReg[603] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
cycloneive_lcell_comb \DC|WideOr20~0 (
// Equation(s):
// \DC|WideOr20~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [1])))) # (!\DC|numReg [2] & ((\DC|numReg [0]) # (\DC|numReg [3] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [3]),
	.datac(\DC|numReg [0]),
	.datad(\DC|numReg [1]),
	.cin(gnd),
	.combout(\DC|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr20~0 .lut_mask = 16'h51FE;
defparam \DC|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N5
dffeas \DC|numDataReg[606] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [606]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[606] .is_wysiwyg = "true";
defparam \DC|numDataReg[606] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \DC|num|Selector163~0 (
// Equation(s):
// \DC|num|Selector163~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [603])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [606])))

	.dataa(\DC|num|dataReg [603]),
	.datab(\DC|numDataReg [606]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector163~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N17
dffeas \DC|num|dataReg[606] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector163~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [606]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[606] .is_wysiwyg = "true";
defparam \DC|num|dataReg[606] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \DC|num|Selector160~0 (
// Equation(s):
// \DC|num|Selector160~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [606]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [609]))

	.dataa(gnd),
	.datab(\DC|numDataReg [609]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [606]),
	.cin(gnd),
	.combout(\DC|num|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector160~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N23
dffeas \DC|num|dataReg[609] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector160~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [609]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[609] .is_wysiwyg = "true";
defparam \DC|num|dataReg[609] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \DC|num|Selector157~0 (
// Equation(s):
// \DC|num|Selector157~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [609])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [180])))

	.dataa(\DC|num|dataReg [609]),
	.datab(\DC|numDataReg [180]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector157~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N29
dffeas \DC|num|dataReg[612] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector157~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [612]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[612] .is_wysiwyg = "true";
defparam \DC|num|dataReg[612] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \DC|num|Selector154~0 (
// Equation(s):
// \DC|num|Selector154~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [612])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [231])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [612]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [231]),
	.cin(gnd),
	.combout(\DC|num|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector154~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N11
dffeas \DC|num|dataReg[615] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector154~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [615]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[615] .is_wysiwyg = "true";
defparam \DC|num|dataReg[615] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
cycloneive_lcell_comb \DC|num|Selector151~0 (
// Equation(s):
// \DC|num|Selector151~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [615])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [234])))

	.dataa(\DC|num|dataReg [615]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [234]),
	.cin(gnd),
	.combout(\DC|num|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector151~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N1
dffeas \DC|num|dataReg[618] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector151~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [618]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[618] .is_wysiwyg = "true";
defparam \DC|num|dataReg[618] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneive_lcell_comb \DC|num|Selector148~0 (
// Equation(s):
// \DC|num|Selector148~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [618]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [618]),
	.cin(gnd),
	.combout(\DC|num|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector148~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N15
dffeas \DC|num|dataReg[621] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector148~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [621]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[621] .is_wysiwyg = "true";
defparam \DC|num|dataReg[621] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \DC|num|Selector145~0 (
// Equation(s):
// \DC|num|Selector145~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [621]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [621]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector145~0 .lut_mask = 16'hE2E2;
defparam \DC|num|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N13
dffeas \DC|num|dataReg[624] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector145~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [624]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[624] .is_wysiwyg = "true";
defparam \DC|num|dataReg[624] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \DC|num|Selector142~0 (
// Equation(s):
// \DC|num|Selector142~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [624]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [624]),
	.cin(gnd),
	.combout(\DC|num|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector142~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N3
dffeas \DC|num|dataReg[627] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector142~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [627]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[627] .is_wysiwyg = "true";
defparam \DC|num|dataReg[627] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \DC|num|Selector139~0 (
// Equation(s):
// \DC|num|Selector139~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [627]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [7]),
	.datad(\DC|num|dataReg [627]),
	.cin(gnd),
	.combout(\DC|num|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector139~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N25
dffeas \DC|num|dataReg[630] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector139~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [630]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[630] .is_wysiwyg = "true";
defparam \DC|num|dataReg[630] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \DC|num|Selector136~0 (
// Equation(s):
// \DC|num|Selector136~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [630]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [633]))

	.dataa(\DC|numDataReg [633]),
	.datab(\DC|num|dataReg [630]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector136~0 .lut_mask = 16'hCACA;
defparam \DC|num|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \DC|num|dataReg[633] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [633]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[633] .is_wysiwyg = "true";
defparam \DC|num|dataReg[633] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \DC|num|Selector133~0 (
// Equation(s):
// \DC|num|Selector133~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [633]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [636]))

	.dataa(gnd),
	.datab(\DC|numDataReg [636]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [633]),
	.cin(gnd),
	.combout(\DC|num|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector133~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \DC|num|dataReg[636] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [636]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[636] .is_wysiwyg = "true";
defparam \DC|num|dataReg[636] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \DC|WideOr16~0 (
// Equation(s):
// \DC|WideOr16~0_combout  = (\DC|numReg [1] & (\DC|numReg [2] & ((!\DC|numReg [3])))) # (!\DC|numReg [1] & ((\DC|numReg [0]) # ((\DC|numReg [2] & \DC|numReg [3]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr16~0 .lut_mask = 16'h0EAC;
defparam \DC|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \DC|numDataReg[639] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [639]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[639] .is_wysiwyg = "true";
defparam \DC|numDataReg[639] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \DC|num|Selector130~0 (
// Equation(s):
// \DC|num|Selector130~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [636])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [639])))

	.dataa(\DC|num|dataReg [636]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [639]),
	.cin(gnd),
	.combout(\DC|num|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector130~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N29
dffeas \DC|num|dataReg[639] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [639]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[639] .is_wysiwyg = "true";
defparam \DC|num|dataReg[639] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \DC|num|Selector127~0 (
// Equation(s):
// \DC|num|Selector127~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [639]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [642]))

	.dataa(gnd),
	.datab(\DC|numDataReg [642]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [639]),
	.cin(gnd),
	.combout(\DC|num|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector127~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \DC|num|dataReg[642] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [642]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[642] .is_wysiwyg = "true";
defparam \DC|num|dataReg[642] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \DC|num|Selector124~0 (
// Equation(s):
// \DC|num|Selector124~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [642]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [645]))

	.dataa(gnd),
	.datab(\DC|numDataReg [645]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [642]),
	.cin(gnd),
	.combout(\DC|num|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector124~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \DC|num|dataReg[645] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [645]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[645] .is_wysiwyg = "true";
defparam \DC|num|dataReg[645] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \DC|num|Selector121~0 (
// Equation(s):
// \DC|num|Selector121~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [645])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [645])))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|dataReg [645]),
	.datad(\DC|numDataReg [645]),
	.cin(gnd),
	.combout(\DC|num|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector121~0 .lut_mask = 16'hF3C0;
defparam \DC|num|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N7
dffeas \DC|num|dataReg[648] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [648]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[648] .is_wysiwyg = "true";
defparam \DC|num|dataReg[648] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \DC|num|Selector118~0 (
// Equation(s):
// \DC|num|Selector118~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [648]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [651]))

	.dataa(gnd),
	.datab(\DC|numDataReg [651]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [648]),
	.cin(gnd),
	.combout(\DC|num|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector118~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \DC|num|dataReg[651] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [651]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[651] .is_wysiwyg = "true";
defparam \DC|num|dataReg[651] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \DC|num|Selector115~0 (
// Equation(s):
// \DC|num|Selector115~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [651]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [654]))

	.dataa(gnd),
	.datab(\DC|numDataReg [654]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [651]),
	.cin(gnd),
	.combout(\DC|num|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector115~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \DC|num|dataReg[654] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [654]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[654] .is_wysiwyg = "true";
defparam \DC|num|dataReg[654] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \DC|WideOr11~0 (
// Equation(s):
// \DC|WideOr11~0_combout  = (\DC|numReg [2] & (((!\DC|numReg [0] & !\DC|numReg [1])) # (!\DC|numReg [3]))) # (!\DC|numReg [2] & (\DC|numReg [3] & (\DC|numReg [0] $ (\DC|numReg [1]))))

	.dataa(\DC|numReg [2]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [3]),
	.cin(gnd),
	.combout(\DC|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr11~0 .lut_mask = 16'h16AA;
defparam \DC|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N11
dffeas \DC|numDataReg[657] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [657]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[657] .is_wysiwyg = "true";
defparam \DC|numDataReg[657] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \DC|num|Selector112~0 (
// Equation(s):
// \DC|num|Selector112~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [654])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [657])))

	.dataa(\DC|num|dataReg [654]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [657]),
	.cin(gnd),
	.combout(\DC|num|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector112~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \DC|num|dataReg[657] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [657]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[657] .is_wysiwyg = "true";
defparam \DC|num|dataReg[657] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \DC|num|Selector109~0 (
// Equation(s):
// \DC|num|Selector109~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [657]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [660]))

	.dataa(\DC|numDataReg [660]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [657]),
	.cin(gnd),
	.combout(\DC|num|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector109~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \DC|num|dataReg[660] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [660]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[660] .is_wysiwyg = "true";
defparam \DC|num|dataReg[660] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \DC|WideOr9~0 (
// Equation(s):
// \DC|WideOr9~0_combout  = (\DC|numReg [0] & ((\DC|numReg [1] $ (\DC|numReg [3])) # (!\DC|numReg [2]))) # (!\DC|numReg [0] & (\DC|numReg [3] $ (((\DC|numReg [1]) # (\DC|numReg [2])))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr9~0 .lut_mask = 16'h4BDE;
defparam \DC|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \DC|numDataReg[663] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [663]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[663] .is_wysiwyg = "true";
defparam \DC|numDataReg[663] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \DC|num|Selector106~0 (
// Equation(s):
// \DC|num|Selector106~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [660])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [663])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [660]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [663]),
	.cin(gnd),
	.combout(\DC|num|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector106~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \DC|num|dataReg[663] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [663]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[663] .is_wysiwyg = "true";
defparam \DC|num|dataReg[663] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \DC|num|Selector103~0 (
// Equation(s):
// \DC|num|Selector103~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [663]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [663]),
	.cin(gnd),
	.combout(\DC|num|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector103~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \DC|num|dataReg[666] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [666]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[666] .is_wysiwyg = "true";
defparam \DC|num|dataReg[666] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \DC|num|Selector100~0 (
// Equation(s):
// \DC|num|Selector100~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [666])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(\DC|num|dataReg [666]),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector100~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \DC|num|dataReg[669] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [669]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[669] .is_wysiwyg = "true";
defparam \DC|num|dataReg[669] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \DC|num|Selector97~0 (
// Equation(s):
// \DC|num|Selector97~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [669]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [669]),
	.cin(gnd),
	.combout(\DC|num|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector97~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \DC|num|dataReg[672] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [672]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[672] .is_wysiwyg = "true";
defparam \DC|num|dataReg[672] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \DC|num|Selector94~0 (
// Equation(s):
// \DC|num|Selector94~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [672]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [672]),
	.cin(gnd),
	.combout(\DC|num|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector94~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \DC|num|dataReg[675] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [675]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[675] .is_wysiwyg = "true";
defparam \DC|num|dataReg[675] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \DC|num|Selector91~0 (
// Equation(s):
// \DC|num|Selector91~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [675])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [456])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [675]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [456]),
	.cin(gnd),
	.combout(\DC|num|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector91~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \DC|num|dataReg[678] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [678]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[678] .is_wysiwyg = "true";
defparam \DC|num|dataReg[678] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \DC|num|Selector88~0 (
// Equation(s):
// \DC|num|Selector88~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [678])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [456])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [678]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [456]),
	.cin(gnd),
	.combout(\DC|num|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector88~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \DC|num|dataReg[681] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [681]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[681] .is_wysiwyg = "true";
defparam \DC|num|dataReg[681] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \DC|num|Selector85~0 (
// Equation(s):
// \DC|num|Selector85~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [681]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [684]))

	.dataa(\DC|numDataReg [684]),
	.datab(\DC|num|dataReg [681]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector85~0 .lut_mask = 16'hCACA;
defparam \DC|num|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \DC|num|dataReg[684] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [684]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[684] .is_wysiwyg = "true";
defparam \DC|num|dataReg[684] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \DC|num|Selector82~0 (
// Equation(s):
// \DC|num|Selector82~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [684]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [687]))

	.dataa(gnd),
	.datab(\DC|numDataReg [687]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [684]),
	.cin(gnd),
	.combout(\DC|num|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector82~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \DC|num|dataReg[687] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [687]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[687] .is_wysiwyg = "true";
defparam \DC|num|dataReg[687] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \DC|WideOr6~0 (
// Equation(s):
// \DC|WideOr6~0_combout  = (\DC|numReg [0] & (\DC|numReg [3] $ (((\DC|numReg [1] & \DC|numReg [2]))))) # (!\DC|numReg [0] & (\DC|numReg [3] & (\DC|numReg [1] $ (\DC|numReg [2]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr6~0 .lut_mask = 16'h4AA8;
defparam \DC|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \DC|numDataReg[690] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [690]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[690] .is_wysiwyg = "true";
defparam \DC|numDataReg[690] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \DC|num|Selector79~0 (
// Equation(s):
// \DC|num|Selector79~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [687])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [690])))

	.dataa(\DC|num|dataReg [687]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [690]),
	.cin(gnd),
	.combout(\DC|num|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector79~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \DC|num|dataReg[690] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [690]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[690] .is_wysiwyg = "true";
defparam \DC|num|dataReg[690] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \DC|num|Selector76~0 (
// Equation(s):
// \DC|num|Selector76~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [690])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [690])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [690]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [690]),
	.cin(gnd),
	.combout(\DC|num|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector76~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \DC|num|dataReg[693] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [693]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[693] .is_wysiwyg = "true";
defparam \DC|num|dataReg[693] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \DC|WideOr5~0 (
// Equation(s):
// \DC|WideOr5~0_combout  = (\DC|numReg [2] & (\DC|numReg [1] $ (((\DC|numReg [3]) # (!\DC|numReg [0]))))) # (!\DC|numReg [2] & (\DC|numReg [3] & ((\DC|numReg [0]) # (\DC|numReg [1]))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr5~0 .lut_mask = 16'h4BA8;
defparam \DC|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \DC|numDataReg[696] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [696]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[696] .is_wysiwyg = "true";
defparam \DC|numDataReg[696] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \DC|num|Selector73~0 (
// Equation(s):
// \DC|num|Selector73~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [693])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [696])))

	.dataa(gnd),
	.datab(\DC|num|dataReg [693]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [696]),
	.cin(gnd),
	.combout(\DC|num|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector73~0 .lut_mask = 16'hCFC0;
defparam \DC|num|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \DC|num|dataReg[696] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [696]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[696] .is_wysiwyg = "true";
defparam \DC|num|dataReg[696] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \DC|num|Selector70~0 (
// Equation(s):
// \DC|num|Selector70~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [696])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [699])))

	.dataa(\DC|num|dataReg [696]),
	.datab(\DC|numDataReg [699]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector70~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \DC|num|dataReg[699] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [699]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[699] .is_wysiwyg = "true";
defparam \DC|num|dataReg[699] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \DC|num|Selector67~0 (
// Equation(s):
// \DC|num|Selector67~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [699]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [699]))

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|numDataReg [699]),
	.datad(\DC|num|dataReg [699]),
	.cin(gnd),
	.combout(\DC|num|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector67~0 .lut_mask = 16'hFC30;
defparam \DC|num|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \DC|num|dataReg[702] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [702]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[702] .is_wysiwyg = "true";
defparam \DC|num|dataReg[702] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \DC|WideOr3~0 (
// Equation(s):
// \DC|WideOr3~0_combout  = (\DC|numReg [3] & (((\DC|numReg [1] & !\DC|numReg [2])))) # (!\DC|numReg [3] & (\DC|numReg [2] $ (((\DC|numReg [0] & !\DC|numReg [1])))))

	.dataa(\DC|numReg [3]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [1]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr3~0 .lut_mask = 16'h51A4;
defparam \DC|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \DC|numDataReg[705] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [705]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[705] .is_wysiwyg = "true";
defparam \DC|numDataReg[705] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \DC|num|Selector64~0 (
// Equation(s):
// \DC|num|Selector64~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [702])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [705])))

	.dataa(\DC|num|dataReg [702]),
	.datab(\DC|numDataReg [705]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector64~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \DC|num|dataReg[705] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [705]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[705] .is_wysiwyg = "true";
defparam \DC|num|dataReg[705] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \DC|WideOr2~0 (
// Equation(s):
// \DC|WideOr2~0_combout  = (\DC|numReg [3] & (((!\DC|numReg [2])))) # (!\DC|numReg [3] & ((\DC|numReg [1]) # (\DC|numReg [0] $ (\DC|numReg [2]))))

	.dataa(\DC|numReg [1]),
	.datab(\DC|numReg [0]),
	.datac(\DC|numReg [3]),
	.datad(\DC|numReg [2]),
	.cin(gnd),
	.combout(\DC|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|WideOr2~0 .lut_mask = 16'h0BFE;
defparam \DC|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \DC|numDataReg[708] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|numDataReg [708]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|numDataReg[708] .is_wysiwyg = "true";
defparam \DC|numDataReg[708] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \DC|num|Selector61~0 (
// Equation(s):
// \DC|num|Selector61~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [705])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [708])))

	.dataa(\DC|num|dataReg [705]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [708]),
	.cin(gnd),
	.combout(\DC|num|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector61~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \DC|num|dataReg[708] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [708]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[708] .is_wysiwyg = "true";
defparam \DC|num|dataReg[708] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \DC|num|Selector58~0 (
// Equation(s):
// \DC|num|Selector58~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [708]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [504]))

	.dataa(\DC|numDataReg [504]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [708]),
	.cin(gnd),
	.combout(\DC|num|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector58~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \DC|num|dataReg[711] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [711]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[711] .is_wysiwyg = "true";
defparam \DC|num|dataReg[711] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \DC|num|Selector55~0 (
// Equation(s):
// \DC|num|Selector55~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [711]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|dataReg [711]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector55~0 .lut_mask = 16'hE4E4;
defparam \DC|num|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \DC|num|dataReg[714] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [714]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[714] .is_wysiwyg = "true";
defparam \DC|num|dataReg[714] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \DC|num|Selector52~0 (
// Equation(s):
// \DC|num|Selector52~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [714])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [7])))

	.dataa(\DC|num|dataReg [714]),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector52~0 .lut_mask = 16'hACAC;
defparam \DC|num|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \DC|num|dataReg[717] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [717]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[717] .is_wysiwyg = "true";
defparam \DC|num|dataReg[717] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \DC|num|Selector49~0 (
// Equation(s):
// \DC|num|Selector49~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [717]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(gnd),
	.datab(\DC|numDataReg [7]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [717]),
	.cin(gnd),
	.combout(\DC|num|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector49~0 .lut_mask = 16'hFC0C;
defparam \DC|num|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \DC|num|dataReg[720] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [720]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[720] .is_wysiwyg = "true";
defparam \DC|num|dataReg[720] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \DC|num|Selector46~0 (
// Equation(s):
// \DC|num|Selector46~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [720])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [5])))

	.dataa(\DC|num|dataReg [720]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|numDataReg [5]),
	.cin(gnd),
	.combout(\DC|num|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector46~0 .lut_mask = 16'hAFA0;
defparam \DC|num|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \DC|num|dataReg[723] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [723]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[723] .is_wysiwyg = "true";
defparam \DC|num|dataReg[723] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \DC|num|Selector43~0 (
// Equation(s):
// \DC|num|Selector43~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [723])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [456])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|dataReg [723]),
	.datac(gnd),
	.datad(\DC|numDataReg [456]),
	.cin(gnd),
	.combout(\DC|num|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector43~0 .lut_mask = 16'hDD88;
defparam \DC|num|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \DC|num|dataReg[726] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [726]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[726] .is_wysiwyg = "true";
defparam \DC|num|dataReg[726] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \DC|num|Selector40~0 (
// Equation(s):
// \DC|num|Selector40~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [726]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [504]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [504]),
	.datac(gnd),
	.datad(\DC|num|dataReg [726]),
	.cin(gnd),
	.combout(\DC|num|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector40~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \DC|num|dataReg[729] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [729]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[729] .is_wysiwyg = "true";
defparam \DC|num|dataReg[729] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \DC|num|Selector37~0 (
// Equation(s):
// \DC|num|Selector37~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [729]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [507]))

	.dataa(\DC|numDataReg [507]),
	.datab(\DC|num|dataReg [729]),
	.datac(gnd),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector37~0 .lut_mask = 16'hCCAA;
defparam \DC|num|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \DC|num|dataReg[732] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [732]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[732] .is_wysiwyg = "true";
defparam \DC|num|dataReg[732] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \DC|num|Selector34~0 (
// Equation(s):
// \DC|num|Selector34~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [732]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [735]))

	.dataa(\DC|numDataReg [735]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [732]),
	.cin(gnd),
	.combout(\DC|num|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector34~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \DC|num|dataReg[735] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [735]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[735] .is_wysiwyg = "true";
defparam \DC|num|dataReg[735] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \DC|num|Selector31~0 (
// Equation(s):
// \DC|num|Selector31~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [735]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [738]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [738]),
	.datac(gnd),
	.datad(\DC|num|dataReg [735]),
	.cin(gnd),
	.combout(\DC|num|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector31~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \DC|num|dataReg[738] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [738]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[738] .is_wysiwyg = "true";
defparam \DC|num|dataReg[738] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \DC|num|Selector28~0 (
// Equation(s):
// \DC|num|Selector28~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [738])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [72])))

	.dataa(\DC|num|dataReg [738]),
	.datab(gnd),
	.datac(\DC|numDataReg [72]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector28~0 .lut_mask = 16'hAAF0;
defparam \DC|num|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \DC|num|dataReg[741] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [741]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[741] .is_wysiwyg = "true";
defparam \DC|num|dataReg[741] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \DC|num|Selector25~0 (
// Equation(s):
// \DC|num|Selector25~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [741]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [72]))

	.dataa(\DC|numDataReg [72]),
	.datab(gnd),
	.datac(\DC|num|dataReg [741]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector25~0 .lut_mask = 16'hF0AA;
defparam \DC|num|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \DC|num|dataReg[744] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [744]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[744] .is_wysiwyg = "true";
defparam \DC|num|dataReg[744] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \DC|num|Selector22~0 (
// Equation(s):
// \DC|num|Selector22~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [744]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [72]))

	.dataa(\DC|numDataReg [72]),
	.datab(gnd),
	.datac(\DC|num|dataReg [744]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector22~0 .lut_mask = 16'hF0AA;
defparam \DC|num|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \DC|num|dataReg[747] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [747]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[747] .is_wysiwyg = "true";
defparam \DC|num|dataReg[747] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \DC|num|Selector19~0 (
// Equation(s):
// \DC|num|Selector19~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [747]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [72]))

	.dataa(\DC|numDataReg [72]),
	.datab(gnd),
	.datac(\DC|num|dataReg [747]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector19~0 .lut_mask = 16'hF0AA;
defparam \DC|num|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N19
dffeas \DC|num|dataReg[750] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [750]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[750] .is_wysiwyg = "true";
defparam \DC|num|dataReg[750] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \DC|num|Selector16~0 (
// Equation(s):
// \DC|num|Selector16~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [750]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [456]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [456]),
	.datac(gnd),
	.datad(\DC|num|dataReg [750]),
	.cin(gnd),
	.combout(\DC|num|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector16~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \DC|num|dataReg[753] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [753]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[753] .is_wysiwyg = "true";
defparam \DC|num|dataReg[753] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \DC|num|Selector13~0 (
// Equation(s):
// \DC|num|Selector13~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [753]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [456]))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|numDataReg [456]),
	.datac(gnd),
	.datad(\DC|num|dataReg [753]),
	.cin(gnd),
	.combout(\DC|num|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector13~0 .lut_mask = 16'hEE44;
defparam \DC|num|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \DC|num|dataReg[756] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [756]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[756] .is_wysiwyg = "true";
defparam \DC|num|dataReg[756] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \DC|num|Selector10~0 (
// Equation(s):
// \DC|num|Selector10~0_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|dataReg [756])) # (!\DC|num|current_state.DRAW~q  & ((\DC|numDataReg [504])))

	.dataa(\DC|num|dataReg [756]),
	.datab(\DC|numDataReg [504]),
	.datac(gnd),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector10~0 .lut_mask = 16'hAACC;
defparam \DC|num|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \DC|num|dataReg[759] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [759]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[759] .is_wysiwyg = "true";
defparam \DC|num|dataReg[759] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \DC|num|Selector7~0 (
// Equation(s):
// \DC|num|Selector7~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [759]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(\DC|num|dataReg [759]),
	.datac(gnd),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector7~0 .lut_mask = 16'hCCAA;
defparam \DC|num|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \DC|num|dataReg[762] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [762]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[762] .is_wysiwyg = "true";
defparam \DC|num|dataReg[762] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \DC|num|Selector4~0 (
// Equation(s):
// \DC|num|Selector4~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|dataReg [762]))) # (!\DC|num|current_state.DRAW~q  & (\DC|numDataReg [7]))

	.dataa(\DC|numDataReg [7]),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|dataReg [762]),
	.cin(gnd),
	.combout(\DC|num|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector4~0 .lut_mask = 16'hFA0A;
defparam \DC|num|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \DC|num|dataReg[765] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|dataReg[321]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|dataReg [765]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|dataReg[765] .is_wysiwyg = "true";
defparam \DC|num|dataReg[765] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \DC|num|Selector802~0 (
// Equation(s):
// \DC|num|Selector802~0_combout  = (\DC|num|current_state.DRAW~q  & \DC|num|dataReg [765])

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|dataReg [765]),
	.cin(gnd),
	.combout(\DC|num|Selector802~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector802~0 .lut_mask = 16'hCC00;
defparam \DC|num|Selector802~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N3
dffeas \DC|num|cOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector802~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|cOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|cOut[0] .is_wysiwyg = "true";
defparam \DC|num|cOut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneive_lcell_comb \DC|suitReg~1 (
// Equation(s):
// \DC|suitReg~1_combout  = (\SW[5]~input_o  & \FSM|loadNumSuit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\FSM|loadNumSuit~q ),
	.cin(gnd),
	.combout(\DC|suitReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suitReg~1 .lut_mask = 16'hF000;
defparam \DC|suitReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N11
dffeas \DC|suitReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suitReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|numReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitReg[0] .is_wysiwyg = "true";
defparam \DC|suitReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
cycloneive_lcell_comb \DC|suitDataReg[746]~feeder (
// Equation(s):
// \DC|suitDataReg[746]~feeder_combout  = \DC|suitReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suitReg [0]),
	.cin(gnd),
	.combout(\DC|suitDataReg[746]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suitDataReg[746]~feeder .lut_mask = 16'hFF00;
defparam \DC|suitDataReg[746]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N15
dffeas \DC|suitDataReg[746] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suitDataReg[746]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitDataReg [746]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitDataReg[746] .is_wysiwyg = "true";
defparam \DC|suitDataReg[746] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \DC|suitReg~0 (
// Equation(s):
// \DC|suitReg~0_combout  = (\SW[6]~input_o  & \FSM|loadNumSuit~q )

	.dataa(\SW[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|loadNumSuit~q ),
	.cin(gnd),
	.combout(\DC|suitReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suitReg~0 .lut_mask = 16'hAA00;
defparam \DC|suitReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N1
dffeas \DC|suitReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suitReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|numReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitReg[1] .is_wysiwyg = "true";
defparam \DC|suitReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
cycloneive_lcell_comb \DC|Decoder3~0 (
// Equation(s):
// \DC|Decoder3~0_combout  = (\DC|suitReg [0]) # (!\DC|suitReg [1])

	.dataa(\DC|suitReg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suitReg [1]),
	.cin(gnd),
	.combout(\DC|Decoder3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|Decoder3~0 .lut_mask = 16'hAAFF;
defparam \DC|Decoder3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N5
dffeas \DC|suitDataReg[749] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|Decoder3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitDataReg [749]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitDataReg[749] .is_wysiwyg = "true";
defparam \DC|suitDataReg[749] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
cycloneive_lcell_comb \DC|Decoder3~3 (
// Equation(s):
// \DC|Decoder3~3_combout  = (\DC|suitReg [0]) # (\DC|suitReg [1])

	.dataa(\DC|suitReg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suitReg [1]),
	.cin(gnd),
	.combout(\DC|Decoder3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|Decoder3~3 .lut_mask = 16'hFFAA;
defparam \DC|Decoder3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N9
dffeas \DC|suitDataReg[590] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|Decoder3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitDataReg [590]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitDataReg[590] .is_wysiwyg = "true";
defparam \DC|suitDataReg[590] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector769~0 (
// Equation(s):
// \DC|suit|Selector769~0_combout  = (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.NO_DRAW~q ) # ((\SW[16]~input_o  & \DC|suit|dataReg [0]))))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.NO_DRAW~q ),
	.datad(\DC|suit|dataReg [0]),
	.cin(gnd),
	.combout(\DC|suit|Selector769~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector769~0 .lut_mask = 16'h3230;
defparam \DC|suit|Selector769~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N14
cycloneive_lcell_comb \DC|suit|Selector769~1 (
// Equation(s):
// \DC|suit|Selector769~1_combout  = (\DC|suit|Selector769~0_combout ) # ((\DC|suit|yOffset[3]~9_combout  & (\DC|suit|xOffset[6]~0_combout  & \DC|suit|dataReg [0])))

	.dataa(\DC|suit|yOffset[3]~9_combout ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [0]),
	.datad(\DC|suit|Selector769~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector769~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector769~1 .lut_mask = 16'hFF80;
defparam \DC|suit|Selector769~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N15
dffeas \DC|suit|dataReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector769~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[0] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector766~0 (
// Equation(s):
// \DC|suit|Selector766~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [0]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [0]),
	.cin(gnd),
	.combout(\DC|suit|Selector766~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector766~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector766~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
cycloneive_lcell_comb \DC|suit|dataReg[242]~0 (
// Equation(s):
// \DC|suit|dataReg[242]~0_combout  = (\DC|suit|xOffset[6]~0_combout  & (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.NO_DRAW~q ) # (!\SW[16]~input_o )))) # (!\DC|suit|xOffset[6]~0_combout  & (((\DC|suit|current_state.NO_DRAW~q ) # 
// (!\SW[16]~input_o ))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\SW[16]~input_o ),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|dataReg[242]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|dataReg[242]~0 .lut_mask = 16'h7707;
defparam \DC|suit|dataReg[242]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N3
dffeas \DC|suit|dataReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector766~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[3] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector763~0 (
// Equation(s):
// \DC|suit|Selector763~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [3]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [3]),
	.cin(gnd),
	.combout(\DC|suit|Selector763~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector763~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector763~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N1
dffeas \DC|suit|dataReg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector763~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[6] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector759~0 (
// Equation(s):
// \DC|suit|Selector759~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [6]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [6]),
	.cin(gnd),
	.combout(\DC|suit|Selector759~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector759~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector759~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N7
dffeas \DC|suit|dataReg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector759~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[10] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector757~0 (
// Equation(s):
// \DC|suit|Selector757~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [10]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [10]),
	.cin(gnd),
	.combout(\DC|suit|Selector757~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector757~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector757~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N29
dffeas \DC|suit|dataReg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector757~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[12] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector754~0 (
// Equation(s):
// \DC|suit|Selector754~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [12]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [12]),
	.cin(gnd),
	.combout(\DC|suit|Selector754~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector754~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector754~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N19
dffeas \DC|suit|dataReg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector754~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[15] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector751~0 (
// Equation(s):
// \DC|suit|Selector751~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [15]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [15]),
	.cin(gnd),
	.combout(\DC|suit|Selector751~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector751~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector751~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N25
dffeas \DC|suit|dataReg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector751~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[18] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector748~0 (
// Equation(s):
// \DC|suit|Selector748~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [18])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [18]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector748~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector748~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector748~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N19
dffeas \DC|suit|dataReg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector748~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[21] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector743~0 (
// Equation(s):
// \DC|suit|Selector743~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [21]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [21]),
	.cin(gnd),
	.combout(\DC|suit|Selector743~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector743~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector743~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N17
dffeas \DC|suit|dataReg[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector743~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[26] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector740~0 (
// Equation(s):
// \DC|suit|Selector740~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [26]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [26]),
	.cin(gnd),
	.combout(\DC|suit|Selector740~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector740~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector740~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N7
dffeas \DC|suit|dataReg[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector740~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[29] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector737~0 (
// Equation(s):
// \DC|suit|Selector737~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [29])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [29]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector737~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector737~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector737~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N29
dffeas \DC|suit|dataReg[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector737~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[32] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N10
cycloneive_lcell_comb \DC|suit|Selector734~0 (
// Equation(s):
// \DC|suit|Selector734~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [32]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [32]),
	.cin(gnd),
	.combout(\DC|suit|Selector734~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector734~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector734~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N11
dffeas \DC|suit|dataReg[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector734~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[35] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
cycloneive_lcell_comb \DC|suit|Selector731~0 (
// Equation(s):
// \DC|suit|Selector731~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [35])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [35]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector731~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector731~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector731~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N9
dffeas \DC|suit|dataReg[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector731~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[38] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector728~0 (
// Equation(s):
// \DC|suit|Selector728~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [38])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [38]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector728~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector728~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector728~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N23
dffeas \DC|suit|dataReg[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector728~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[41] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector725~0 (
// Equation(s):
// \DC|suit|Selector725~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [41])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [41]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector725~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector725~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector725~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N21
dffeas \DC|suit|dataReg[44] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector725~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[44] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector722~0 (
// Equation(s):
// \DC|suit|Selector722~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [44]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [44]),
	.cin(gnd),
	.combout(\DC|suit|Selector722~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector722~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector722~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N27
dffeas \DC|suit|dataReg[47] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector722~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[47] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector719~0 (
// Equation(s):
// \DC|suit|Selector719~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [47])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [47]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector719~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector719~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector719~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N25
dffeas \DC|suit|dataReg[50] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector719~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[50] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector716~0 (
// Equation(s):
// \DC|suit|Selector716~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [50]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [50]),
	.cin(gnd),
	.combout(\DC|suit|Selector716~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector716~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector716~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N31
dffeas \DC|suit|dataReg[53] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector716~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[53] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector713~0 (
// Equation(s):
// \DC|suit|Selector713~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [53])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [53]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector713~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector713~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector713~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N13
dffeas \DC|suit|dataReg[56] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector713~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[56] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector710~0 (
// Equation(s):
// \DC|suit|Selector710~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [56])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [56]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector710~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector710~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector710~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N3
dffeas \DC|suit|dataReg[59] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector710~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[59] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector707~0 (
// Equation(s):
// \DC|suit|Selector707~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [59]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [59]),
	.cin(gnd),
	.combout(\DC|suit|Selector707~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector707~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector707~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N1
dffeas \DC|suit|dataReg[62] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector707~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[62] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneive_lcell_comb \DC|suit|Selector704~0 (
// Equation(s):
// \DC|suit|Selector704~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [62]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [590]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [62]),
	.cin(gnd),
	.combout(\DC|suit|Selector704~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector704~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector704~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N15
dffeas \DC|suit|dataReg[65] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector704~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [65]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[65] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \DC|suit|Selector701~0 (
// Equation(s):
// \DC|suit|Selector701~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [65]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|dataReg [65]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector701~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector701~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector701~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N29
dffeas \DC|suit|dataReg[68] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector701~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[68] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneive_lcell_comb \DC|suit|Selector698~0 (
// Equation(s):
// \DC|suit|Selector698~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [68]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [68]),
	.cin(gnd),
	.combout(\DC|suit|Selector698~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector698~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector698~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N19
dffeas \DC|suit|dataReg[71] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector698~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[71] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneive_lcell_comb \DC|suit|Selector695~0 (
// Equation(s):
// \DC|suit|Selector695~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [71]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [71]),
	.cin(gnd),
	.combout(\DC|suit|Selector695~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector695~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector695~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N17
dffeas \DC|suit|dataReg[74] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector695~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[74] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneive_lcell_comb \DC|suit|Selector692~0 (
// Equation(s):
// \DC|suit|Selector692~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [74]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [74]),
	.cin(gnd),
	.combout(\DC|suit|Selector692~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector692~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector692~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N31
dffeas \DC|suit|dataReg[77] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector692~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[77] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
cycloneive_lcell_comb \DC|suit|Selector689~0 (
// Equation(s):
// \DC|suit|Selector689~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [77]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [77]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector689~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector689~0 .lut_mask = 16'hE2E2;
defparam \DC|suit|Selector689~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N5
dffeas \DC|suit|dataReg[80] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector689~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[80] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \DC|suit|Selector686~0 (
// Equation(s):
// \DC|suit|Selector686~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [80]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [80]),
	.cin(gnd),
	.combout(\DC|suit|Selector686~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector686~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector686~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N23
dffeas \DC|suit|dataReg[83] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector686~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[83] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \DC|suit|Selector683~0 (
// Equation(s):
// \DC|suit|Selector683~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [83]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [83]),
	.cin(gnd),
	.combout(\DC|suit|Selector683~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector683~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector683~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N21
dffeas \DC|suit|dataReg[86] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector683~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [86]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[86] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneive_lcell_comb \DC|suit|Selector680~0 (
// Equation(s):
// \DC|suit|Selector680~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [86]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [86]),
	.cin(gnd),
	.combout(\DC|suit|Selector680~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector680~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector680~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N19
dffeas \DC|suit|dataReg[89] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector680~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[89] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \DC|suit|Selector677~0 (
// Equation(s):
// \DC|suit|Selector677~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [89]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [89]),
	.cin(gnd),
	.combout(\DC|suit|Selector677~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector677~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector677~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N9
dffeas \DC|suit|dataReg[92] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector677~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[92] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneive_lcell_comb \DC|suit|Selector674~0 (
// Equation(s):
// \DC|suit|Selector674~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [92]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|dataReg [92]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector674~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector674~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector674~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N31
dffeas \DC|suit|dataReg[95] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector674~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[95] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \DC|suit|Selector671~0 (
// Equation(s):
// \DC|suit|Selector671~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [95]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [95]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector671~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector671~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector671~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N29
dffeas \DC|suit|dataReg[98] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector671~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[98] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N2
cycloneive_lcell_comb \DC|suit|Selector668~0 (
// Equation(s):
// \DC|suit|Selector668~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [98]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [98]),
	.cin(gnd),
	.combout(\DC|suit|Selector668~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector668~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector668~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N3
dffeas \DC|suit|dataReg[101] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector668~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [101]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[101] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneive_lcell_comb \DC|suit|Selector665~0 (
// Equation(s):
// \DC|suit|Selector665~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [101]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [101]),
	.cin(gnd),
	.combout(\DC|suit|Selector665~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector665~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector665~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N1
dffeas \DC|suit|dataReg[104] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector665~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [104]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[104] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \DC|suit|Selector662~0 (
// Equation(s):
// \DC|suit|Selector662~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [104]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [104]),
	.cin(gnd),
	.combout(\DC|suit|Selector662~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector662~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector662~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N7
dffeas \DC|suit|dataReg[107] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector662~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [107]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[107] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneive_lcell_comb \DC|suit|Selector659~0 (
// Equation(s):
// \DC|suit|Selector659~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [107]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [107]),
	.cin(gnd),
	.combout(\DC|suit|Selector659~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector659~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector659~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N5
dffeas \DC|suit|dataReg[110] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector659~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [110]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[110] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \DC|suit|Selector656~0 (
// Equation(s):
// \DC|suit|Selector656~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [110]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|dataReg [110]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector656~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector656~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector656~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N27
dffeas \DC|suit|dataReg[113] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector656~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [113]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[113] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneive_lcell_comb \DC|suit|Selector653~0 (
// Equation(s):
// \DC|suit|Selector653~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [113]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [113]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector653~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector653~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector653~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N17
dffeas \DC|suit|dataReg[116] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector653~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [116]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[116] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \DC|suit|Selector650~0 (
// Equation(s):
// \DC|suit|Selector650~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [116]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [116]),
	.cin(gnd),
	.combout(\DC|suit|Selector650~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector650~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector650~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N13
dffeas \DC|suit|dataReg[119] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector650~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [119]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[119] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \DC|suit|Selector647~0 (
// Equation(s):
// \DC|suit|Selector647~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [119]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [119]),
	.cin(gnd),
	.combout(\DC|suit|Selector647~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector647~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector647~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N11
dffeas \DC|suit|dataReg[122] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector647~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [122]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[122] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \DC|suit|Selector644~0 (
// Equation(s):
// \DC|suit|Selector644~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [122]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [749]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [122]),
	.cin(gnd),
	.combout(\DC|suit|Selector644~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector644~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector644~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N25
dffeas \DC|suit|dataReg[125] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector644~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [125]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[125] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \DC|suit|Selector641~0 (
// Equation(s):
// \DC|suit|Selector641~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [125]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [125]),
	.cin(gnd),
	.combout(\DC|suit|Selector641~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector641~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector641~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N15
dffeas \DC|suit|dataReg[128] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector641~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [128]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[128] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[128] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneive_lcell_comb \DC|suit|Selector638~0 (
// Equation(s):
// \DC|suit|Selector638~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [128]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [128]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector638~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector638~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector638~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N15
dffeas \DC|suit|dataReg[131] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector638~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [131]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[131] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[131] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneive_lcell_comb \DC|suit|Selector635~0 (
// Equation(s):
// \DC|suit|Selector635~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [131]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [131]),
	.cin(gnd),
	.combout(\DC|suit|Selector635~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector635~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector635~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N31
dffeas \DC|suit|dataReg[134] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector635~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [134]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[134] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[134] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \DC|suit|Selector632~0 (
// Equation(s):
// \DC|suit|Selector632~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [134])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [134]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector632~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector632~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector632~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N29
dffeas \DC|suit|dataReg[137] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector632~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [137]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[137] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[137] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneive_lcell_comb \DC|suit|Selector629~0 (
// Equation(s):
// \DC|suit|Selector629~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [137]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [137]),
	.cin(gnd),
	.combout(\DC|suit|Selector629~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector629~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector629~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N27
dffeas \DC|suit|dataReg[140] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector629~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [140]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[140] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[140] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \DC|suit|Selector626~0 (
// Equation(s):
// \DC|suit|Selector626~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [140])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [140]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector626~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector626~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector626~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N17
dffeas \DC|suit|dataReg[143] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector626~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [143]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[143] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[143] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \DC|suit|Selector623~0 (
// Equation(s):
// \DC|suit|Selector623~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [143]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [143]),
	.cin(gnd),
	.combout(\DC|suit|Selector623~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector623~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector623~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N23
dffeas \DC|suit|dataReg[146] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector623~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [146]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[146] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[146] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneive_lcell_comb \DC|suit|Selector620~0 (
// Equation(s):
// \DC|suit|Selector620~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [146])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [146]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector620~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector620~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector620~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N13
dffeas \DC|suit|dataReg[149] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector620~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [149]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[149] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[149] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneive_lcell_comb \DC|suit|Selector617~0 (
// Equation(s):
// \DC|suit|Selector617~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [149]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [149]),
	.cin(gnd),
	.combout(\DC|suit|Selector617~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector617~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector617~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N15
dffeas \DC|suit|dataReg[152] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector617~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [152]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[152] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[152] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneive_lcell_comb \DC|suit|Selector614~0 (
// Equation(s):
// \DC|suit|Selector614~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [152]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|dataReg [152]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector614~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector614~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector614~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N21
dffeas \DC|suit|dataReg[155] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector614~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [155]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[155] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[155] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneive_lcell_comb \DC|suit|Selector611~0 (
// Equation(s):
// \DC|suit|Selector611~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [155]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [155]),
	.cin(gnd),
	.combout(\DC|suit|Selector611~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector611~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector611~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N11
dffeas \DC|suit|dataReg[158] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector611~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [158]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[158] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[158] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneive_lcell_comb \DC|suit|Selector608~0 (
// Equation(s):
// \DC|suit|Selector608~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [158]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [158]),
	.cin(gnd),
	.combout(\DC|suit|Selector608~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector608~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector608~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N1
dffeas \DC|suit|dataReg[161] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector608~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [161]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[161] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[161] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneive_lcell_comb \DC|suit|Selector605~0 (
// Equation(s):
// \DC|suit|Selector605~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [161]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [161]),
	.cin(gnd),
	.combout(\DC|suit|Selector605~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector605~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector605~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N7
dffeas \DC|suit|dataReg[164] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector605~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [164]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[164] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[164] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneive_lcell_comb \DC|suit|Selector602~0 (
// Equation(s):
// \DC|suit|Selector602~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [164]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [164]),
	.cin(gnd),
	.combout(\DC|suit|Selector602~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector602~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector602~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N19
dffeas \DC|suit|dataReg[167] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector602~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [167]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[167] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[167] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneive_lcell_comb \DC|suit|Selector599~0 (
// Equation(s):
// \DC|suit|Selector599~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [167]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [167]),
	.cin(gnd),
	.combout(\DC|suit|Selector599~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector599~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector599~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N9
dffeas \DC|suit|dataReg[170] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector599~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [170]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[170] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[170] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneive_lcell_comb \DC|suit|Selector596~0 (
// Equation(s):
// \DC|suit|Selector596~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [170]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [170]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector596~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector596~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector596~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N5
dffeas \DC|suit|dataReg[173] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector596~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [173]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[173] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[173] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneive_lcell_comb \DC|suit|Selector593~0 (
// Equation(s):
// \DC|suit|Selector593~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [173]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [173]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector593~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector593~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector593~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N3
dffeas \DC|suit|dataReg[176] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector593~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [176]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[176] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[176] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \DC|suit|Selector590~0 (
// Equation(s):
// \DC|suit|Selector590~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [176]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [176]),
	.cin(gnd),
	.combout(\DC|suit|Selector590~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector590~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector590~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N25
dffeas \DC|suit|dataReg[179] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector590~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [179]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[179] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[179] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneive_lcell_comb \DC|suit|Selector587~0 (
// Equation(s):
// \DC|suit|Selector587~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [179]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [590]),
	.datad(\DC|suit|dataReg [179]),
	.cin(gnd),
	.combout(\DC|suit|Selector587~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector587~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector587~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N23
dffeas \DC|suit|dataReg[182] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector587~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [182]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[182] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[182] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneive_lcell_comb \DC|suit|Selector584~0 (
// Equation(s):
// \DC|suit|Selector584~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [182]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [590]),
	.datac(\DC|suit|dataReg [182]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector584~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector584~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector584~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N21
dffeas \DC|suit|dataReg[185] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector584~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [185]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[185] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[185] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneive_lcell_comb \DC|suit|Selector581~0 (
// Equation(s):
// \DC|suit|Selector581~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [185]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [185]),
	.cin(gnd),
	.combout(\DC|suit|Selector581~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector581~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector581~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N5
dffeas \DC|suit|dataReg[188] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector581~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [188]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[188] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[188] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneive_lcell_comb \DC|suit|Selector578~0 (
// Equation(s):
// \DC|suit|Selector578~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [188]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [188]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector578~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector578~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector578~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N19
dffeas \DC|suit|dataReg[191] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector578~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [191]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[191] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[191] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N0
cycloneive_lcell_comb \DC|suit|Selector575~0 (
// Equation(s):
// \DC|suit|Selector575~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [191]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [191]),
	.cin(gnd),
	.combout(\DC|suit|Selector575~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector575~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector575~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N1
dffeas \DC|suit|dataReg[194] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector575~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [194]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[194] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[194] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneive_lcell_comb \DC|suit|Selector572~0 (
// Equation(s):
// \DC|suit|Selector572~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [194]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [590]),
	.datad(\DC|suit|dataReg [194]),
	.cin(gnd),
	.combout(\DC|suit|Selector572~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector572~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector572~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N27
dffeas \DC|suit|dataReg[197] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector572~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [197]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[197] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[197] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N24
cycloneive_lcell_comb \DC|suit|Selector569~0 (
// Equation(s):
// \DC|suit|Selector569~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [197]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [590]),
	.datac(\DC|suit|dataReg [197]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector569~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector569~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector569~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N25
dffeas \DC|suit|dataReg[200] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector569~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [200]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[200] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[200] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneive_lcell_comb \DC|suit|Selector566~0 (
// Equation(s):
// \DC|suit|Selector566~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [200]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [200]),
	.cin(gnd),
	.combout(\DC|suit|Selector566~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector566~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector566~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N7
dffeas \DC|suit|dataReg[203] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector566~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [203]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[203] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[203] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneive_lcell_comb \DC|suit|Selector563~0 (
// Equation(s):
// \DC|suit|Selector563~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [203]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [203]),
	.cin(gnd),
	.combout(\DC|suit|Selector563~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector563~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector563~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N29
dffeas \DC|suit|dataReg[206] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector563~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [206]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[206] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[206] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneive_lcell_comb \DC|suit|Selector560~0 (
// Equation(s):
// \DC|suit|Selector560~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [206]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [206]),
	.cin(gnd),
	.combout(\DC|suit|Selector560~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector560~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector560~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N31
dffeas \DC|suit|dataReg[209] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector560~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [209]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[209] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[209] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneive_lcell_comb \DC|suit|Selector557~0 (
// Equation(s):
// \DC|suit|Selector557~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [209])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [209]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector557~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector557~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector557~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N13
dffeas \DC|suit|dataReg[212] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector557~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [212]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[212] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[212] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneive_lcell_comb \DC|suit|Selector554~0 (
// Equation(s):
// \DC|suit|Selector554~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [212]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [590]),
	.datad(\DC|suit|dataReg [212]),
	.cin(gnd),
	.combout(\DC|suit|Selector554~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector554~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector554~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N11
dffeas \DC|suit|dataReg[215] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector554~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [215]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[215] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[215] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneive_lcell_comb \DC|suit|Selector551~0 (
// Equation(s):
// \DC|suit|Selector551~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [215]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [215]),
	.cin(gnd),
	.combout(\DC|suit|Selector551~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector551~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector551~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N17
dffeas \DC|suit|dataReg[218] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector551~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [218]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[218] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[218] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneive_lcell_comb \DC|suit|Selector548~0 (
// Equation(s):
// \DC|suit|Selector548~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [218]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [218]),
	.cin(gnd),
	.combout(\DC|suit|Selector548~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector548~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector548~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N3
dffeas \DC|suit|dataReg[221] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector548~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [221]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[221] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[221] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneive_lcell_comb \DC|suit|Selector545~0 (
// Equation(s):
// \DC|suit|Selector545~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [221]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [221]),
	.cin(gnd),
	.combout(\DC|suit|Selector545~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector545~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector545~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N9
dffeas \DC|suit|dataReg[224] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector545~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [224]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[224] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[224] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
cycloneive_lcell_comb \DC|suit|Selector542~0 (
// Equation(s):
// \DC|suit|Selector542~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [224]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [224]),
	.cin(gnd),
	.combout(\DC|suit|Selector542~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector542~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector542~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N3
dffeas \DC|suit|dataReg[227] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector542~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [227]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[227] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[227] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
cycloneive_lcell_comb \DC|suit|Selector539~0 (
// Equation(s):
// \DC|suit|Selector539~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [227]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [227]),
	.cin(gnd),
	.combout(\DC|suit|Selector539~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector539~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector539~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N17
dffeas \DC|suit|dataReg[230] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector539~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [230]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[230] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[230] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
cycloneive_lcell_comb \DC|suit|Selector536~0 (
// Equation(s):
// \DC|suit|Selector536~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [230]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [230]),
	.cin(gnd),
	.combout(\DC|suit|Selector536~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector536~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector536~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N23
dffeas \DC|suit|dataReg[233] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector536~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [233]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[233] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[233] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
cycloneive_lcell_comb \DC|suit|Selector533~0 (
// Equation(s):
// \DC|suit|Selector533~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [233]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|dataReg [233]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector533~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector533~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector533~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N21
dffeas \DC|suit|dataReg[236] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector533~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [236]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[236] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[236] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
cycloneive_lcell_comb \DC|suit|Selector530~0 (
// Equation(s):
// \DC|suit|Selector530~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [236]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [236]),
	.cin(gnd),
	.combout(\DC|suit|Selector530~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector530~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector530~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N31
dffeas \DC|suit|dataReg[239] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector530~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [239]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[239] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[239] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
cycloneive_lcell_comb \DC|suit|Selector527~0 (
// Equation(s):
// \DC|suit|Selector527~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [239]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [239]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector527~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector527~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector527~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N5
dffeas \DC|suit|dataReg[242] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector527~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [242]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[242] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[242] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
cycloneive_lcell_comb \DC|suit|Selector524~0 (
// Equation(s):
// \DC|suit|Selector524~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [242]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|dataReg [242]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector524~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector524~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector524~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N27
dffeas \DC|suit|dataReg[245] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector524~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [245]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[245] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[245] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
cycloneive_lcell_comb \DC|suit|Selector521~0 (
// Equation(s):
// \DC|suit|Selector521~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [245])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [245]),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector521~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector521~0 .lut_mask = 16'hAACC;
defparam \DC|suit|Selector521~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N1
dffeas \DC|suit|dataReg[248] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector521~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [248]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[248] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[248] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
cycloneive_lcell_comb \DC|suit|Selector518~0 (
// Equation(s):
// \DC|suit|Selector518~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [248]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [248]),
	.cin(gnd),
	.combout(\DC|suit|Selector518~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector518~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector518~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N15
dffeas \DC|suit|dataReg[251] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector518~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [251]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[251] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[251] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
cycloneive_lcell_comb \DC|suit|Selector515~0 (
// Equation(s):
// \DC|suit|Selector515~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [251]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|dataReg [251]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector515~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector515~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector515~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N13
dffeas \DC|suit|dataReg[254] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector515~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [254]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[254] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[254] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N10
cycloneive_lcell_comb \DC|suit|Selector512~0 (
// Equation(s):
// \DC|suit|Selector512~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [254])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [254]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suitDataReg [746]),
	.cin(gnd),
	.combout(\DC|suit|Selector512~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector512~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector512~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N11
dffeas \DC|suit|dataReg[257] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector512~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [257]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[257] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[257] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N8
cycloneive_lcell_comb \DC|suit|Selector509~0 (
// Equation(s):
// \DC|suit|Selector509~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [257]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [257]),
	.cin(gnd),
	.combout(\DC|suit|Selector509~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector509~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector509~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N9
dffeas \DC|suit|dataReg[260] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector509~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [260]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[260] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[260] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
cycloneive_lcell_comb \DC|suit|Selector506~0 (
// Equation(s):
// \DC|suit|Selector506~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [260]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|dataReg [260]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector506~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector506~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector506~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N7
dffeas \DC|suit|dataReg[263] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector506~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [263]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[263] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[263] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
cycloneive_lcell_comb \DC|suit|Selector503~0 (
// Equation(s):
// \DC|suit|Selector503~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [263])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [263]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suitDataReg [746]),
	.cin(gnd),
	.combout(\DC|suit|Selector503~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector503~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector503~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N29
dffeas \DC|suit|dataReg[266] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector503~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [266]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[266] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[266] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
cycloneive_lcell_comb \DC|suit|Selector500~0 (
// Equation(s):
// \DC|suit|Selector500~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [266]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [266]),
	.cin(gnd),
	.combout(\DC|suit|Selector500~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector500~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector500~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N19
dffeas \DC|suit|dataReg[269] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector500~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [269]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[269] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[269] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector497~0 (
// Equation(s):
// \DC|suit|Selector497~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [269]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [269]),
	.cin(gnd),
	.combout(\DC|suit|Selector497~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector497~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector497~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N25
dffeas \DC|suit|dataReg[272] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector497~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [272]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[272] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[272] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneive_lcell_comb \DC|suit|Selector494~0 (
// Equation(s):
// \DC|suit|Selector494~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [272]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [272]),
	.cin(gnd),
	.combout(\DC|suit|Selector494~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector494~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector494~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N5
dffeas \DC|suit|dataReg[275] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector494~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [275]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[275] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[275] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N26
cycloneive_lcell_comb \DC|suit|Selector491~0 (
// Equation(s):
// \DC|suit|Selector491~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [275])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [275]),
	.datac(\DC|suitDataReg [746]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector491~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector491~0 .lut_mask = 16'hD8D8;
defparam \DC|suit|Selector491~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N27
dffeas \DC|suit|dataReg[278] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector491~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [278]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[278] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[278] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector488~0 (
// Equation(s):
// \DC|suit|Selector488~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [278])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [278]),
	.datad(\DC|suitDataReg [746]),
	.cin(gnd),
	.combout(\DC|suit|Selector488~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector488~0 .lut_mask = 16'hF5A0;
defparam \DC|suit|Selector488~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N25
dffeas \DC|suit|dataReg[281] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector488~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [281]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[281] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[281] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N22
cycloneive_lcell_comb \DC|suit|Selector485~0 (
// Equation(s):
// \DC|suit|Selector485~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [281]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [281]),
	.cin(gnd),
	.combout(\DC|suit|Selector485~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector485~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector485~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N23
dffeas \DC|suit|dataReg[284] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector485~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [284]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[284] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[284] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N30
cycloneive_lcell_comb \DC|suit|Selector482~0 (
// Equation(s):
// \DC|suit|Selector482~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [284]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [284]),
	.cin(gnd),
	.combout(\DC|suit|Selector482~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector482~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector482~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N31
dffeas \DC|suit|dataReg[287] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector482~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [287]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[287] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[287] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N28
cycloneive_lcell_comb \DC|suit|Selector479~0 (
// Equation(s):
// \DC|suit|Selector479~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [287]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [287]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector479~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector479~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector479~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N29
dffeas \DC|suit|dataReg[290] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector479~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [290]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[290] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[290] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N18
cycloneive_lcell_comb \DC|suit|Selector476~0 (
// Equation(s):
// \DC|suit|Selector476~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [290]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [290]),
	.cin(gnd),
	.combout(\DC|suit|Selector476~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector476~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector476~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N19
dffeas \DC|suit|dataReg[293] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector476~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [293]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[293] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[293] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N0
cycloneive_lcell_comb \DC|suit|Selector473~0 (
// Equation(s):
// \DC|suit|Selector473~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [293]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [293]),
	.cin(gnd),
	.combout(\DC|suit|Selector473~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector473~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector473~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N1
dffeas \DC|suit|dataReg[296] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector473~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [296]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[296] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[296] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N14
cycloneive_lcell_comb \DC|suit|Selector470~0 (
// Equation(s):
// \DC|suit|Selector470~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [296]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [296]),
	.cin(gnd),
	.combout(\DC|suit|Selector470~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector470~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector470~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N15
dffeas \DC|suit|dataReg[299] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector470~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [299]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[299] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[299] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N20
cycloneive_lcell_comb \DC|suit|Selector467~0 (
// Equation(s):
// \DC|suit|Selector467~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [299]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|dataReg [299]),
	.datac(gnd),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector467~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector467~0 .lut_mask = 16'hCCAA;
defparam \DC|suit|Selector467~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N21
dffeas \DC|suit|dataReg[302] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector467~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [302]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[302] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[302] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N2
cycloneive_lcell_comb \DC|suit|Selector464~0 (
// Equation(s):
// \DC|suit|Selector464~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [302]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [302]),
	.cin(gnd),
	.combout(\DC|suit|Selector464~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector464~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector464~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N3
dffeas \DC|suit|dataReg[305] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector464~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [305]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[305] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[305] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N8
cycloneive_lcell_comb \DC|suit|Selector461~0 (
// Equation(s):
// \DC|suit|Selector461~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [305]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [305]),
	.cin(gnd),
	.combout(\DC|suit|Selector461~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector461~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector461~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N9
dffeas \DC|suit|dataReg[308] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector461~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [308]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[308] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[308] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N22
cycloneive_lcell_comb \DC|suit|Selector458~0 (
// Equation(s):
// \DC|suit|Selector458~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [308]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|dataReg [308]),
	.datac(gnd),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector458~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector458~0 .lut_mask = 16'hCCAA;
defparam \DC|suit|Selector458~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N23
dffeas \DC|suit|dataReg[311] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector458~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [311]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[311] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[311] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N4
cycloneive_lcell_comb \DC|suit|Selector455~0 (
// Equation(s):
// \DC|suit|Selector455~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [311])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [311]),
	.datad(\DC|suitDataReg [746]),
	.cin(gnd),
	.combout(\DC|suit|Selector455~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector455~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector455~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N5
dffeas \DC|suit|dataReg[314] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector455~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [314]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[314] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[314] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N26
cycloneive_lcell_comb \DC|suit|Selector452~0 (
// Equation(s):
// \DC|suit|Selector452~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [314]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|dataReg [314]),
	.datac(gnd),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector452~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector452~0 .lut_mask = 16'hCCAA;
defparam \DC|suit|Selector452~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N27
dffeas \DC|suit|dataReg[317] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector452~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [317]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[317] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[317] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N24
cycloneive_lcell_comb \DC|suit|Selector449~0 (
// Equation(s):
// \DC|suit|Selector449~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [317])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [317]),
	.datad(\DC|suitDataReg [746]),
	.cin(gnd),
	.combout(\DC|suit|Selector449~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector449~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector449~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N25
dffeas \DC|suit|dataReg[320] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector449~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [320]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[320] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[320] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
cycloneive_lcell_comb \DC|suit|Selector446~0 (
// Equation(s):
// \DC|suit|Selector446~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [320]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [320]),
	.cin(gnd),
	.combout(\DC|suit|Selector446~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector446~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector446~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N7
dffeas \DC|suit|dataReg[323] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector446~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [323]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[323] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[323] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N12
cycloneive_lcell_comb \DC|suit|Selector443~0 (
// Equation(s):
// \DC|suit|Selector443~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [323]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [323]),
	.cin(gnd),
	.combout(\DC|suit|Selector443~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector443~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector443~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N13
dffeas \DC|suit|dataReg[326] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector443~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [326]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[326] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[326] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
cycloneive_lcell_comb \DC|suit|Selector440~0 (
// Equation(s):
// \DC|suit|Selector440~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [326]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [326]),
	.cin(gnd),
	.combout(\DC|suit|Selector440~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector440~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector440~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N11
dffeas \DC|suit|dataReg[329] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector440~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [329]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[329] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[329] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
cycloneive_lcell_comb \DC|suit|Selector437~0 (
// Equation(s):
// \DC|suit|Selector437~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [329]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [329]),
	.cin(gnd),
	.combout(\DC|suit|Selector437~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector437~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector437~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N17
dffeas \DC|suit|dataReg[332] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector437~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [332]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[332] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[332] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector434~0 (
// Equation(s):
// \DC|suit|Selector434~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [332])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [749])))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [332]),
	.datad(\DC|suitDataReg [749]),
	.cin(gnd),
	.combout(\DC|suit|Selector434~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector434~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector434~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N21
dffeas \DC|suit|dataReg[335] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector434~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [335]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[335] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[335] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N14
cycloneive_lcell_comb \DC|suit|Selector431~0 (
// Equation(s):
// \DC|suit|Selector431~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [335]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [335]),
	.cin(gnd),
	.combout(\DC|suit|Selector431~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector431~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector431~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N15
dffeas \DC|suit|dataReg[338] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector431~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [338]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[338] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[338] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector428~0 (
// Equation(s):
// \DC|suit|Selector428~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [338]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [338]),
	.cin(gnd),
	.combout(\DC|suit|Selector428~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector428~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector428~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N13
dffeas \DC|suit|dataReg[341] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector428~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [341]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[341] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[341] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector425~0 (
// Equation(s):
// \DC|suit|Selector425~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [341]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [341]),
	.cin(gnd),
	.combout(\DC|suit|Selector425~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector425~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector425~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N29
dffeas \DC|suit|dataReg[344] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector425~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [344]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[344] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[344] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector422~0 (
// Equation(s):
// \DC|suit|Selector422~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [344]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [344]),
	.cin(gnd),
	.combout(\DC|suit|Selector422~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector422~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector422~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N3
dffeas \DC|suit|dataReg[347] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector422~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [347]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[347] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[347] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector419~0 (
// Equation(s):
// \DC|suit|Selector419~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [347]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [347]),
	.cin(gnd),
	.combout(\DC|suit|Selector419~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector419~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector419~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N17
dffeas \DC|suit|dataReg[350] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector419~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [350]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[350] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[350] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector416~0 (
// Equation(s):
// \DC|suit|Selector416~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [350]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [350]),
	.cin(gnd),
	.combout(\DC|suit|Selector416~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector416~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector416~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N31
dffeas \DC|suit|dataReg[353] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector416~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [353]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[353] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[353] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector413~0 (
// Equation(s):
// \DC|suit|Selector413~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [353])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [353]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector413~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector413~0 .lut_mask = 16'hB8B8;
defparam \DC|suit|Selector413~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N21
dffeas \DC|suit|dataReg[356] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector413~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [356]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[356] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[356] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector410~0 (
// Equation(s):
// \DC|suit|Selector410~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [356]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [356]),
	.cin(gnd),
	.combout(\DC|suit|Selector410~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector410~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector410~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N27
dffeas \DC|suit|dataReg[359] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector410~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [359]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[359] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[359] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector407~0 (
// Equation(s):
// \DC|suit|Selector407~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [359])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [359]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector407~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector407~0 .lut_mask = 16'hB8B8;
defparam \DC|suit|Selector407~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N1
dffeas \DC|suit|dataReg[362] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector407~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [362]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[362] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[362] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector404~0 (
// Equation(s):
// \DC|suit|Selector404~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [362]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [362]),
	.cin(gnd),
	.combout(\DC|suit|Selector404~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector404~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector404~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N23
dffeas \DC|suit|dataReg[365] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector404~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [365]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[365] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[365] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N4
cycloneive_lcell_comb \DC|suit|Selector401~0 (
// Equation(s):
// \DC|suit|Selector401~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [365])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [365]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector401~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector401~0 .lut_mask = 16'hB8B8;
defparam \DC|suit|Selector401~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N5
dffeas \DC|suit|dataReg[368] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector401~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [368]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[368] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[368] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N10
cycloneive_lcell_comb \DC|suit|Selector398~0 (
// Equation(s):
// \DC|suit|Selector398~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [368]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [368]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector398~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector398~0 .lut_mask = 16'hE2E2;
defparam \DC|suit|Selector398~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N11
dffeas \DC|suit|dataReg[371] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector398~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [371]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[371] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[371] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N8
cycloneive_lcell_comb \DC|suit|Selector395~0 (
// Equation(s):
// \DC|suit|Selector395~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [371]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [371]),
	.cin(gnd),
	.combout(\DC|suit|Selector395~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector395~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector395~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N9
dffeas \DC|suit|dataReg[374] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector395~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [374]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[374] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[374] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N14
cycloneive_lcell_comb \DC|suit|Selector392~0 (
// Equation(s):
// \DC|suit|Selector392~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [374]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [374]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector392~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector392~0 .lut_mask = 16'hE2E2;
defparam \DC|suit|Selector392~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N15
dffeas \DC|suit|dataReg[377] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector392~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [377]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[377] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[377] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector389~0 (
// Equation(s):
// \DC|suit|Selector389~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [377]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [377]),
	.cin(gnd),
	.combout(\DC|suit|Selector389~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector389~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector389~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N13
dffeas \DC|suit|dataReg[380] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector389~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [380]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[380] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[380] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector386~0 (
// Equation(s):
// \DC|suit|Selector386~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [380]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [749]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [380]),
	.cin(gnd),
	.combout(\DC|suit|Selector386~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector386~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector386~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N19
dffeas \DC|suit|dataReg[383] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector386~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [383]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[383] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[383] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector383~0 (
// Equation(s):
// \DC|suit|Selector383~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [383]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [383]),
	.cin(gnd),
	.combout(\DC|suit|Selector383~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector383~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector383~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N7
dffeas \DC|suit|dataReg[386] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector383~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [386]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[386] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[386] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector380~0 (
// Equation(s):
// \DC|suit|Selector380~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [386]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [749]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [386]),
	.cin(gnd),
	.combout(\DC|suit|Selector380~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector380~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector380~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N25
dffeas \DC|suit|dataReg[389] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector380~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [389]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[389] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[389] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector377~0 (
// Equation(s):
// \DC|suit|Selector377~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [389]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|dataReg [389]),
	.cin(gnd),
	.combout(\DC|suit|Selector377~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector377~0 .lut_mask = 16'hEE44;
defparam \DC|suit|Selector377~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N27
dffeas \DC|suit|dataReg[392] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector377~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [392]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[392] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[392] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector374~0 (
// Equation(s):
// \DC|suit|Selector374~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [392]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|dataReg [392]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector374~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector374~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector374~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N17
dffeas \DC|suit|dataReg[395] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector374~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [395]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[395] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[395] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector371~0 (
// Equation(s):
// \DC|suit|Selector371~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [395]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|dataReg [395]),
	.cin(gnd),
	.combout(\DC|suit|Selector371~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector371~0 .lut_mask = 16'hEE44;
defparam \DC|suit|Selector371~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N31
dffeas \DC|suit|dataReg[398] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector371~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [398]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[398] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[398] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector368~0 (
// Equation(s):
// \DC|suit|Selector368~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [398]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|dataReg [398]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector368~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector368~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector368~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N29
dffeas \DC|suit|dataReg[401] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector368~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [401]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[401] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[401] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector365~0 (
// Equation(s):
// \DC|suit|Selector365~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [401]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|dataReg [401]),
	.cin(gnd),
	.combout(\DC|suit|Selector365~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector365~0 .lut_mask = 16'hEE44;
defparam \DC|suit|Selector365~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N3
dffeas \DC|suit|dataReg[404] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector365~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [404]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[404] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[404] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N8
cycloneive_lcell_comb \DC|suit|Selector362~0 (
// Equation(s):
// \DC|suit|Selector362~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [404]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|dataReg [404]),
	.cin(gnd),
	.combout(\DC|suit|Selector362~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector362~0 .lut_mask = 16'hEE44;
defparam \DC|suit|Selector362~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N9
dffeas \DC|suit|dataReg[407] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector362~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [407]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[407] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[407] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector359~0 (
// Equation(s):
// \DC|suit|Selector359~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [407]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|dataReg [407]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector359~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector359~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector359~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N23
dffeas \DC|suit|dataReg[410] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector359~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [410]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[410] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[410] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector356~0 (
// Equation(s):
// \DC|suit|Selector356~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [410]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|dataReg [410]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector356~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector356~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector356~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N21
dffeas \DC|suit|dataReg[413] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector356~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [413]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[413] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[413] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N10
cycloneive_lcell_comb \DC|suit|Selector353~0 (
// Equation(s):
// \DC|suit|Selector353~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [413]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|dataReg [413]),
	.cin(gnd),
	.combout(\DC|suit|Selector353~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector353~0 .lut_mask = 16'hEE44;
defparam \DC|suit|Selector353~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N11
dffeas \DC|suit|dataReg[416] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector353~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [416]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[416] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[416] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector350~0 (
// Equation(s):
// \DC|suit|Selector350~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [416]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|dataReg [416]),
	.cin(gnd),
	.combout(\DC|suit|Selector350~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector350~0 .lut_mask = 16'hEE44;
defparam \DC|suit|Selector350~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N25
dffeas \DC|suit|dataReg[419] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector350~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [419]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[419] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[419] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector347~0 (
// Equation(s):
// \DC|suit|Selector347~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [419]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|dataReg [419]),
	.cin(gnd),
	.combout(\DC|suit|Selector347~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector347~0 .lut_mask = 16'hEE44;
defparam \DC|suit|Selector347~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N7
dffeas \DC|suit|dataReg[422] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector347~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [422]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[422] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[422] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N4
cycloneive_lcell_comb \DC|suit|Selector344~0 (
// Equation(s):
// \DC|suit|Selector344~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [422]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(gnd),
	.datad(\DC|suit|dataReg [422]),
	.cin(gnd),
	.combout(\DC|suit|Selector344~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector344~0 .lut_mask = 16'hEE44;
defparam \DC|suit|Selector344~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N5
dffeas \DC|suit|dataReg[425] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector344~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [425]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[425] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[425] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector341~0 (
// Equation(s):
// \DC|suit|Selector341~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [425])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [749])))

	.dataa(gnd),
	.datab(\DC|suit|dataReg [425]),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector341~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector341~0 .lut_mask = 16'hCCF0;
defparam \DC|suit|Selector341~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N19
dffeas \DC|suit|dataReg[428] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector341~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [428]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[428] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[428] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector338~0 (
// Equation(s):
// \DC|suit|Selector338~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [428]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [428]),
	.cin(gnd),
	.combout(\DC|suit|Selector338~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector338~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector338~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N1
dffeas \DC|suit|dataReg[431] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector338~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [431]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[431] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[431] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N18
cycloneive_lcell_comb \DC|suit|Selector335~0 (
// Equation(s):
// \DC|suit|Selector335~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [431]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [431]),
	.cin(gnd),
	.combout(\DC|suit|Selector335~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector335~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector335~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N19
dffeas \DC|suit|dataReg[434] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector335~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [434]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[434] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[434] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N16
cycloneive_lcell_comb \DC|suit|Selector332~0 (
// Equation(s):
// \DC|suit|Selector332~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [434]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [434]),
	.cin(gnd),
	.combout(\DC|suit|Selector332~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector332~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector332~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N17
dffeas \DC|suit|dataReg[437] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector332~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [437]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[437] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[437] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N20
cycloneive_lcell_comb \DC|suit|Selector329~0 (
// Equation(s):
// \DC|suit|Selector329~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [437]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(\DC|suitDataReg [749]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [437]),
	.cin(gnd),
	.combout(\DC|suit|Selector329~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector329~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector329~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N21
dffeas \DC|suit|dataReg[440] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector329~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [440]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[440] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[440] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N2
cycloneive_lcell_comb \DC|suit|Selector326~0 (
// Equation(s):
// \DC|suit|Selector326~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [440]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [440]),
	.cin(gnd),
	.combout(\DC|suit|Selector326~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector326~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector326~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N3
dffeas \DC|suit|dataReg[443] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector326~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [443]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[443] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[443] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N0
cycloneive_lcell_comb \DC|suit|Selector323~0 (
// Equation(s):
// \DC|suit|Selector323~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [443]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [443]),
	.cin(gnd),
	.combout(\DC|suit|Selector323~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector323~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector323~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N1
dffeas \DC|suit|dataReg[446] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector323~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [446]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[446] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[446] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N6
cycloneive_lcell_comb \DC|suit|Selector320~0 (
// Equation(s):
// \DC|suit|Selector320~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [446]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [446]),
	.cin(gnd),
	.combout(\DC|suit|Selector320~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector320~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector320~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N7
dffeas \DC|suit|dataReg[449] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector320~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [449]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[449] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[449] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N12
cycloneive_lcell_comb \DC|suit|Selector317~0 (
// Equation(s):
// \DC|suit|Selector317~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [449]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [449]),
	.cin(gnd),
	.combout(\DC|suit|Selector317~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector317~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector317~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N13
dffeas \DC|suit|dataReg[452] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector317~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [452]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[452] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[452] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N10
cycloneive_lcell_comb \DC|suit|Selector314~0 (
// Equation(s):
// \DC|suit|Selector314~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [452]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [452]),
	.cin(gnd),
	.combout(\DC|suit|Selector314~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector314~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N11
dffeas \DC|suit|dataReg[455] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector314~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [455]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[455] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[455] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector311~0 (
// Equation(s):
// \DC|suit|Selector311~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [455]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [455]),
	.cin(gnd),
	.combout(\DC|suit|Selector311~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector311~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector311~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N25
dffeas \DC|suit|dataReg[458] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector311~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [458]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[458] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[458] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N30
cycloneive_lcell_comb \DC|suit|Selector308~0 (
// Equation(s):
// \DC|suit|Selector308~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [458]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [458]),
	.cin(gnd),
	.combout(\DC|suit|Selector308~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector308~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector308~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N31
dffeas \DC|suit|dataReg[461] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector308~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [461]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[461] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[461] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N28
cycloneive_lcell_comb \DC|suit|Selector305~0 (
// Equation(s):
// \DC|suit|Selector305~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [461])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [590])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [461]),
	.datad(\DC|suitDataReg [590]),
	.cin(gnd),
	.combout(\DC|suit|Selector305~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector305~0 .lut_mask = 16'hF5A0;
defparam \DC|suit|Selector305~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N29
dffeas \DC|suit|dataReg[464] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector305~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [464]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[464] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[464] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N26
cycloneive_lcell_comb \DC|suit|Selector302~0 (
// Equation(s):
// \DC|suit|Selector302~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [464]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [464]),
	.cin(gnd),
	.combout(\DC|suit|Selector302~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector302~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector302~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N27
dffeas \DC|suit|dataReg[467] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector302~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [467]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[467] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[467] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N8
cycloneive_lcell_comb \DC|suit|Selector299~0 (
// Equation(s):
// \DC|suit|Selector299~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [467])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [467]),
	.datad(\DC|suitDataReg [746]),
	.cin(gnd),
	.combout(\DC|suit|Selector299~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector299~0 .lut_mask = 16'hF5A0;
defparam \DC|suit|Selector299~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N9
dffeas \DC|suit|dataReg[470] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector299~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [470]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[470] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[470] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N10
cycloneive_lcell_comb \DC|suit|Selector296~0 (
// Equation(s):
// \DC|suit|Selector296~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [470]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [470]),
	.cin(gnd),
	.combout(\DC|suit|Selector296~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector296~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector296~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N11
dffeas \DC|suit|dataReg[473] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector296~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [473]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[473] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[473] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N8
cycloneive_lcell_comb \DC|suit|Selector293~0 (
// Equation(s):
// \DC|suit|Selector293~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [473]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [473]),
	.cin(gnd),
	.combout(\DC|suit|Selector293~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector293~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector293~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N9
dffeas \DC|suit|dataReg[476] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector293~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [476]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[476] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[476] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector290~0 (
// Equation(s):
// \DC|suit|Selector290~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [476]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [476]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector290~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector290~0 .lut_mask = 16'hE2E2;
defparam \DC|suit|Selector290~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N13
dffeas \DC|suit|dataReg[479] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector290~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [479]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[479] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[479] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector287~0 (
// Equation(s):
// \DC|suit|Selector287~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [479]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [479]),
	.cin(gnd),
	.combout(\DC|suit|Selector287~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector287~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector287~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N27
dffeas \DC|suit|dataReg[482] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector287~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [482]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[482] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[482] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector284~0 (
// Equation(s):
// \DC|suit|Selector284~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [482])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [482]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector284~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector284~0 .lut_mask = 16'hB8B8;
defparam \DC|suit|Selector284~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N17
dffeas \DC|suit|dataReg[485] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector284~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [485]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[485] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[485] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector281~0 (
// Equation(s):
// \DC|suit|Selector281~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [485]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [485]),
	.cin(gnd),
	.combout(\DC|suit|Selector281~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector281~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector281~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N23
dffeas \DC|suit|dataReg[488] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector281~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [488]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[488] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[488] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneive_lcell_comb \DC|suit|Selector278~0 (
// Equation(s):
// \DC|suit|Selector278~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [488]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [488]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector278~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector278~0 .lut_mask = 16'hE2E2;
defparam \DC|suit|Selector278~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N3
dffeas \DC|suit|dataReg[491] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector278~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [491]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[491] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[491] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneive_lcell_comb \DC|suit|Selector275~0 (
// Equation(s):
// \DC|suit|Selector275~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [491]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [491]),
	.cin(gnd),
	.combout(\DC|suit|Selector275~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector275~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector275~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N1
dffeas \DC|suit|dataReg[494] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector275~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [494]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[494] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[494] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneive_lcell_comb \DC|suit|Selector272~0 (
// Equation(s):
// \DC|suit|Selector272~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [494]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [590]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [494]),
	.cin(gnd),
	.combout(\DC|suit|Selector272~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector272~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector272~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N23
dffeas \DC|suit|dataReg[497] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector272~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [497]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[497] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[497] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneive_lcell_comb \DC|suit|Selector269~0 (
// Equation(s):
// \DC|suit|Selector269~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [497])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [590])))

	.dataa(\DC|suit|dataReg [497]),
	.datab(\DC|suitDataReg [590]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector269~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector269~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector269~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N21
dffeas \DC|suit|dataReg[500] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector269~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [500]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[500] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[500] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneive_lcell_comb \DC|suit|Selector266~0 (
// Equation(s):
// \DC|suit|Selector266~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [500]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [500]),
	.cin(gnd),
	.combout(\DC|suit|Selector266~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector266~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector266~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N27
dffeas \DC|suit|dataReg[503] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector266~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [503]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[503] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[503] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneive_lcell_comb \DC|suit|Selector263~0 (
// Equation(s):
// \DC|suit|Selector263~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [503]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [503]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector263~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector263~0 .lut_mask = 16'hE2E2;
defparam \DC|suit|Selector263~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N9
dffeas \DC|suit|dataReg[506] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector263~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [506]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[506] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[506] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneive_lcell_comb \DC|suit|Selector260~0 (
// Equation(s):
// \DC|suit|Selector260~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [506]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|dataReg [506]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector260~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector260~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector260~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N7
dffeas \DC|suit|dataReg[509] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector260~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [509]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[509] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[509] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneive_lcell_comb \DC|suit|Selector257~0 (
// Equation(s):
// \DC|suit|Selector257~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [509]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [590]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [509]),
	.cin(gnd),
	.combout(\DC|suit|Selector257~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector257~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N13
dffeas \DC|suit|dataReg[512] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector257~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [512]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[512] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[512] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneive_lcell_comb \DC|suit|Selector254~0 (
// Equation(s):
// \DC|suit|Selector254~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [512]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [590]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [512]),
	.cin(gnd),
	.combout(\DC|suit|Selector254~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector254~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N11
dffeas \DC|suit|dataReg[515] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector254~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [515]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[515] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[515] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \DC|suit|Selector251~0 (
// Equation(s):
// \DC|suit|Selector251~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [515]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [515]),
	.cin(gnd),
	.combout(\DC|suit|Selector251~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector251~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N25
dffeas \DC|suit|dataReg[518] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector251~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [518]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[518] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[518] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N20
cycloneive_lcell_comb \DC|suit|Selector248~0 (
// Equation(s):
// \DC|suit|Selector248~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [518])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [749])))

	.dataa(\DC|suit|dataReg [518]),
	.datab(\DC|suitDataReg [749]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector248~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector248~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N21
dffeas \DC|suit|dataReg[521] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector248~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [521]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[521] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[521] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N30
cycloneive_lcell_comb \DC|suit|Selector245~0 (
// Equation(s):
// \DC|suit|Selector245~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [521]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [521]),
	.cin(gnd),
	.combout(\DC|suit|Selector245~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector245~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector245~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N31
dffeas \DC|suit|dataReg[524] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector245~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [524]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[524] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[524] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N28
cycloneive_lcell_comb \DC|suit|Selector242~0 (
// Equation(s):
// \DC|suit|Selector242~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [524])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [524]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector242~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector242~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector242~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N29
dffeas \DC|suit|dataReg[527] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector242~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [527]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[527] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[527] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N18
cycloneive_lcell_comb \DC|suit|Selector239~0 (
// Equation(s):
// \DC|suit|Selector239~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [527]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [527]),
	.cin(gnd),
	.combout(\DC|suit|Selector239~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector239~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector239~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N19
dffeas \DC|suit|dataReg[530] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector239~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [530]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[530] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[530] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N16
cycloneive_lcell_comb \DC|suit|Selector236~0 (
// Equation(s):
// \DC|suit|Selector236~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [530]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [530]),
	.cin(gnd),
	.combout(\DC|suit|Selector236~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector236~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector236~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N17
dffeas \DC|suit|dataReg[533] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector236~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [533]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[533] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[533] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N22
cycloneive_lcell_comb \DC|suit|Selector233~0 (
// Equation(s):
// \DC|suit|Selector233~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [533]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [533]),
	.cin(gnd),
	.combout(\DC|suit|Selector233~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector233~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N23
dffeas \DC|suit|dataReg[536] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector233~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [536]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[536] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[536] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N4
cycloneive_lcell_comb \DC|suit|Selector230~0 (
// Equation(s):
// \DC|suit|Selector230~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [536])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [536]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector230~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector230~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector230~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N5
dffeas \DC|suit|dataReg[539] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector230~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [539]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[539] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[539] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N14
cycloneive_lcell_comb \DC|suit|Selector227~0 (
// Equation(s):
// \DC|suit|Selector227~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [539]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|dataReg [539]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector227~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector227~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N15
dffeas \DC|suit|dataReg[542] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector227~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [542]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[542] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[542] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N12
cycloneive_lcell_comb \DC|suit|Selector224~0 (
// Equation(s):
// \DC|suit|Selector224~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [542]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|dataReg [542]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector224~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector224~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N13
dffeas \DC|suit|dataReg[545] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector224~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [545]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[545] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[545] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N10
cycloneive_lcell_comb \DC|suit|Selector221~0 (
// Equation(s):
// \DC|suit|Selector221~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [545]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [545]),
	.cin(gnd),
	.combout(\DC|suit|Selector221~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector221~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N11
dffeas \DC|suit|dataReg[548] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector221~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [548]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[548] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[548] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N24
cycloneive_lcell_comb \DC|suit|Selector218~0 (
// Equation(s):
// \DC|suit|Selector218~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [548]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [548]),
	.cin(gnd),
	.combout(\DC|suit|Selector218~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector218~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector218~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N25
dffeas \DC|suit|dataReg[551] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector218~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [551]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[551] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[551] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N6
cycloneive_lcell_comb \DC|suit|Selector215~0 (
// Equation(s):
// \DC|suit|Selector215~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [551]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [551]),
	.cin(gnd),
	.combout(\DC|suit|Selector215~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector215~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector215~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N7
dffeas \DC|suit|dataReg[554] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector215~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [554]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[554] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[554] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N28
cycloneive_lcell_comb \DC|suit|Selector212~0 (
// Equation(s):
// \DC|suit|Selector212~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [554]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [554]),
	.cin(gnd),
	.combout(\DC|suit|Selector212~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector212~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector212~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N29
dffeas \DC|suit|dataReg[557] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector212~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [557]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[557] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[557] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N18
cycloneive_lcell_comb \DC|suit|Selector209~0 (
// Equation(s):
// \DC|suit|Selector209~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [557]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [557]),
	.cin(gnd),
	.combout(\DC|suit|Selector209~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector209~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N19
dffeas \DC|suit|dataReg[560] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector209~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [560]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[560] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[560] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N0
cycloneive_lcell_comb \DC|suit|Selector206~0 (
// Equation(s):
// \DC|suit|Selector206~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [560]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [560]),
	.cin(gnd),
	.combout(\DC|suit|Selector206~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector206~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector206~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N1
dffeas \DC|suit|dataReg[563] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector206~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [563]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[563] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[563] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N8
cycloneive_lcell_comb \DC|suit|Selector203~0 (
// Equation(s):
// \DC|suit|Selector203~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [563]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [563]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector203~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector203~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector203~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N9
dffeas \DC|suit|dataReg[566] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector203~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [566]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[566] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[566] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N6
cycloneive_lcell_comb \DC|suit|Selector200~0 (
// Equation(s):
// \DC|suit|Selector200~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [566]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|dataReg [566]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector200~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector200~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N7
dffeas \DC|suit|dataReg[569] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector200~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [569]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[569] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[569] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N12
cycloneive_lcell_comb \DC|suit|Selector197~0 (
// Equation(s):
// \DC|suit|Selector197~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [569]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [569]),
	.cin(gnd),
	.combout(\DC|suit|Selector197~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector197~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N13
dffeas \DC|suit|dataReg[572] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector197~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [572]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[572] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[572] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N10
cycloneive_lcell_comb \DC|suit|Selector194~0 (
// Equation(s):
// \DC|suit|Selector194~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [572]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [572]),
	.cin(gnd),
	.combout(\DC|suit|Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector194~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N11
dffeas \DC|suit|dataReg[575] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector194~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [575]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[575] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[575] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N24
cycloneive_lcell_comb \DC|suit|Selector191~0 (
// Equation(s):
// \DC|suit|Selector191~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [575]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [575]),
	.cin(gnd),
	.combout(\DC|suit|Selector191~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector191~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N25
dffeas \DC|suit|dataReg[578] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector191~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [578]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[578] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[578] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N22
cycloneive_lcell_comb \DC|suit|Selector188~0 (
// Equation(s):
// \DC|suit|Selector188~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [578]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [578]),
	.cin(gnd),
	.combout(\DC|suit|Selector188~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector188~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N23
dffeas \DC|suit|dataReg[581] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector188~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [581]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[581] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[581] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N30
cycloneive_lcell_comb \DC|suit|Selector185~0 (
// Equation(s):
// \DC|suit|Selector185~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [581]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [581]),
	.cin(gnd),
	.combout(\DC|suit|Selector185~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector185~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N31
dffeas \DC|suit|dataReg[584] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector185~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [584]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[584] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[584] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N20
cycloneive_lcell_comb \DC|suit|Selector182~0 (
// Equation(s):
// \DC|suit|Selector182~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [584])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [584]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector182~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector182~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N21
dffeas \DC|suit|dataReg[587] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector182~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [587]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[587] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[587] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N16
cycloneive_lcell_comb \DC|suit|Selector179~0 (
// Equation(s):
// \DC|suit|Selector179~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [587]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [590]),
	.datad(\DC|suit|dataReg [587]),
	.cin(gnd),
	.combout(\DC|suit|Selector179~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector179~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N17
dffeas \DC|suit|dataReg[590] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector179~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [590]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[590] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[590] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N14
cycloneive_lcell_comb \DC|suit|Selector176~0 (
// Equation(s):
// \DC|suit|Selector176~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [590]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [590]),
	.cin(gnd),
	.combout(\DC|suit|Selector176~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector176~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N15
dffeas \DC|suit|dataReg[593] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector176~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [593]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[593] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[593] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N4
cycloneive_lcell_comb \DC|suit|Selector173~0 (
// Equation(s):
// \DC|suit|Selector173~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [593]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|dataReg [593]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector173~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector173~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N5
dffeas \DC|suit|dataReg[596] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector173~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [596]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[596] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[596] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N10
cycloneive_lcell_comb \DC|suit|Selector170~0 (
// Equation(s):
// \DC|suit|Selector170~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [596]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|dataReg [596]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector170~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector170~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N11
dffeas \DC|suit|dataReg[599] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector170~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [599]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[599] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[599] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N0
cycloneive_lcell_comb \DC|suit|Selector167~0 (
// Equation(s):
// \DC|suit|Selector167~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [599]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [599]),
	.cin(gnd),
	.combout(\DC|suit|Selector167~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector167~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N1
dffeas \DC|suit|dataReg[602] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector167~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [602]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[602] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[602] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N6
cycloneive_lcell_comb \DC|suit|Selector164~0 (
// Equation(s):
// \DC|suit|Selector164~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [602]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [602]),
	.cin(gnd),
	.combout(\DC|suit|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector164~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N7
dffeas \DC|suit|dataReg[605] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector164~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [605]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[605] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[605] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N12
cycloneive_lcell_comb \DC|suit|Selector161~0 (
// Equation(s):
// \DC|suit|Selector161~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [605]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [605]),
	.cin(gnd),
	.combout(\DC|suit|Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector161~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N13
dffeas \DC|suit|dataReg[608] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector161~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [608]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[608] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[608] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N26
cycloneive_lcell_comb \DC|suit|Selector158~0 (
// Equation(s):
// \DC|suit|Selector158~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [608]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [608]),
	.cin(gnd),
	.combout(\DC|suit|Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector158~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N27
dffeas \DC|suit|dataReg[611] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector158~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [611]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[611] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[611] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N30
cycloneive_lcell_comb \DC|suit|Selector155~0 (
// Equation(s):
// \DC|suit|Selector155~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [611])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [611]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector155~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N31
dffeas \DC|suit|dataReg[614] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector155~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [614]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[614] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[614] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N28
cycloneive_lcell_comb \DC|suit|Selector152~0 (
// Equation(s):
// \DC|suit|Selector152~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [614])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [614]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector152~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N29
dffeas \DC|suit|dataReg[617] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector152~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [617]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[617] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[617] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N16
cycloneive_lcell_comb \DC|suit|Selector149~0 (
// Equation(s):
// \DC|suit|Selector149~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [617]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [617]),
	.cin(gnd),
	.combout(\DC|suit|Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector149~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N17
dffeas \DC|suit|dataReg[620] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector149~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [620]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[620] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[620] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N12
cycloneive_lcell_comb \DC|suit|Selector146~0 (
// Equation(s):
// \DC|suit|Selector146~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [620]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [620]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector146~0 .lut_mask = 16'hE2E2;
defparam \DC|suit|Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N13
dffeas \DC|suit|dataReg[623] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector146~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [623]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[623] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[623] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N8
cycloneive_lcell_comb \DC|suit|Selector143~0 (
// Equation(s):
// \DC|suit|Selector143~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [623])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [623]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector143~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N9
dffeas \DC|suit|dataReg[626] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector143~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [626]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[626] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[626] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N4
cycloneive_lcell_comb \DC|suit|Selector140~0 (
// Equation(s):
// \DC|suit|Selector140~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [626])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [626]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector140~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N5
dffeas \DC|suit|dataReg[629] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [629]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[629] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[629] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N30
cycloneive_lcell_comb \DC|suit|Selector137~0 (
// Equation(s):
// \DC|suit|Selector137~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [629]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [629]),
	.cin(gnd),
	.combout(\DC|suit|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector137~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N31
dffeas \DC|suit|dataReg[632] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector137~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [632]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[632] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[632] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N12
cycloneive_lcell_comb \DC|suit|Selector134~0 (
// Equation(s):
// \DC|suit|Selector134~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [632])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [632]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector134~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N13
dffeas \DC|suit|dataReg[635] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector134~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [635]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[635] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[635] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N24
cycloneive_lcell_comb \DC|suit|Selector131~0 (
// Equation(s):
// \DC|suit|Selector131~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [635])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [635]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector131~0 .lut_mask = 16'hB8B8;
defparam \DC|suit|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N25
dffeas \DC|suit|dataReg[638] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [638]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[638] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[638] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N24
cycloneive_lcell_comb \DC|suit|Selector128~0 (
// Equation(s):
// \DC|suit|Selector128~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [638])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [638]),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector128~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N25
dffeas \DC|suit|dataReg[641] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [641]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[641] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[641] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N22
cycloneive_lcell_comb \DC|suit|Selector125~0 (
// Equation(s):
// \DC|suit|Selector125~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [641]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [641]),
	.cin(gnd),
	.combout(\DC|suit|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector125~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N23
dffeas \DC|suit|dataReg[644] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [644]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[644] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[644] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N28
cycloneive_lcell_comb \DC|suit|Selector122~0 (
// Equation(s):
// \DC|suit|Selector122~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [644])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [644]),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector122~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N29
dffeas \DC|suit|dataReg[647] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [647]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[647] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[647] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N18
cycloneive_lcell_comb \DC|suit|Selector119~0 (
// Equation(s):
// \DC|suit|Selector119~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [647]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [647]),
	.cin(gnd),
	.combout(\DC|suit|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector119~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N19
dffeas \DC|suit|dataReg[650] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [650]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[650] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[650] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N8
cycloneive_lcell_comb \DC|suit|Selector116~0 (
// Equation(s):
// \DC|suit|Selector116~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [650]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [650]),
	.cin(gnd),
	.combout(\DC|suit|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector116~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N9
dffeas \DC|suit|dataReg[653] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [653]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[653] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[653] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N18
cycloneive_lcell_comb \DC|suit|Selector113~0 (
// Equation(s):
// \DC|suit|Selector113~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [653]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|dataReg [653]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector113~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N19
dffeas \DC|suit|dataReg[656] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [656]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[656] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[656] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N8
cycloneive_lcell_comb \DC|suit|Selector110~0 (
// Equation(s):
// \DC|suit|Selector110~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [656]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [656]),
	.cin(gnd),
	.combout(\DC|suit|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector110~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N9
dffeas \DC|suit|dataReg[659] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [659]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[659] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[659] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N30
cycloneive_lcell_comb \DC|suit|Selector107~0 (
// Equation(s):
// \DC|suit|Selector107~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [659])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [659]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector107~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N31
dffeas \DC|suit|dataReg[662] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [662]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[662] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[662] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N4
cycloneive_lcell_comb \DC|suit|Selector104~0 (
// Equation(s):
// \DC|suit|Selector104~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [662])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [662]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector104~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N5
dffeas \DC|suit|dataReg[665] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [665]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[665] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[665] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N26
cycloneive_lcell_comb \DC|suit|Selector101~0 (
// Equation(s):
// \DC|suit|Selector101~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [665])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [665]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector101~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N27
dffeas \DC|suit|dataReg[668] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [668]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[668] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[668] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N16
cycloneive_lcell_comb \DC|suit|Selector98~0 (
// Equation(s):
// \DC|suit|Selector98~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [668])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [668]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector98~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N17
dffeas \DC|suit|dataReg[671] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [671]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[671] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[671] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N22
cycloneive_lcell_comb \DC|suit|Selector95~0 (
// Equation(s):
// \DC|suit|Selector95~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [671]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [671]),
	.cin(gnd),
	.combout(\DC|suit|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector95~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N23
dffeas \DC|suit|dataReg[674] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [674]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[674] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[674] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N20
cycloneive_lcell_comb \DC|suit|Selector92~0 (
// Equation(s):
// \DC|suit|Selector92~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [674])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [674]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector92~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N21
dffeas \DC|suit|dataReg[677] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [677]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[677] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[677] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N2
cycloneive_lcell_comb \DC|suit|Selector89~0 (
// Equation(s):
// \DC|suit|Selector89~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [677]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [677]),
	.cin(gnd),
	.combout(\DC|suit|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector89~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N3
dffeas \DC|suit|dataReg[680] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [680]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[680] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[680] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N24
cycloneive_lcell_comb \DC|suit|Selector86~0 (
// Equation(s):
// \DC|suit|Selector86~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [680]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [680]),
	.cin(gnd),
	.combout(\DC|suit|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector86~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N25
dffeas \DC|suit|dataReg[683] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [683]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[683] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[683] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N14
cycloneive_lcell_comb \DC|suit|Selector83~0 (
// Equation(s):
// \DC|suit|Selector83~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [683]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [683]),
	.cin(gnd),
	.combout(\DC|suit|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector83~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N15
dffeas \DC|suit|dataReg[686] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [686]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[686] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[686] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N28
cycloneive_lcell_comb \DC|suit|Selector80~0 (
// Equation(s):
// \DC|suit|Selector80~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [686])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [686]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector80~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N29
dffeas \DC|suit|dataReg[689] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [689]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[689] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[689] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N6
cycloneive_lcell_comb \DC|suit|Selector77~0 (
// Equation(s):
// \DC|suit|Selector77~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [689]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [689]),
	.cin(gnd),
	.combout(\DC|suit|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector77~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N7
dffeas \DC|suit|dataReg[692] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [692]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[692] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[692] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N12
cycloneive_lcell_comb \DC|suit|Selector74~0 (
// Equation(s):
// \DC|suit|Selector74~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [692]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [692]),
	.cin(gnd),
	.combout(\DC|suit|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector74~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N13
dffeas \DC|suit|dataReg[695] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [695]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[695] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[695] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N10
cycloneive_lcell_comb \DC|suit|Selector71~0 (
// Equation(s):
// \DC|suit|Selector71~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [695]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [695]),
	.cin(gnd),
	.combout(\DC|suit|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector71~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N11
dffeas \DC|suit|dataReg[698] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [698]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[698] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[698] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N0
cycloneive_lcell_comb \DC|suit|Selector68~0 (
// Equation(s):
// \DC|suit|Selector68~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [698]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [698]),
	.cin(gnd),
	.combout(\DC|suit|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector68~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N1
dffeas \DC|suit|dataReg[701] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [701]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[701] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[701] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N2
cycloneive_lcell_comb \DC|suit|Selector65~0 (
// Equation(s):
// \DC|suit|Selector65~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [701]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(\DC|suitDataReg [749]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [701]),
	.cin(gnd),
	.combout(\DC|suit|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector65~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N3
dffeas \DC|suit|dataReg[704] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [704]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[704] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[704] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N26
cycloneive_lcell_comb \DC|suit|Selector62~0 (
// Equation(s):
// \DC|suit|Selector62~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [704]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [704]),
	.cin(gnd),
	.combout(\DC|suit|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector62~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N27
dffeas \DC|suit|dataReg[707] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [707]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[707] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[707] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
cycloneive_lcell_comb \DC|suit|Selector59~0 (
// Equation(s):
// \DC|suit|Selector59~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [707])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [707]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector59~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N25
dffeas \DC|suit|dataReg[710] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [710]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[710] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[710] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N18
cycloneive_lcell_comb \DC|suit|Selector56~0 (
// Equation(s):
// \DC|suit|Selector56~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [710]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [710]),
	.cin(gnd),
	.combout(\DC|suit|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector56~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N19
dffeas \DC|suit|dataReg[713] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [713]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[713] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[713] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
cycloneive_lcell_comb \DC|suit|Selector53~0 (
// Equation(s):
// \DC|suit|Selector53~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [713]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [713]),
	.cin(gnd),
	.combout(\DC|suit|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector53~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N17
dffeas \DC|suit|dataReg[716] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [716]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[716] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[716] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
cycloneive_lcell_comb \DC|suit|Selector50~0 (
// Equation(s):
// \DC|suit|Selector50~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [716]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [716]),
	.cin(gnd),
	.combout(\DC|suit|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector50~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N15
dffeas \DC|suit|dataReg[719] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [719]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[719] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[719] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
cycloneive_lcell_comb \DC|suit|Selector47~0 (
// Equation(s):
// \DC|suit|Selector47~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [719])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [719]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector47~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N29
dffeas \DC|suit|dataReg[722] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [722]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[722] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[722] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneive_lcell_comb \DC|suit|Selector44~0 (
// Equation(s):
// \DC|suit|Selector44~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [722]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [722]),
	.cin(gnd),
	.combout(\DC|suit|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector44~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N3
dffeas \DC|suit|dataReg[725] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [725]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[725] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[725] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
cycloneive_lcell_comb \DC|suit|Selector41~0 (
// Equation(s):
// \DC|suit|Selector41~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [725]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [725]),
	.cin(gnd),
	.combout(\DC|suit|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector41~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N1
dffeas \DC|suit|dataReg[728] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [728]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[728] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[728] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N6
cycloneive_lcell_comb \DC|suit|Selector38~0 (
// Equation(s):
// \DC|suit|Selector38~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [728]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [728]),
	.cin(gnd),
	.combout(\DC|suit|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector38~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N7
dffeas \DC|suit|dataReg[731] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [731]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[731] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[731] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
cycloneive_lcell_comb \DC|suit|Selector35~0 (
// Equation(s):
// \DC|suit|Selector35~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [731]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [731]),
	.cin(gnd),
	.combout(\DC|suit|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector35~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N21
dffeas \DC|suit|dataReg[734] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [734]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[734] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[734] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N26
cycloneive_lcell_comb \DC|suit|Selector32~0 (
// Equation(s):
// \DC|suit|Selector32~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [734]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [734]),
	.cin(gnd),
	.combout(\DC|suit|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector32~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N27
dffeas \DC|suit|dataReg[737] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [737]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[737] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[737] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N24
cycloneive_lcell_comb \DC|suit|Selector29~0 (
// Equation(s):
// \DC|suit|Selector29~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [737])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [737]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector29~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N25
dffeas \DC|suit|dataReg[740] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [740]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[740] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[740] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N10
cycloneive_lcell_comb \DC|suit|Selector26~0 (
// Equation(s):
// \DC|suit|Selector26~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [740]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [740]),
	.cin(gnd),
	.combout(\DC|suit|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector26~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N11
dffeas \DC|suit|dataReg[743] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [743]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[743] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[743] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
cycloneive_lcell_comb \DC|suit|Selector23~0 (
// Equation(s):
// \DC|suit|Selector23~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [743]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [743]),
	.cin(gnd),
	.combout(\DC|suit|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector23~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N9
dffeas \DC|suit|dataReg[746] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [746]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[746] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[746] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N0
cycloneive_lcell_comb \DC|suit|Selector20~0 (
// Equation(s):
// \DC|suit|Selector20~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [746])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [749])))

	.dataa(\DC|suit|dataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suitDataReg [749]),
	.cin(gnd),
	.combout(\DC|suit|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector20~0 .lut_mask = 16'hAFA0;
defparam \DC|suit|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N1
dffeas \DC|suit|dataReg[749] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [749]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[749] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[749] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
cycloneive_lcell_comb \DC|suit|Selector17~0 (
// Equation(s):
// \DC|suit|Selector17~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [749]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [749]),
	.cin(gnd),
	.combout(\DC|suit|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector17~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N15
dffeas \DC|suit|dataReg[752] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [752]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[752] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[752] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N28
cycloneive_lcell_comb \DC|suit|Selector14~0 (
// Equation(s):
// \DC|suit|Selector14~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [752])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [752]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector14~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N29
dffeas \DC|suit|dataReg[755] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [755]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[755] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[755] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N10
cycloneive_lcell_comb \DC|suit|Selector11~0 (
// Equation(s):
// \DC|suit|Selector11~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [755]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [755]),
	.cin(gnd),
	.combout(\DC|suit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector11~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N11
dffeas \DC|suit|dataReg[758] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [758]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[758] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[758] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
cycloneive_lcell_comb \DC|suit|Selector8~0 (
// Equation(s):
// \DC|suit|Selector8~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [758]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [758]),
	.cin(gnd),
	.combout(\DC|suit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector8~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N9
dffeas \DC|suit|dataReg[761] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [761]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[761] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[761] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
cycloneive_lcell_comb \DC|suit|Selector5~0 (
// Equation(s):
// \DC|suit|Selector5~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [761])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [761]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector5~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N5
dffeas \DC|suit|dataReg[764] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [764]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[764] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[764] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N16
cycloneive_lcell_comb \DC|suit|Selector2~0 (
// Equation(s):
// \DC|suit|Selector2~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [764])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [764]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector2~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N17
dffeas \DC|suit|dataReg[767] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [767]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[767] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[767] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N20
cycloneive_lcell_comb \DC|suit|Selector800~0 (
// Equation(s):
// \DC|suit|Selector800~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [767])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [767]),
	.cin(gnd),
	.combout(\DC|suit|Selector800~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector800~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector800~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N21
dffeas \DC|suit|cOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector800~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|cOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|cOut[2] .is_wysiwyg = "true";
defparam \DC|suit|cOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \DC|cOut~0 (
// Equation(s):
// \DC|cOut~0_combout  = (\FSM|drawNum~q  & (\DC|num|cOut [0])) # (!\FSM|drawNum~q  & ((\DC|suit|cOut [2])))

	.dataa(\DC|num|cOut [0]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|suit|cOut [2]),
	.cin(gnd),
	.combout(\DC|cOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|cOut~0 .lut_mask = 16'hBB88;
defparam \DC|cOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \DC|blank|Selector34~0 (
// Equation(s):
// \DC|blank|Selector34~0_combout  = (\DC|blank|current_state.DRAW~q ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|cOut [0]))

	.dataa(gnd),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|cOut [0]),
	.datad(\DC|blank|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector34~0 .lut_mask = 16'hFFC0;
defparam \DC|blank|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N27
dffeas \DC|blank|cOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|cOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|cOut[0] .is_wysiwyg = "true";
defparam \DC|blank|cOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N13
dffeas \DC|cOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|cOut~0_combout ),
	.asdata(\DC|blank|cOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|cOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|cOut[2] .is_wysiwyg = "true";
defparam \DC|cOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \DC|num|Selector792~0 (
// Equation(s):
// \DC|num|Selector792~0_combout  = (\DC|num|xOffset [0] & \DC|num|current_state.DRAW~q )

	.dataa(\DC|num|xOffset [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector792~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector792~0 .lut_mask = 16'hAA00;
defparam \DC|num|Selector792~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N27
dffeas \DC|num|xOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector792~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[0] .is_wysiwyg = "true";
defparam \DC|num|xOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector792~0 (
// Equation(s):
// \DC|suit|Selector792~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|xOffset [0])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector792~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector792~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector792~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N17
dffeas \DC|suit|xOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector792~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[0] .is_wysiwyg = "true";
defparam \DC|suit|xOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \DC|xOut~5 (
// Equation(s):
// \DC|xOut~5_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [0])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [0])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|xOut [0]),
	.datac(gnd),
	.datad(\DC|suit|xOut [0]),
	.cin(gnd),
	.combout(\DC|xOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~5 .lut_mask = 16'hDD88;
defparam \DC|xOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \DC|blank|Selector24~0 (
// Equation(s):
// \DC|blank|Selector24~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|xOffset [0]) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [0])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [0])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [0]),
	.datad(\DC|blank|xOffset [0]),
	.cin(gnd),
	.combout(\DC|blank|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector24~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N1
dffeas \DC|blank|xOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[0] .is_wysiwyg = "true";
defparam \DC|blank|xOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N27
dffeas \DC|xOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~5_combout ),
	.asdata(\DC|blank|xOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[0] .is_wysiwyg = "true";
defparam \DC|xOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \DC|num|Selector791~0 (
// Equation(s):
// \DC|num|Selector791~0_combout  = (\DC|num|xOffset [1] & \DC|num|current_state.DRAW~q )

	.dataa(\DC|num|xOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector791~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector791~0 .lut_mask = 16'hAA00;
defparam \DC|num|Selector791~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N5
dffeas \DC|num|xOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector791~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[1] .is_wysiwyg = "true";
defparam \DC|num|xOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector791~0 (
// Equation(s):
// \DC|suit|Selector791~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|xOffset [1])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|xOffset [1]),
	.cin(gnd),
	.combout(\DC|suit|Selector791~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector791~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector791~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N19
dffeas \DC|suit|xOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector791~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[1] .is_wysiwyg = "true";
defparam \DC|suit|xOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \DC|xOut~6 (
// Equation(s):
// \DC|xOut~6_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [1])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [1])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|xOut [1]),
	.datac(gnd),
	.datad(\DC|suit|xOut [1]),
	.cin(gnd),
	.combout(\DC|xOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~6 .lut_mask = 16'hDD88;
defparam \DC|xOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \DC|blank|Selector23~0 (
// Equation(s):
// \DC|blank|Selector23~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~0_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [1])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [1])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [1]),
	.datad(\DC|blank|Add2~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector23~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N23
dffeas \DC|blank|xOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[1] .is_wysiwyg = "true";
defparam \DC|blank|xOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N5
dffeas \DC|xOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~6_combout ),
	.asdata(\DC|blank|xOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[1] .is_wysiwyg = "true";
defparam \DC|xOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \DC|num|Selector790~0 (
// Equation(s):
// \DC|num|Selector790~0_combout  = (\DC|num|xOffset [2] & \DC|num|current_state.DRAW~q )

	.dataa(gnd),
	.datab(\DC|num|xOffset [2]),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Selector790~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector790~0 .lut_mask = 16'hC0C0;
defparam \DC|num|Selector790~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \DC|num|xOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector790~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[2] .is_wysiwyg = "true";
defparam \DC|num|xOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector790~0 (
// Equation(s):
// \DC|suit|Selector790~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|xOffset [2])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector790~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector790~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector790~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N21
dffeas \DC|suit|xOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector790~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[2] .is_wysiwyg = "true";
defparam \DC|suit|xOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \DC|xOut~7 (
// Equation(s):
// \DC|xOut~7_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [2])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [2])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|xOut [2]),
	.datac(gnd),
	.datad(\DC|suit|xOut [2]),
	.cin(gnd),
	.combout(\DC|xOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~7 .lut_mask = 16'hDD88;
defparam \DC|xOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \DC|blank|Selector22~0 (
// Equation(s):
// \DC|blank|Selector22~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~2_combout ) # ((\DC|blank|xOut [2] & \DC|blank|current_state.DONE~q )))) # (!\DC|blank|current_state.DRAW~q  & (((\DC|blank|xOut [2] & \DC|blank|current_state.DONE~q 
// ))))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|Add2~2_combout ),
	.datac(\DC|blank|xOut [2]),
	.datad(\DC|blank|current_state.DONE~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector22~0 .lut_mask = 16'hF888;
defparam \DC|blank|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N29
dffeas \DC|blank|xOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[2] .is_wysiwyg = "true";
defparam \DC|blank|xOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N3
dffeas \DC|xOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~7_combout ),
	.asdata(\DC|blank|xOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[2] .is_wysiwyg = "true";
defparam \DC|xOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \DC|num|Selector789~0 (
// Equation(s):
// \DC|num|Selector789~0_combout  = (\DC|num|current_state.DRAW~q  & \DC|num|xOffset [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|xOffset [3]),
	.cin(gnd),
	.combout(\DC|num|Selector789~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector789~0 .lut_mask = 16'hF000;
defparam \DC|num|Selector789~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \DC|num|xOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector789~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[3] .is_wysiwyg = "true";
defparam \DC|num|xOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector789~0 (
// Equation(s):
// \DC|suit|Selector789~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|xOffset [3])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector789~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector789~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector789~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y26_N25
dffeas \DC|suit|xOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector789~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[3] .is_wysiwyg = "true";
defparam \DC|suit|xOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \DC|xOut~8 (
// Equation(s):
// \DC|xOut~8_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [3])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [3])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|xOut [3]),
	.datac(gnd),
	.datad(\DC|suit|xOut [3]),
	.cin(gnd),
	.combout(\DC|xOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~8 .lut_mask = 16'hDD88;
defparam \DC|xOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \DC|blank|Selector21~0 (
// Equation(s):
// \DC|blank|Selector21~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~4_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [3])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [3])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [3]),
	.datad(\DC|blank|Add2~4_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector21~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N31
dffeas \DC|blank|xOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[3] .is_wysiwyg = "true";
defparam \DC|blank|xOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N13
dffeas \DC|xOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~8_combout ),
	.asdata(\DC|blank|xOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[3] .is_wysiwyg = "true";
defparam \DC|xOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector788~0 (
// Equation(s):
// \DC|suit|Selector788~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|xOffset [4])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|xOffset [4]),
	.cin(gnd),
	.combout(\DC|suit|Selector788~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector788~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector788~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N23
dffeas \DC|suit|xOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector788~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[4] .is_wysiwyg = "true";
defparam \DC|suit|xOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \DC|num|Selector788~0 (
// Equation(s):
// \DC|num|Selector788~0_combout  = (\DC|num|current_state.DRAW~q  & \DC|num|xOffset [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|xOffset [4]),
	.cin(gnd),
	.combout(\DC|num|Selector788~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector788~0 .lut_mask = 16'hF000;
defparam \DC|num|Selector788~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N27
dffeas \DC|num|xOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector788~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[4] .is_wysiwyg = "true";
defparam \DC|num|xOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \DC|xOut~0 (
// Equation(s):
// \DC|xOut~0_combout  = (\FSM|drawNum~q  & ((\DC|num|xOut [4]))) # (!\FSM|drawNum~q  & (\DC|suit|xOut [4]))

	.dataa(\DC|suit|xOut [4]),
	.datab(\DC|num|xOut [4]),
	.datac(gnd),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|xOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~0 .lut_mask = 16'hCCAA;
defparam \DC|xOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \DC|blank|Selector20~0 (
// Equation(s):
// \DC|blank|Selector20~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~6_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [4])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [4])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [4]),
	.datad(\DC|blank|Add2~6_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector20~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N5
dffeas \DC|blank|xOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[4] .is_wysiwyg = "true";
defparam \DC|blank|xOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N9
dffeas \DC|xOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~0_combout ),
	.asdata(\DC|blank|xOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[4] .is_wysiwyg = "true";
defparam \DC|xOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N7
dffeas \DC|num|xOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|xOut[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|num|xOut[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[5] .is_wysiwyg = "true";
defparam \DC|num|xOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N25
dffeas \DC|suit|xOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|xOut[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[5] .is_wysiwyg = "true";
defparam \DC|suit|xOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \DC|xOut~2 (
// Equation(s):
// \DC|xOut~2_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [5])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [5])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|xOut [5]),
	.datac(gnd),
	.datad(\DC|suit|xOut [5]),
	.cin(gnd),
	.combout(\DC|xOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~2 .lut_mask = 16'hDD88;
defparam \DC|xOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \DC|blank|Selector19~0 (
// Equation(s):
// \DC|blank|Selector19~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~8_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [5])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [5])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [5]),
	.datad(\DC|blank|Add2~8_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector19~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N9
dffeas \DC|blank|xOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[5] .is_wysiwyg = "true";
defparam \DC|blank|xOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N19
dffeas \DC|xOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~2_combout ),
	.asdata(\DC|blank|xOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[5] .is_wysiwyg = "true";
defparam \DC|xOut[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = (\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & !\VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 16'h0002;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = \VGA|controller|controller_translator|mem_address[14]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N27
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N3
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7 .lut_mask = 16'h88A0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 .lut_mask = 16'hC0C0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = (\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & \VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 16'h0020;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = (\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~14_combout  & \VGA|user_input_translator|Add1~16_combout ))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(gnd),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\VGA|user_input_translator|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 16'hA000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 16'h0080;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 .lut_mask = 16'hC840;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~14_combout  & !\VGA|user_input_translator|Add1~16_combout ))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(gnd),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\VGA|user_input_translator|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 16'h0005;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 16'h0001;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~16_combout  & !\VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 16'h0030;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 16'h0004;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 .lut_mask = 16'h0303;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 .lut_mask = 16'hE400;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & \VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 16'h0300;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & (\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 16'h0004;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~14_combout  & \VGA|user_input_translator|Add1~16_combout ))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(gnd),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\VGA|user_input_translator|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 16'h5000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 16'h0040;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'h3030;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 .lut_mask = 16'hC0A0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ) # 
// ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ) # (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8 .lut_mask = 16'hFFFE;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & \VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 16'h0100;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (\VGA|controller|controller_translator|mem_address[13]~14_combout  & \VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 16'h1000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneive_lcell_comb \DC|Decoder3~1 (
// Equation(s):
// \DC|Decoder3~1_combout  = (\DC|suitReg [0] & \DC|suitReg [1])

	.dataa(\DC|suitReg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suitReg [1]),
	.cin(gnd),
	.combout(\DC|Decoder3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|Decoder3~1 .lut_mask = 16'hAA00;
defparam \DC|Decoder3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N13
dffeas \DC|suitDataReg[745] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|Decoder3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitDataReg [745]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitDataReg[745] .is_wysiwyg = "true";
defparam \DC|suitDataReg[745] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \DC|suitDataReg[658]~2 (
// Equation(s):
// \DC|suitDataReg[658]~2_combout  = !\DC|suitReg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suitReg [1]),
	.cin(gnd),
	.combout(\DC|suitDataReg[658]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suitDataReg[658]~2 .lut_mask = 16'h00FF;
defparam \DC|suitDataReg[658]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N9
dffeas \DC|suitDataReg[658] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suitDataReg[658]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitDataReg [658]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitDataReg[658] .is_wysiwyg = "true";
defparam \DC|suitDataReg[658] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneive_lcell_comb \DC|Decoder3~2 (
// Equation(s):
// \DC|Decoder3~2_combout  = (\DC|suitReg [0] & !\DC|suitReg [1])

	.dataa(\DC|suitReg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suitReg [1]),
	.cin(gnd),
	.combout(\DC|Decoder3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|Decoder3~2 .lut_mask = 16'h00AA;
defparam \DC|Decoder3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N7
dffeas \DC|suitDataReg[640] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|Decoder3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitDataReg [640]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitDataReg[640] .is_wysiwyg = "true";
defparam \DC|suitDataReg[640] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
cycloneive_lcell_comb \DC|suitDataReg~0 (
// Equation(s):
// \DC|suitDataReg~0_combout  = \DC|suitReg [0] $ (\DC|suitReg [1])

	.dataa(\DC|suitReg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suitReg [1]),
	.cin(gnd),
	.combout(\DC|suitDataReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suitDataReg~0 .lut_mask = 16'h55AA;
defparam \DC|suitDataReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N3
dffeas \DC|suitDataReg[589] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suitDataReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suitDataReg [589]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suitDataReg[589] .is_wysiwyg = "true";
defparam \DC|suitDataReg[589] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector745~0 (
// Equation(s):
// \DC|suit|Selector745~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [21]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [640]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [640]),
	.datad(\DC|suit|dataReg [21]),
	.cin(gnd),
	.combout(\DC|suit|Selector745~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector745~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector745~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N17
dffeas \DC|suit|dataReg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector745~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[24] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector742~0 (
// Equation(s):
// \DC|suit|Selector742~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [24]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [24]),
	.cin(gnd),
	.combout(\DC|suit|Selector742~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector742~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector742~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N29
dffeas \DC|suit|dataReg[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector742~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[27] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector739~0 (
// Equation(s):
// \DC|suit|Selector739~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [27]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [27]),
	.cin(gnd),
	.combout(\DC|suit|Selector739~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector739~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector739~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N19
dffeas \DC|suit|dataReg[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector739~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[30] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
cycloneive_lcell_comb \DC|suit|Selector736~0 (
// Equation(s):
// \DC|suit|Selector736~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [30]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [30]),
	.cin(gnd),
	.combout(\DC|suit|Selector736~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector736~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector736~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N9
dffeas \DC|suit|dataReg[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector736~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[33] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector733~0 (
// Equation(s):
// \DC|suit|Selector733~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [33]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [33]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector733~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector733~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector733~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N23
dffeas \DC|suit|dataReg[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector733~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[36] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N4
cycloneive_lcell_comb \DC|suit|Selector730~0 (
// Equation(s):
// \DC|suit|Selector730~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [36])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [36]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector730~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector730~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector730~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N5
dffeas \DC|suit|dataReg[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector730~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[39] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector727~0 (
// Equation(s):
// \DC|suit|Selector727~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [39]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [39]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector727~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector727~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector727~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N27
dffeas \DC|suit|dataReg[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector727~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[42] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector724~0 (
// Equation(s):
// \DC|suit|Selector724~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [42])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [42]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector724~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector724~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector724~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N1
dffeas \DC|suit|dataReg[45] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector724~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[45] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector721~0 (
// Equation(s):
// \DC|suit|Selector721~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [45]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [45]),
	.cin(gnd),
	.combout(\DC|suit|Selector721~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector721~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector721~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N7
dffeas \DC|suit|dataReg[48] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector721~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[48] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector718~0 (
// Equation(s):
// \DC|suit|Selector718~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [48]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [48]),
	.cin(gnd),
	.combout(\DC|suit|Selector718~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector718~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector718~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N13
dffeas \DC|suit|dataReg[51] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector718~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[51] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
cycloneive_lcell_comb \DC|suit|Selector715~0 (
// Equation(s):
// \DC|suit|Selector715~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [51]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [51]),
	.cin(gnd),
	.combout(\DC|suit|Selector715~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector715~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector715~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N11
dffeas \DC|suit|dataReg[54] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector715~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[54] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector712~0 (
// Equation(s):
// \DC|suit|Selector712~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [54]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [54]),
	.cin(gnd),
	.combout(\DC|suit|Selector712~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector712~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector712~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N25
dffeas \DC|suit|dataReg[57] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector712~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[57] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector709~0 (
// Equation(s):
// \DC|suit|Selector709~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [57]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [57]),
	.cin(gnd),
	.combout(\DC|suit|Selector709~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector709~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector709~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N31
dffeas \DC|suit|dataReg[60] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector709~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[60] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N2
cycloneive_lcell_comb \DC|suit|Selector706~0 (
// Equation(s):
// \DC|suit|Selector706~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [60]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [590]),
	.datac(\DC|suit|dataReg [60]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector706~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector706~0 .lut_mask = 16'hF0CC;
defparam \DC|suit|Selector706~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N3
dffeas \DC|suit|dataReg[63] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector706~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[63] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N4
cycloneive_lcell_comb \DC|suit|Selector703~0 (
// Equation(s):
// \DC|suit|Selector703~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [63]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [63]),
	.cin(gnd),
	.combout(\DC|suit|Selector703~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector703~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector703~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N5
dffeas \DC|suit|dataReg[66] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector703~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[66] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N30
cycloneive_lcell_comb \DC|suit|Selector700~0 (
// Equation(s):
// \DC|suit|Selector700~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [69])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [66])))))

	.dataa(\DC|suit|dataReg [69]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [66]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector700~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector700~0 .lut_mask = 16'hB800;
defparam \DC|suit|Selector700~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N26
cycloneive_lcell_comb \DC|suit|Selector700~1 (
// Equation(s):
// \DC|suit|Selector700~1_combout  = (\DC|suit|Selector700~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [69])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [69]),
	.datad(\DC|suit|Selector700~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector700~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector700~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector700~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N27
dffeas \DC|suit|dataReg[69] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector700~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[69] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N20
cycloneive_lcell_comb \DC|suit|Selector697~0 (
// Equation(s):
// \DC|suit|Selector697~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [72]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [69]))))

	.dataa(\DC|suit|dataReg [69]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [72]),
	.cin(gnd),
	.combout(\DC|suit|Selector697~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector697~0 .lut_mask = 16'hE020;
defparam \DC|suit|Selector697~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N16
cycloneive_lcell_comb \DC|suit|Selector697~1 (
// Equation(s):
// \DC|suit|Selector697~1_combout  = (\DC|suit|Selector697~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [72])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [72]),
	.datad(\DC|suit|Selector697~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector697~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector697~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector697~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N17
dffeas \DC|suit|dataReg[72] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector697~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[72] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N2
cycloneive_lcell_comb \DC|suit|Selector694~0 (
// Equation(s):
// \DC|suit|Selector694~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [72])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [745])))

	.dataa(gnd),
	.datab(\DC|suit|dataReg [72]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suitDataReg [745]),
	.cin(gnd),
	.combout(\DC|suit|Selector694~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector694~0 .lut_mask = 16'hCFC0;
defparam \DC|suit|Selector694~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N3
dffeas \DC|suit|dataReg[75] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector694~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[75] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N8
cycloneive_lcell_comb \DC|suit|Selector691~0 (
// Equation(s):
// \DC|suit|Selector691~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [75]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [75]),
	.cin(gnd),
	.combout(\DC|suit|Selector691~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector691~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector691~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N9
dffeas \DC|suit|dataReg[78] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector691~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[78] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N14
cycloneive_lcell_comb \DC|suit|Selector688~0 (
// Equation(s):
// \DC|suit|Selector688~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [78]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [78]),
	.cin(gnd),
	.combout(\DC|suit|Selector688~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector688~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector688~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N15
dffeas \DC|suit|dataReg[81] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector688~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[81] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N28
cycloneive_lcell_comb \DC|suit|Selector685~0 (
// Equation(s):
// \DC|suit|Selector685~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [81]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|dataReg [81]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector685~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector685~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector685~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N29
dffeas \DC|suit|dataReg[84] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector685~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[84] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N2
cycloneive_lcell_comb \DC|suit|Selector682~0 (
// Equation(s):
// \DC|suit|Selector682~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [84]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [84]),
	.cin(gnd),
	.combout(\DC|suit|Selector682~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector682~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector682~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N3
dffeas \DC|suit|dataReg[87] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector682~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[87] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N16
cycloneive_lcell_comb \DC|suit|Selector679~0 (
// Equation(s):
// \DC|suit|Selector679~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [87]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [87]),
	.cin(gnd),
	.combout(\DC|suit|Selector679~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector679~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector679~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N17
dffeas \DC|suit|dataReg[90] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector679~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[90] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N30
cycloneive_lcell_comb \DC|suit|Selector676~0 (
// Equation(s):
// \DC|suit|Selector676~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [90]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [90]),
	.cin(gnd),
	.combout(\DC|suit|Selector676~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector676~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector676~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N31
dffeas \DC|suit|dataReg[93] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector676~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[93] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N20
cycloneive_lcell_comb \DC|suit|Selector673~0 (
// Equation(s):
// \DC|suit|Selector673~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [93]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [93]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector673~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector673~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector673~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N21
dffeas \DC|suit|dataReg[96] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector673~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[96] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N26
cycloneive_lcell_comb \DC|suit|Selector669~0 (
// Equation(s):
// \DC|suit|Selector669~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [96]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [96]),
	.cin(gnd),
	.combout(\DC|suit|Selector669~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector669~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector669~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N27
dffeas \DC|suit|dataReg[100] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector669~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[100] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N0
cycloneive_lcell_comb \DC|suit|Selector667~0 (
// Equation(s):
// \DC|suit|Selector667~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [100]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [100]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector667~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector667~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector667~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N1
dffeas \DC|suit|dataReg[102] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector667~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[102] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N22
cycloneive_lcell_comb \DC|suit|Selector664~0 (
// Equation(s):
// \DC|suit|Selector664~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [102]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [102]),
	.cin(gnd),
	.combout(\DC|suit|Selector664~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector664~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector664~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N23
dffeas \DC|suit|dataReg[105] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector664~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[105] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N4
cycloneive_lcell_comb \DC|suit|Selector661~0 (
// Equation(s):
// \DC|suit|Selector661~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [105]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [105]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector661~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector661~0 .lut_mask = 16'hF0AA;
defparam \DC|suit|Selector661~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N5
dffeas \DC|suit|dataReg[108] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector661~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[108] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N18
cycloneive_lcell_comb \DC|suit|Selector658~0 (
// Equation(s):
// \DC|suit|Selector658~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [108]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|dataReg [108]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector658~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector658~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector658~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N19
dffeas \DC|suit|dataReg[111] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector658~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[111] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N16
cycloneive_lcell_comb \DC|suit|Selector655~0 (
// Equation(s):
// \DC|suit|Selector655~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [111]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [111]),
	.cin(gnd),
	.combout(\DC|suit|Selector655~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector655~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector655~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N17
dffeas \DC|suit|dataReg[114] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector655~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[114] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N30
cycloneive_lcell_comb \DC|suit|Selector652~0 (
// Equation(s):
// \DC|suit|Selector652~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [117])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [114])))))

	.dataa(\DC|suit|dataReg [117]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [114]),
	.cin(gnd),
	.combout(\DC|suit|Selector652~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector652~0 .lut_mask = 16'hB080;
defparam \DC|suit|Selector652~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N26
cycloneive_lcell_comb \DC|suit|Selector652~1 (
// Equation(s):
// \DC|suit|Selector652~1_combout  = (\DC|suit|Selector652~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [117] & \SW[16]~input_o )))

	.dataa(\DC|suit|Selector652~0_combout ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [117]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector652~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector652~1 .lut_mask = 16'hBAAA;
defparam \DC|suit|Selector652~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N27
dffeas \DC|suit|dataReg[117] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector652~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[117] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N28
cycloneive_lcell_comb \DC|suit|Selector649~0 (
// Equation(s):
// \DC|suit|Selector649~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [120]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [117]))))

	.dataa(\DC|suit|dataReg [117]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [120]),
	.cin(gnd),
	.combout(\DC|suit|Selector649~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector649~0 .lut_mask = 16'hE020;
defparam \DC|suit|Selector649~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N24
cycloneive_lcell_comb \DC|suit|Selector649~1 (
// Equation(s):
// \DC|suit|Selector649~1_combout  = (\DC|suit|Selector649~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [120])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [120]),
	.datad(\DC|suit|Selector649~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector649~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector649~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector649~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N25
dffeas \DC|suit|dataReg[120] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector649~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[120] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N6
cycloneive_lcell_comb \DC|suit|Selector646~0 (
// Equation(s):
// \DC|suit|Selector646~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [120]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [120]),
	.cin(gnd),
	.combout(\DC|suit|Selector646~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector646~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector646~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N7
dffeas \DC|suit|dataReg[123] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector646~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[123] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N20
cycloneive_lcell_comb \DC|suit|Selector643~0 (
// Equation(s):
// \DC|suit|Selector643~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [123]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [640]))

	.dataa(\DC|suitDataReg [640]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [123]),
	.cin(gnd),
	.combout(\DC|suit|Selector643~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector643~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector643~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N21
dffeas \DC|suit|dataReg[126] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector643~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[126] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N22
cycloneive_lcell_comb \DC|suit|Selector640~0 (
// Equation(s):
// \DC|suit|Selector640~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [126]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [126]),
	.cin(gnd),
	.combout(\DC|suit|Selector640~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector640~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector640~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N23
dffeas \DC|suit|dataReg[129] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector640~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [129]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[129] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[129] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N4
cycloneive_lcell_comb \DC|suit|Selector637~0 (
// Equation(s):
// \DC|suit|Selector637~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [129])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [129]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector637~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector637~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector637~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N5
dffeas \DC|suit|dataReg[132] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector637~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [132]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[132] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[132] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N18
cycloneive_lcell_comb \DC|suit|Selector634~0 (
// Equation(s):
// \DC|suit|Selector634~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [132]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [132]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector634~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector634~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector634~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N19
dffeas \DC|suit|dataReg[135] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector634~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [135]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[135] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[135] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N8
cycloneive_lcell_comb \DC|suit|Selector631~0 (
// Equation(s):
// \DC|suit|Selector631~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [135]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [135]),
	.cin(gnd),
	.combout(\DC|suit|Selector631~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector631~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector631~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N9
dffeas \DC|suit|dataReg[138] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector631~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [138]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[138] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[138] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N14
cycloneive_lcell_comb \DC|suit|Selector628~0 (
// Equation(s):
// \DC|suit|Selector628~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [138]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [138]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector628~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector628~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector628~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N15
dffeas \DC|suit|dataReg[141] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector628~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [141]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[141] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[141] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N12
cycloneive_lcell_comb \DC|suit|Selector625~0 (
// Equation(s):
// \DC|suit|Selector625~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [141]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [141]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector625~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector625~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector625~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N13
dffeas \DC|suit|dataReg[144] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector625~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [144]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[144] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[144] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N2
cycloneive_lcell_comb \DC|suit|Selector622~0 (
// Equation(s):
// \DC|suit|Selector622~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [144]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [144]),
	.cin(gnd),
	.combout(\DC|suit|Selector622~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector622~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector622~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N3
dffeas \DC|suit|dataReg[147] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector622~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [147]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[147] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[147] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N10
cycloneive_lcell_comb \DC|suit|Selector619~0 (
// Equation(s):
// \DC|suit|Selector619~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [147]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [147]),
	.cin(gnd),
	.combout(\DC|suit|Selector619~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector619~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector619~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N11
dffeas \DC|suit|dataReg[150] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector619~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [150]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[150] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[150] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N0
cycloneive_lcell_comb \DC|suit|Selector616~0 (
// Equation(s):
// \DC|suit|Selector616~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [150]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [150]),
	.cin(gnd),
	.combout(\DC|suit|Selector616~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector616~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector616~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N1
dffeas \DC|suit|dataReg[153] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector616~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [153]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[153] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[153] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector613~0 (
// Equation(s):
// \DC|suit|Selector613~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [153]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [153]),
	.cin(gnd),
	.combout(\DC|suit|Selector613~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector613~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector613~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N25
dffeas \DC|suit|dataReg[156] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector613~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [156]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[156] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[156] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N28
cycloneive_lcell_comb \DC|suit|Selector610~0 (
// Equation(s):
// \DC|suit|Selector610~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [156]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [156]),
	.cin(gnd),
	.combout(\DC|suit|Selector610~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector610~0 .lut_mask = 16'hF303;
defparam \DC|suit|Selector610~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N29
dffeas \DC|suit|dataReg[159] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector610~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [159]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[159] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[159] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N18
cycloneive_lcell_comb \DC|suit|Selector607~0 (
// Equation(s):
// \DC|suit|Selector607~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [159]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [159]),
	.cin(gnd),
	.combout(\DC|suit|Selector607~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector607~0 .lut_mask = 16'hF303;
defparam \DC|suit|Selector607~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N19
dffeas \DC|suit|dataReg[162] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector607~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [162]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[162] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[162] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N22
cycloneive_lcell_comb \DC|suit|Selector604~0 (
// Equation(s):
// \DC|suit|Selector604~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [162]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(\DC|suitDataReg [749]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [162]),
	.cin(gnd),
	.combout(\DC|suit|Selector604~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector604~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector604~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N23
dffeas \DC|suit|dataReg[165] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector604~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [165]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[165] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[165] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N30
cycloneive_lcell_comb \DC|suit|Selector601~0 (
// Equation(s):
// \DC|suit|Selector601~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [168]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [165]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [165]),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [168]),
	.cin(gnd),
	.combout(\DC|suit|Selector601~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector601~0 .lut_mask = 16'hA808;
defparam \DC|suit|Selector601~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N20
cycloneive_lcell_comb \DC|suit|Selector601~1 (
// Equation(s):
// \DC|suit|Selector601~1_combout  = (\DC|suit|Selector601~0_combout ) # ((\SW[16]~input_o  & (\DC|suit|dataReg [168] & !\DC|suit|current_state.NO_DRAW~q )))

	.dataa(\DC|suit|Selector601~0_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [168]),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector601~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector601~1 .lut_mask = 16'hAAEA;
defparam \DC|suit|Selector601~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N21
dffeas \DC|suit|dataReg[168] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector601~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [168]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[168] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[168] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N8
cycloneive_lcell_comb \DC|suit|Selector598~0 (
// Equation(s):
// \DC|suit|Selector598~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [168]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [168]),
	.cin(gnd),
	.combout(\DC|suit|Selector598~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector598~0 .lut_mask = 16'hF303;
defparam \DC|suit|Selector598~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N9
dffeas \DC|suit|dataReg[171] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector598~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [171]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[171] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[171] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N22
cycloneive_lcell_comb \DC|suit|Selector595~0 (
// Equation(s):
// \DC|suit|Selector595~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [171]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|dataReg [171]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector595~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector595~0 .lut_mask = 16'hB1B1;
defparam \DC|suit|Selector595~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N23
dffeas \DC|suit|dataReg[174] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector595~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [174]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[174] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[174] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N4
cycloneive_lcell_comb \DC|suit|Selector592~0 (
// Equation(s):
// \DC|suit|Selector592~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [174])) # (!\DC|suit|current_state.DRAW~q  & ((!\DC|suitDataReg [640])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [174]),
	.datad(\DC|suitDataReg [640]),
	.cin(gnd),
	.combout(\DC|suit|Selector592~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector592~0 .lut_mask = 16'hA0F5;
defparam \DC|suit|Selector592~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N5
dffeas \DC|suit|dataReg[177] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector592~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [177]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[177] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[177] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N26
cycloneive_lcell_comb \DC|suit|Selector589~0 (
// Equation(s):
// \DC|suit|Selector589~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [177]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|dataReg [177]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector589~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector589~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector589~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N27
dffeas \DC|suit|dataReg[180] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector589~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [180]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[180] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[180] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N16
cycloneive_lcell_comb \DC|suit|Selector586~0 (
// Equation(s):
// \DC|suit|Selector586~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [180])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [590])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [180]),
	.datad(\DC|suitDataReg [590]),
	.cin(gnd),
	.combout(\DC|suit|Selector586~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector586~0 .lut_mask = 16'hF5A0;
defparam \DC|suit|Selector586~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N17
dffeas \DC|suit|dataReg[183] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector586~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [183]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[183] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[183] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N2
cycloneive_lcell_comb \DC|suit|Selector583~0 (
// Equation(s):
// \DC|suit|Selector583~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [183]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [183]),
	.cin(gnd),
	.combout(\DC|suit|Selector583~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector583~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector583~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N3
dffeas \DC|suit|dataReg[186] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector583~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [186]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[186] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[186] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N0
cycloneive_lcell_comb \DC|suit|Selector580~0 (
// Equation(s):
// \DC|suit|Selector580~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [186]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [186]),
	.cin(gnd),
	.combout(\DC|suit|Selector580~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector580~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector580~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N1
dffeas \DC|suit|dataReg[189] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector580~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [189]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[189] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[189] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N14
cycloneive_lcell_comb \DC|suit|Selector577~0 (
// Equation(s):
// \DC|suit|Selector577~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [189]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [189]),
	.cin(gnd),
	.combout(\DC|suit|Selector577~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector577~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector577~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N15
dffeas \DC|suit|dataReg[192] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector577~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [192]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[192] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[192] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N6
cycloneive_lcell_comb \DC|suit|Selector574~0 (
// Equation(s):
// \DC|suit|Selector574~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [192]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|dataReg [192]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector574~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector574~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector574~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N7
dffeas \DC|suit|dataReg[195] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector574~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [195]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[195] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[195] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N12
cycloneive_lcell_comb \DC|suit|Selector571~0 (
// Equation(s):
// \DC|suit|Selector571~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [195]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [195]),
	.cin(gnd),
	.combout(\DC|suit|Selector571~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector571~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector571~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N13
dffeas \DC|suit|dataReg[198] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector571~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [198]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[198] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[198] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N10
cycloneive_lcell_comb \DC|suit|Selector568~0 (
// Equation(s):
// \DC|suit|Selector568~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [198]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [746]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [198]),
	.cin(gnd),
	.combout(\DC|suit|Selector568~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector568~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector568~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N11
dffeas \DC|suit|dataReg[201] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector568~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [201]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[201] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[201] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector565~0 (
// Equation(s):
// \DC|suit|Selector565~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [201]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [640]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [640]),
	.datad(\DC|suit|dataReg [201]),
	.cin(gnd),
	.combout(\DC|suit|Selector565~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector565~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector565~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N25
dffeas \DC|suit|dataReg[204] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector565~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [204]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[204] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[204] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
cycloneive_lcell_comb \DC|suit|Selector562~0 (
// Equation(s):
// \DC|suit|Selector562~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [204]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [204]),
	.cin(gnd),
	.combout(\DC|suit|Selector562~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector562~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector562~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N21
dffeas \DC|suit|dataReg[207] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector562~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [207]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[207] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[207] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
cycloneive_lcell_comb \DC|suit|Selector559~0 (
// Equation(s):
// \DC|suit|Selector559~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [207]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [207]),
	.cin(gnd),
	.combout(\DC|suit|Selector559~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector559~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector559~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N3
dffeas \DC|suit|dataReg[210] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector559~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [210]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[210] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[210] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
cycloneive_lcell_comb \DC|suit|Selector556~0 (
// Equation(s):
// \DC|suit|Selector556~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [210]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [210]),
	.cin(gnd),
	.combout(\DC|suit|Selector556~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector556~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector556~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N1
dffeas \DC|suit|dataReg[213] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector556~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [213]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[213] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[213] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
cycloneive_lcell_comb \DC|suit|Selector553~0 (
// Equation(s):
// \DC|suit|Selector553~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [216])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [213])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [216]),
	.datad(\DC|suit|dataReg [213]),
	.cin(gnd),
	.combout(\DC|suit|Selector553~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector553~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector553~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
cycloneive_lcell_comb \DC|suit|Selector553~1 (
// Equation(s):
// \DC|suit|Selector553~1_combout  = (\DC|suit|Selector553~0_combout ) # ((\SW[16]~input_o  & (\DC|suit|dataReg [216] & !\DC|suit|current_state.NO_DRAW~q )))

	.dataa(\DC|suit|Selector553~0_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [216]),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector553~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector553~1 .lut_mask = 16'hAAEA;
defparam \DC|suit|Selector553~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N5
dffeas \DC|suit|dataReg[216] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector553~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [216]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[216] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[216] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
cycloneive_lcell_comb \DC|suit|Selector550~0 (
// Equation(s):
// \DC|suit|Selector550~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [216]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|dataReg [216]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector550~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector550~0 .lut_mask = 16'hF055;
defparam \DC|suit|Selector550~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N15
dffeas \DC|suit|dataReg[219] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector550~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [219]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[219] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[219] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
cycloneive_lcell_comb \DC|suit|Selector547~0 (
// Equation(s):
// \DC|suit|Selector547~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [219]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|dataReg [219]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector547~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector547~0 .lut_mask = 16'hF055;
defparam \DC|suit|Selector547~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N13
dffeas \DC|suit|dataReg[222] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector547~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [222]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[222] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[222] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
cycloneive_lcell_comb \DC|suit|Selector544~0 (
// Equation(s):
// \DC|suit|Selector544~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [222]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [222]),
	.cin(gnd),
	.combout(\DC|suit|Selector544~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector544~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector544~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N27
dffeas \DC|suit|dataReg[225] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector544~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [225]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[225] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[225] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
cycloneive_lcell_comb \DC|suit|Selector541~0 (
// Equation(s):
// \DC|suit|Selector541~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [225])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|dataReg [225]),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector541~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector541~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector541~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N17
dffeas \DC|suit|dataReg[228] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector541~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [228]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[228] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[228] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
cycloneive_lcell_comb \DC|suit|Selector538~0 (
// Equation(s):
// \DC|suit|Selector538~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [228]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [228]),
	.cin(gnd),
	.combout(\DC|suit|Selector538~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector538~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector538~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N7
dffeas \DC|suit|dataReg[231] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector538~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [231]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[231] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[231] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
cycloneive_lcell_comb \DC|suit|Selector535~0 (
// Equation(s):
// \DC|suit|Selector535~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [231]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [231]),
	.cin(gnd),
	.combout(\DC|suit|Selector535~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector535~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector535~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N29
dffeas \DC|suit|dataReg[234] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector535~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [234]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[234] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[234] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
cycloneive_lcell_comb \DC|suit|Selector532~0 (
// Equation(s):
// \DC|suit|Selector532~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [234]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [234]),
	.cin(gnd),
	.combout(\DC|suit|Selector532~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector532~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector532~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N19
dffeas \DC|suit|dataReg[237] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector532~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [237]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[237] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[237] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector529~0 (
// Equation(s):
// \DC|suit|Selector529~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [237]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [237]),
	.cin(gnd),
	.combout(\DC|suit|Selector529~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector529~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector529~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N25
dffeas \DC|suit|dataReg[240] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector529~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [240]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[240] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[240] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
cycloneive_lcell_comb \DC|suit|Selector526~0 (
// Equation(s):
// \DC|suit|Selector526~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [240]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [240]),
	.cin(gnd),
	.combout(\DC|suit|Selector526~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector526~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector526~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N11
dffeas \DC|suit|dataReg[243] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector526~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [243]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[243] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[243] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
cycloneive_lcell_comb \DC|suit|Selector523~0 (
// Equation(s):
// \DC|suit|Selector523~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [243]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [243]),
	.cin(gnd),
	.combout(\DC|suit|Selector523~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector523~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector523~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N9
dffeas \DC|suit|dataReg[246] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector523~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [246]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[246] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[246] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N26
cycloneive_lcell_comb \DC|suit|Selector520~0 (
// Equation(s):
// \DC|suit|Selector520~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [246]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [640]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [640]),
	.datad(\DC|suit|dataReg [246]),
	.cin(gnd),
	.combout(\DC|suit|Selector520~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector520~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector520~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N27
dffeas \DC|suit|dataReg[249] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector520~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [249]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[249] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[249] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N14
cycloneive_lcell_comb \DC|suit|Selector517~0 (
// Equation(s):
// \DC|suit|Selector517~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [252]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [249]))))

	.dataa(\DC|suit|dataReg [249]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [252]),
	.cin(gnd),
	.combout(\DC|suit|Selector517~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector517~0 .lut_mask = 16'hC808;
defparam \DC|suit|Selector517~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N18
cycloneive_lcell_comb \DC|suit|Selector517~1 (
// Equation(s):
// \DC|suit|Selector517~1_combout  = (\DC|suit|Selector517~0_combout ) # ((\SW[16]~input_o  & (\DC|suit|dataReg [252] & !\DC|suit|current_state.NO_DRAW~q )))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|Selector517~0_combout ),
	.datac(\DC|suit|dataReg [252]),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector517~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector517~1 .lut_mask = 16'hCCEC;
defparam \DC|suit|Selector517~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N19
dffeas \DC|suit|dataReg[252] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector517~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [252]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[252] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[252] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N28
cycloneive_lcell_comb \DC|suit|Selector514~0 (
// Equation(s):
// \DC|suit|Selector514~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [255])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [252])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [255]),
	.datad(\DC|suit|dataReg [252]),
	.cin(gnd),
	.combout(\DC|suit|Selector514~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector514~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector514~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N8
cycloneive_lcell_comb \DC|suit|Selector514~1 (
// Equation(s):
// \DC|suit|Selector514~1_combout  = (\DC|suit|Selector514~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [255])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [255]),
	.datad(\DC|suit|Selector514~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector514~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector514~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector514~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N9
dffeas \DC|suit|dataReg[255] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector514~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [255]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[255] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[255] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N24
cycloneive_lcell_comb \DC|suit|Selector511~0 (
// Equation(s):
// \DC|suit|Selector511~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [255]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [255]),
	.cin(gnd),
	.combout(\DC|suit|Selector511~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector511~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector511~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N25
dffeas \DC|suit|dataReg[258] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector511~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [258]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[258] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[258] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N30
cycloneive_lcell_comb \DC|suit|Selector508~0 (
// Equation(s):
// \DC|suit|Selector508~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [258]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [258]),
	.cin(gnd),
	.combout(\DC|suit|Selector508~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector508~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector508~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N31
dffeas \DC|suit|dataReg[261] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector508~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [261]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[261] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[261] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N6
cycloneive_lcell_comb \DC|suit|Selector505~0 (
// Equation(s):
// \DC|suit|Selector505~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [264]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [261]))))

	.dataa(\DC|suit|dataReg [261]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [264]),
	.cin(gnd),
	.combout(\DC|suit|Selector505~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector505~0 .lut_mask = 16'hC808;
defparam \DC|suit|Selector505~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N20
cycloneive_lcell_comb \DC|suit|Selector505~1 (
// Equation(s):
// \DC|suit|Selector505~1_combout  = (\DC|suit|Selector505~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [264])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [264]),
	.datad(\DC|suit|Selector505~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector505~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector505~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector505~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N21
dffeas \DC|suit|dataReg[264] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector505~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [264]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[264] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[264] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N4
cycloneive_lcell_comb \DC|suit|Selector502~0 (
// Equation(s):
// \DC|suit|Selector502~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [264]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [264]),
	.cin(gnd),
	.combout(\DC|suit|Selector502~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector502~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector502~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N5
dffeas \DC|suit|dataReg[267] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector502~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [267]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[267] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[267] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N2
cycloneive_lcell_comb \DC|suit|Selector499~0 (
// Equation(s):
// \DC|suit|Selector499~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [267]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [267]),
	.cin(gnd),
	.combout(\DC|suit|Selector499~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector499~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector499~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N3
dffeas \DC|suit|dataReg[270] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector499~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [270]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[270] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[270] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N10
cycloneive_lcell_comb \DC|suit|Selector496~0 (
// Equation(s):
// \DC|suit|Selector496~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [273])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [270])))))

	.dataa(\DC|suit|dataReg [273]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [270]),
	.cin(gnd),
	.combout(\DC|suit|Selector496~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector496~0 .lut_mask = 16'h8C80;
defparam \DC|suit|Selector496~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N22
cycloneive_lcell_comb \DC|suit|Selector496~1 (
// Equation(s):
// \DC|suit|Selector496~1_combout  = (\DC|suit|Selector496~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [273])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [273]),
	.datad(\DC|suit|Selector496~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector496~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector496~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector496~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N23
dffeas \DC|suit|dataReg[273] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector496~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [273]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[273] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[273] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N0
cycloneive_lcell_comb \DC|suit|Selector493~0 (
// Equation(s):
// \DC|suit|Selector493~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [276]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [273]))))

	.dataa(\DC|suit|dataReg [273]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [276]),
	.cin(gnd),
	.combout(\DC|suit|Selector493~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector493~0 .lut_mask = 16'hC808;
defparam \DC|suit|Selector493~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N12
cycloneive_lcell_comb \DC|suit|Selector493~1 (
// Equation(s):
// \DC|suit|Selector493~1_combout  = (\DC|suit|Selector493~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [276])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [276]),
	.datad(\DC|suit|Selector493~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector493~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector493~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector493~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N13
dffeas \DC|suit|dataReg[276] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector493~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [276]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[276] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[276] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N16
cycloneive_lcell_comb \DC|suit|Selector490~0 (
// Equation(s):
// \DC|suit|Selector490~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [276]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [276]),
	.cin(gnd),
	.combout(\DC|suit|Selector490~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector490~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector490~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N17
dffeas \DC|suit|dataReg[279] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector490~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [279]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[279] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[279] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneive_lcell_comb \DC|suit|Selector487~0 (
// Equation(s):
// \DC|suit|Selector487~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [279]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(\DC|suit|dataReg [279]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector487~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector487~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector487~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N31
dffeas \DC|suit|dataReg[282] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector487~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [282]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[282] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[282] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
cycloneive_lcell_comb \DC|suit|Selector484~0 (
// Equation(s):
// \DC|suit|Selector484~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [282])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [282]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector484~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector484~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector484~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N23
dffeas \DC|suit|dataReg[285] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector484~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [285]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[285] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[285] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N12
cycloneive_lcell_comb \DC|suit|Selector481~0 (
// Equation(s):
// \DC|suit|Selector481~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [285])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [285]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector481~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector481~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector481~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N13
dffeas \DC|suit|dataReg[288] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector481~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [288]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[288] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[288] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
cycloneive_lcell_comb \DC|suit|Selector478~0 (
// Equation(s):
// \DC|suit|Selector478~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [288]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suitDataReg [746]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [288]),
	.cin(gnd),
	.combout(\DC|suit|Selector478~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector478~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector478~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N5
dffeas \DC|suit|dataReg[291] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector478~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [291]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[291] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[291] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N28
cycloneive_lcell_comb \DC|suit|Selector475~0 (
// Equation(s):
// \DC|suit|Selector475~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [291]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [640]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [640]),
	.datad(\DC|suit|dataReg [291]),
	.cin(gnd),
	.combout(\DC|suit|Selector475~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector475~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector475~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N29
dffeas \DC|suit|dataReg[294] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector475~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [294]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[294] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[294] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N14
cycloneive_lcell_comb \DC|suit|Selector472~0 (
// Equation(s):
// \DC|suit|Selector472~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [297])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [294])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [297]),
	.datad(\DC|suit|dataReg [294]),
	.cin(gnd),
	.combout(\DC|suit|Selector472~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector472~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector472~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N4
cycloneive_lcell_comb \DC|suit|Selector472~1 (
// Equation(s):
// \DC|suit|Selector472~1_combout  = (\DC|suit|Selector472~0_combout ) # ((\SW[16]~input_o  & (\DC|suit|dataReg [297] & !\DC|suit|current_state.NO_DRAW~q )))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|Selector472~0_combout ),
	.datac(\DC|suit|dataReg [297]),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector472~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector472~1 .lut_mask = 16'hCCEC;
defparam \DC|suit|Selector472~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N5
dffeas \DC|suit|dataReg[297] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector472~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [297]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[297] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[297] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N6
cycloneive_lcell_comb \DC|suit|Selector469~0 (
// Equation(s):
// \DC|suit|Selector469~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [300]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [297]))))

	.dataa(\DC|suit|dataReg [297]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [300]),
	.cin(gnd),
	.combout(\DC|suit|Selector469~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector469~0 .lut_mask = 16'hC808;
defparam \DC|suit|Selector469~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N18
cycloneive_lcell_comb \DC|suit|Selector469~1 (
// Equation(s):
// \DC|suit|Selector469~1_combout  = (\DC|suit|Selector469~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [300])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [300]),
	.datad(\DC|suit|Selector469~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector469~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector469~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector469~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N19
dffeas \DC|suit|dataReg[300] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector469~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [300]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[300] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[300] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N12
cycloneive_lcell_comb \DC|suit|Selector466~0 (
// Equation(s):
// \DC|suit|Selector466~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [303])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [300])))))

	.dataa(\DC|suit|dataReg [303]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [300]),
	.cin(gnd),
	.combout(\DC|suit|Selector466~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector466~0 .lut_mask = 16'h8C80;
defparam \DC|suit|Selector466~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N30
cycloneive_lcell_comb \DC|suit|Selector466~1 (
// Equation(s):
// \DC|suit|Selector466~1_combout  = (\DC|suit|Selector466~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [303])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [303]),
	.datad(\DC|suit|Selector466~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector466~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector466~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector466~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N31
dffeas \DC|suit|dataReg[303] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector466~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [303]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[303] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[303] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N0
cycloneive_lcell_comb \DC|suit|Selector463~0 (
// Equation(s):
// \DC|suit|Selector463~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [306]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [303]))))

	.dataa(\DC|suit|dataReg [303]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [306]),
	.cin(gnd),
	.combout(\DC|suit|Selector463~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector463~0 .lut_mask = 16'hC808;
defparam \DC|suit|Selector463~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N2
cycloneive_lcell_comb \DC|suit|Selector463~1 (
// Equation(s):
// \DC|suit|Selector463~1_combout  = (\DC|suit|Selector463~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [306])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [306]),
	.datad(\DC|suit|Selector463~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector463~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector463~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector463~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N3
dffeas \DC|suit|dataReg[306] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector463~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [306]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[306] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[306] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N4
cycloneive_lcell_comb \DC|suit|Selector460~0 (
// Equation(s):
// \DC|suit|Selector460~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [309])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [306])))))

	.dataa(\DC|suit|dataReg [309]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [306]),
	.cin(gnd),
	.combout(\DC|suit|Selector460~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector460~0 .lut_mask = 16'h8C80;
defparam \DC|suit|Selector460~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N22
cycloneive_lcell_comb \DC|suit|Selector460~1 (
// Equation(s):
// \DC|suit|Selector460~1_combout  = (\DC|suit|Selector460~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [309] & \SW[16]~input_o )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|Selector460~0_combout ),
	.datac(\DC|suit|dataReg [309]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector460~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector460~1 .lut_mask = 16'hDCCC;
defparam \DC|suit|Selector460~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N23
dffeas \DC|suit|dataReg[309] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector460~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [309]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[309] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[309] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N16
cycloneive_lcell_comb \DC|suit|Selector457~0 (
// Equation(s):
// \DC|suit|Selector457~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [312]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [309]))))

	.dataa(\DC|suit|dataReg [309]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [312]),
	.cin(gnd),
	.combout(\DC|suit|Selector457~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector457~0 .lut_mask = 16'hC808;
defparam \DC|suit|Selector457~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N10
cycloneive_lcell_comb \DC|suit|Selector457~1 (
// Equation(s):
// \DC|suit|Selector457~1_combout  = (\DC|suit|Selector457~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [312])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [312]),
	.datad(\DC|suit|Selector457~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector457~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector457~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector457~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N11
dffeas \DC|suit|dataReg[312] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector457~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [312]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[312] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[312] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N20
cycloneive_lcell_comb \DC|suit|Selector454~0 (
// Equation(s):
// \DC|suit|Selector454~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [315])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [312])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [315]),
	.datad(\DC|suit|dataReg [312]),
	.cin(gnd),
	.combout(\DC|suit|Selector454~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector454~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector454~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N14
cycloneive_lcell_comb \DC|suit|Selector454~1 (
// Equation(s):
// \DC|suit|Selector454~1_combout  = (\DC|suit|Selector454~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [315])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [315]),
	.datad(\DC|suit|Selector454~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector454~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector454~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector454~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N15
dffeas \DC|suit|dataReg[315] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector454~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [315]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[315] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[315] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N24
cycloneive_lcell_comb \DC|suit|Selector451~0 (
// Equation(s):
// \DC|suit|Selector451~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [318])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [315])))))

	.dataa(\DC|suit|dataReg [318]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [315]),
	.datad(\DC|suit|xOffset[6]~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector451~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector451~0 .lut_mask = 16'h88C0;
defparam \DC|suit|Selector451~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N26
cycloneive_lcell_comb \DC|suit|Selector451~1 (
// Equation(s):
// \DC|suit|Selector451~1_combout  = (\DC|suit|Selector451~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [318])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [318]),
	.datad(\DC|suit|Selector451~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector451~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector451~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector451~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N27
dffeas \DC|suit|dataReg[318] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector451~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [318]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[318] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[318] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N28
cycloneive_lcell_comb \DC|suit|Selector448~0 (
// Equation(s):
// \DC|suit|Selector448~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [321]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [318]))))

	.dataa(\DC|suit|dataReg [318]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [321]),
	.cin(gnd),
	.combout(\DC|suit|Selector448~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector448~0 .lut_mask = 16'hC808;
defparam \DC|suit|Selector448~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N8
cycloneive_lcell_comb \DC|suit|Selector448~1 (
// Equation(s):
// \DC|suit|Selector448~1_combout  = (\DC|suit|Selector448~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [321])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [321]),
	.datad(\DC|suit|Selector448~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector448~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector448~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector448~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N9
dffeas \DC|suit|dataReg[321] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector448~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [321]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[321] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[321] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N18
cycloneive_lcell_comb \DC|suit|Selector445~0 (
// Equation(s):
// \DC|suit|Selector445~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [324])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [321])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [324]),
	.datad(\DC|suit|dataReg [321]),
	.cin(gnd),
	.combout(\DC|suit|Selector445~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector445~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector445~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N22
cycloneive_lcell_comb \DC|suit|Selector445~1 (
// Equation(s):
// \DC|suit|Selector445~1_combout  = (\DC|suit|Selector445~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [324])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [324]),
	.datad(\DC|suit|Selector445~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector445~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector445~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector445~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N23
dffeas \DC|suit|dataReg[324] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector445~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [324]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[324] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[324] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N24
cycloneive_lcell_comb \DC|suit|Selector442~0 (
// Equation(s):
// \DC|suit|Selector442~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [327]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [324]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [324]),
	.datad(\DC|suit|dataReg [327]),
	.cin(gnd),
	.combout(\DC|suit|Selector442~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector442~0 .lut_mask = 16'hC840;
defparam \DC|suit|Selector442~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N12
cycloneive_lcell_comb \DC|suit|Selector442~1 (
// Equation(s):
// \DC|suit|Selector442~1_combout  = (\DC|suit|Selector442~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [327])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [327]),
	.datad(\DC|suit|Selector442~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector442~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector442~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector442~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N13
dffeas \DC|suit|dataReg[327] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector442~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [327]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[327] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[327] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N0
cycloneive_lcell_comb \DC|suit|Selector439~0 (
// Equation(s):
// \DC|suit|Selector439~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [327])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [327]),
	.datac(\DC|suitDataReg [746]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector439~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector439~0 .lut_mask = 16'hD8D8;
defparam \DC|suit|Selector439~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N1
dffeas \DC|suit|dataReg[330] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector439~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [330]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[330] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[330] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N26
cycloneive_lcell_comb \DC|suit|Selector436~0 (
// Equation(s):
// \DC|suit|Selector436~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [330]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [330]),
	.cin(gnd),
	.combout(\DC|suit|Selector436~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector436~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector436~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N27
dffeas \DC|suit|dataReg[333] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector436~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [333]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[333] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[333] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N10
cycloneive_lcell_comb \DC|suit|Selector433~0 (
// Equation(s):
// \DC|suit|Selector433~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [333])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [333]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector433~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector433~0 .lut_mask = 16'hB8B8;
defparam \DC|suit|Selector433~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N11
dffeas \DC|suit|dataReg[336] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector433~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [336]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[336] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[336] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N8
cycloneive_lcell_comb \DC|suit|Selector430~0 (
// Equation(s):
// \DC|suit|Selector430~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [336]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [336]),
	.cin(gnd),
	.combout(\DC|suit|Selector430~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector430~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector430~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N9
dffeas \DC|suit|dataReg[339] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector430~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [339]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[339] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[339] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N16
cycloneive_lcell_comb \DC|suit|Selector427~0 (
// Equation(s):
// \DC|suit|Selector427~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [342]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [339]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [339]),
	.datad(\DC|suit|dataReg [342]),
	.cin(gnd),
	.combout(\DC|suit|Selector427~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector427~0 .lut_mask = 16'hC840;
defparam \DC|suit|Selector427~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N20
cycloneive_lcell_comb \DC|suit|Selector427~1 (
// Equation(s):
// \DC|suit|Selector427~1_combout  = (\DC|suit|Selector427~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [342])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [342]),
	.datad(\DC|suit|Selector427~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector427~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector427~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector427~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N21
dffeas \DC|suit|dataReg[342] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector427~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [342]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[342] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[342] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N6
cycloneive_lcell_comb \DC|suit|Selector424~0 (
// Equation(s):
// \DC|suit|Selector424~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [345]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [342]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|dataReg [342]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [345]),
	.cin(gnd),
	.combout(\DC|suit|Selector424~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector424~0 .lut_mask = 16'hE040;
defparam \DC|suit|Selector424~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N0
cycloneive_lcell_comb \DC|suit|Selector424~1 (
// Equation(s):
// \DC|suit|Selector424~1_combout  = (\DC|suit|Selector424~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [345])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [345]),
	.datad(\DC|suit|Selector424~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector424~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector424~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector424~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N1
dffeas \DC|suit|dataReg[345] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector424~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [345]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[345] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[345] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N2
cycloneive_lcell_comb \DC|suit|Selector421~0 (
// Equation(s):
// \DC|suit|Selector421~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [348])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [345])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [348]),
	.datad(\DC|suit|dataReg [345]),
	.cin(gnd),
	.combout(\DC|suit|Selector421~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector421~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector421~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N30
cycloneive_lcell_comb \DC|suit|Selector421~1 (
// Equation(s):
// \DC|suit|Selector421~1_combout  = (\DC|suit|Selector421~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [348])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [348]),
	.datad(\DC|suit|Selector421~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector421~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector421~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector421~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N31
dffeas \DC|suit|dataReg[348] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector421~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [348]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[348] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[348] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N30
cycloneive_lcell_comb \DC|suit|Selector418~0 (
// Equation(s):
// \DC|suit|Selector418~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [351]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [348]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [348]),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [351]),
	.cin(gnd),
	.combout(\DC|suit|Selector418~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector418~0 .lut_mask = 16'hA808;
defparam \DC|suit|Selector418~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N2
cycloneive_lcell_comb \DC|suit|Selector418~1 (
// Equation(s):
// \DC|suit|Selector418~1_combout  = (\DC|suit|Selector418~0_combout ) # ((\SW[16]~input_o  & (\DC|suit|dataReg [351] & !\DC|suit|current_state.NO_DRAW~q )))

	.dataa(\DC|suit|Selector418~0_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [351]),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector418~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector418~1 .lut_mask = 16'hAAEA;
defparam \DC|suit|Selector418~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N3
dffeas \DC|suit|dataReg[351] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector418~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [351]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[351] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[351] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N4
cycloneive_lcell_comb \DC|suit|Selector415~0 (
// Equation(s):
// \DC|suit|Selector415~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [354]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [351]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [351]),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [354]),
	.cin(gnd),
	.combout(\DC|suit|Selector415~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector415~0 .lut_mask = 16'hA808;
defparam \DC|suit|Selector415~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N6
cycloneive_lcell_comb \DC|suit|Selector415~1 (
// Equation(s):
// \DC|suit|Selector415~1_combout  = (\DC|suit|Selector415~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [354])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [354]),
	.datad(\DC|suit|Selector415~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector415~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector415~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector415~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N7
dffeas \DC|suit|dataReg[354] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector415~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [354]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[354] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[354] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N16
cycloneive_lcell_comb \DC|suit|Selector412~0 (
// Equation(s):
// \DC|suit|Selector412~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [357])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [354])))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [357]),
	.datad(\DC|suit|dataReg [354]),
	.cin(gnd),
	.combout(\DC|suit|Selector412~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector412~0 .lut_mask = 16'hA280;
defparam \DC|suit|Selector412~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N26
cycloneive_lcell_comb \DC|suit|Selector412~1 (
// Equation(s):
// \DC|suit|Selector412~1_combout  = (\DC|suit|Selector412~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [357])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [357]),
	.datad(\DC|suit|Selector412~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector412~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector412~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector412~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N27
dffeas \DC|suit|dataReg[357] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector412~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [357]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[357] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[357] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N28
cycloneive_lcell_comb \DC|suit|Selector409~0 (
// Equation(s):
// \DC|suit|Selector409~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [360]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [357]))))

	.dataa(\DC|suit|dataReg [357]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [360]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector409~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector409~0 .lut_mask = 16'hE200;
defparam \DC|suit|Selector409~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N22
cycloneive_lcell_comb \DC|suit|Selector409~1 (
// Equation(s):
// \DC|suit|Selector409~1_combout  = (\DC|suit|Selector409~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [360])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [360]),
	.datad(\DC|suit|Selector409~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector409~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector409~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector409~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N23
dffeas \DC|suit|dataReg[360] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector409~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [360]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[360] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[360] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N8
cycloneive_lcell_comb \DC|suit|Selector406~0 (
// Equation(s):
// \DC|suit|Selector406~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [363]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [360]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [360]),
	.datad(\DC|suit|dataReg [363]),
	.cin(gnd),
	.combout(\DC|suit|Selector406~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector406~0 .lut_mask = 16'hA820;
defparam \DC|suit|Selector406~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N18
cycloneive_lcell_comb \DC|suit|Selector406~1 (
// Equation(s):
// \DC|suit|Selector406~1_combout  = (\DC|suit|Selector406~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [363])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [363]),
	.datad(\DC|suit|Selector406~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector406~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector406~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector406~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N19
dffeas \DC|suit|dataReg[363] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector406~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [363]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[363] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[363] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N20
cycloneive_lcell_comb \DC|suit|Selector403~0 (
// Equation(s):
// \DC|suit|Selector403~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [366])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [363])))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [366]),
	.datad(\DC|suit|dataReg [363]),
	.cin(gnd),
	.combout(\DC|suit|Selector403~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector403~0 .lut_mask = 16'hA280;
defparam \DC|suit|Selector403~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N14
cycloneive_lcell_comb \DC|suit|Selector403~1 (
// Equation(s):
// \DC|suit|Selector403~1_combout  = (\DC|suit|Selector403~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [366])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [366]),
	.datad(\DC|suit|Selector403~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector403~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector403~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector403~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N15
dffeas \DC|suit|dataReg[366] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector403~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [366]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[366] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[366] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N24
cycloneive_lcell_comb \DC|suit|Selector400~0 (
// Equation(s):
// \DC|suit|Selector400~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [369]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [366]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [366]),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [369]),
	.cin(gnd),
	.combout(\DC|suit|Selector400~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector400~0 .lut_mask = 16'hA808;
defparam \DC|suit|Selector400~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N10
cycloneive_lcell_comb \DC|suit|Selector400~1 (
// Equation(s):
// \DC|suit|Selector400~1_combout  = (\DC|suit|Selector400~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [369])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [369]),
	.datad(\DC|suit|Selector400~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector400~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector400~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector400~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N11
dffeas \DC|suit|dataReg[369] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector400~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [369]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[369] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[369] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N12
cycloneive_lcell_comb \DC|suit|Selector397~0 (
// Equation(s):
// \DC|suit|Selector397~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [372])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [369])))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [372]),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [369]),
	.cin(gnd),
	.combout(\DC|suit|Selector397~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector397~0 .lut_mask = 16'h8A80;
defparam \DC|suit|Selector397~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N0
cycloneive_lcell_comb \DC|suit|Selector397~1 (
// Equation(s):
// \DC|suit|Selector397~1_combout  = (\DC|suit|Selector397~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [372])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [372]),
	.datad(\DC|suit|Selector397~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector397~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector397~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector397~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N1
dffeas \DC|suit|dataReg[372] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector397~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [372]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[372] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[372] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N14
cycloneive_lcell_comb \DC|suit|Selector394~0 (
// Equation(s):
// \DC|suit|Selector394~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [375])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [372])))))

	.dataa(\DC|suit|dataReg [375]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [372]),
	.cin(gnd),
	.combout(\DC|suit|Selector394~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector394~0 .lut_mask = 16'hB080;
defparam \DC|suit|Selector394~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N12
cycloneive_lcell_comb \DC|suit|Selector394~1 (
// Equation(s):
// \DC|suit|Selector394~1_combout  = (\DC|suit|Selector394~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [375] & \SW[16]~input_o )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|Selector394~0_combout ),
	.datac(\DC|suit|dataReg [375]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector394~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector394~1 .lut_mask = 16'hDCCC;
defparam \DC|suit|Selector394~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N13
dffeas \DC|suit|dataReg[375] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector394~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [375]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[375] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[375] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N22
cycloneive_lcell_comb \DC|suit|Selector391~0 (
// Equation(s):
// \DC|suit|Selector391~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [375]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [589]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [589]),
	.datad(\DC|suit|dataReg [375]),
	.cin(gnd),
	.combout(\DC|suit|Selector391~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector391~0 .lut_mask = 16'hAF05;
defparam \DC|suit|Selector391~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N23
dffeas \DC|suit|dataReg[378] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector391~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [378]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[378] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[378] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N4
cycloneive_lcell_comb \DC|suit|Selector388~0 (
// Equation(s):
// \DC|suit|Selector388~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [378])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [749])))

	.dataa(\DC|suit|dataReg [378]),
	.datab(\DC|suitDataReg [749]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector388~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector388~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector388~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N5
dffeas \DC|suit|dataReg[381] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector388~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [381]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[381] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[381] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N2
cycloneive_lcell_comb \DC|suit|Selector385~0 (
// Equation(s):
// \DC|suit|Selector385~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [381]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [381]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector385~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector385~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector385~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N3
dffeas \DC|suit|dataReg[384] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector385~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [384]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[384] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[384] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N26
cycloneive_lcell_comb \DC|suit|Selector382~0 (
// Equation(s):
// \DC|suit|Selector382~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [384]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [658]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [658]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [384]),
	.cin(gnd),
	.combout(\DC|suit|Selector382~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector382~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector382~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N27
dffeas \DC|suit|dataReg[387] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector382~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [387]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[387] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[387] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N16
cycloneive_lcell_comb \DC|suit|Selector379~0 (
// Equation(s):
// \DC|suit|Selector379~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [390]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [387]))))

	.dataa(\DC|suit|dataReg [387]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [390]),
	.cin(gnd),
	.combout(\DC|suit|Selector379~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector379~0 .lut_mask = 16'hE020;
defparam \DC|suit|Selector379~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N20
cycloneive_lcell_comb \DC|suit|Selector379~1 (
// Equation(s):
// \DC|suit|Selector379~1_combout  = (\DC|suit|Selector379~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [390] & \SW[16]~input_o )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|Selector379~0_combout ),
	.datac(\DC|suit|dataReg [390]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector379~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector379~1 .lut_mask = 16'hDCCC;
defparam \DC|suit|Selector379~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N21
dffeas \DC|suit|dataReg[390] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector379~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [390]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[390] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[390] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N30
cycloneive_lcell_comb \DC|suit|Selector376~0 (
// Equation(s):
// \DC|suit|Selector376~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [393])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [390])))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [393]),
	.datad(\DC|suit|dataReg [390]),
	.cin(gnd),
	.combout(\DC|suit|Selector376~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector376~0 .lut_mask = 16'hA280;
defparam \DC|suit|Selector376~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N8
cycloneive_lcell_comb \DC|suit|Selector376~1 (
// Equation(s):
// \DC|suit|Selector376~1_combout  = (\DC|suit|Selector376~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [393] & \SW[16]~input_o )))

	.dataa(\DC|suit|Selector376~0_combout ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [393]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector376~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector376~1 .lut_mask = 16'hBAAA;
defparam \DC|suit|Selector376~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N9
dffeas \DC|suit|dataReg[393] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector376~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [393]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[393] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[393] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N18
cycloneive_lcell_comb \DC|suit|Selector373~0 (
// Equation(s):
// \DC|suit|Selector373~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [396]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [393]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [393]),
	.datad(\DC|suit|dataReg [396]),
	.cin(gnd),
	.combout(\DC|suit|Selector373~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector373~0 .lut_mask = 16'hA820;
defparam \DC|suit|Selector373~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N6
cycloneive_lcell_comb \DC|suit|Selector373~1 (
// Equation(s):
// \DC|suit|Selector373~1_combout  = (\DC|suit|Selector373~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [396] & \SW[16]~input_o )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|Selector373~0_combout ),
	.datac(\DC|suit|dataReg [396]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector373~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector373~1 .lut_mask = 16'hDCCC;
defparam \DC|suit|Selector373~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N7
dffeas \DC|suit|dataReg[396] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector373~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [396]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[396] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[396] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N6
cycloneive_lcell_comb \DC|suit|Selector370~0 (
// Equation(s):
// \DC|suit|Selector370~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [399]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [396]))))

	.dataa(\DC|suit|dataReg [396]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [399]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector370~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector370~0 .lut_mask = 16'hE200;
defparam \DC|suit|Selector370~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N26
cycloneive_lcell_comb \DC|suit|Selector370~1 (
// Equation(s):
// \DC|suit|Selector370~1_combout  = (\DC|suit|Selector370~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [399])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [399]),
	.datad(\DC|suit|Selector370~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector370~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector370~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector370~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N27
dffeas \DC|suit|dataReg[399] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector370~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [399]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[399] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[399] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N12
cycloneive_lcell_comb \DC|suit|Selector367~0 (
// Equation(s):
// \DC|suit|Selector367~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [402])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [399])))))

	.dataa(\DC|suit|dataReg [402]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [399]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector367~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector367~0 .lut_mask = 16'hB800;
defparam \DC|suit|Selector367~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N22
cycloneive_lcell_comb \DC|suit|Selector367~1 (
// Equation(s):
// \DC|suit|Selector367~1_combout  = (\DC|suit|Selector367~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [402])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [402]),
	.datad(\DC|suit|Selector367~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector367~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector367~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector367~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N23
dffeas \DC|suit|dataReg[402] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector367~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [402]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[402] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[402] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N24
cycloneive_lcell_comb \DC|suit|Selector364~0 (
// Equation(s):
// \DC|suit|Selector364~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [405])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [402])))))

	.dataa(\DC|suit|dataReg [405]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [402]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector364~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector364~0 .lut_mask = 16'hB800;
defparam \DC|suit|Selector364~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N2
cycloneive_lcell_comb \DC|suit|Selector364~1 (
// Equation(s):
// \DC|suit|Selector364~1_combout  = (\DC|suit|Selector364~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [405])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [405]),
	.datad(\DC|suit|Selector364~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector364~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector364~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector364~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N3
dffeas \DC|suit|dataReg[405] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector364~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [405]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[405] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[405] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N20
cycloneive_lcell_comb \DC|suit|Selector361~0 (
// Equation(s):
// \DC|suit|Selector361~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [408]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [405]))))

	.dataa(\DC|suit|dataReg [405]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [408]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector361~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector361~0 .lut_mask = 16'hE200;
defparam \DC|suit|Selector361~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N14
cycloneive_lcell_comb \DC|suit|Selector361~1 (
// Equation(s):
// \DC|suit|Selector361~1_combout  = (\DC|suit|Selector361~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [408])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [408]),
	.datad(\DC|suit|Selector361~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector361~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector361~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector361~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N15
dffeas \DC|suit|dataReg[408] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector361~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [408]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[408] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[408] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N16
cycloneive_lcell_comb \DC|suit|Selector358~0 (
// Equation(s):
// \DC|suit|Selector358~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [411])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [408])))))

	.dataa(\DC|suit|dataReg [411]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [408]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector358~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector358~0 .lut_mask = 16'hB800;
defparam \DC|suit|Selector358~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N10
cycloneive_lcell_comb \DC|suit|Selector358~1 (
// Equation(s):
// \DC|suit|Selector358~1_combout  = (\DC|suit|Selector358~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [411])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [411]),
	.datad(\DC|suit|Selector358~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector358~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector358~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector358~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N11
dffeas \DC|suit|dataReg[411] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector358~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [411]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[411] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[411] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N4
cycloneive_lcell_comb \DC|suit|Selector355~0 (
// Equation(s):
// \DC|suit|Selector355~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [414]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [411]))))

	.dataa(\DC|suit|dataReg [411]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [414]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector355~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector355~0 .lut_mask = 16'hE200;
defparam \DC|suit|Selector355~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N30
cycloneive_lcell_comb \DC|suit|Selector355~1 (
// Equation(s):
// \DC|suit|Selector355~1_combout  = (\DC|suit|Selector355~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [414])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [414]),
	.datad(\DC|suit|Selector355~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector355~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector355~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector355~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N31
dffeas \DC|suit|dataReg[414] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector355~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [414]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[414] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[414] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N8
cycloneive_lcell_comb \DC|suit|Selector352~0 (
// Equation(s):
// \DC|suit|Selector352~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [417]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [414]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [414]),
	.datad(\DC|suit|dataReg [417]),
	.cin(gnd),
	.combout(\DC|suit|Selector352~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector352~0 .lut_mask = 16'hA820;
defparam \DC|suit|Selector352~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N18
cycloneive_lcell_comb \DC|suit|Selector352~1 (
// Equation(s):
// \DC|suit|Selector352~1_combout  = (\DC|suit|Selector352~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [417])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [417]),
	.datad(\DC|suit|Selector352~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector352~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector352~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector352~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N19
dffeas \DC|suit|dataReg[417] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector352~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [417]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[417] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[417] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N28
cycloneive_lcell_comb \DC|suit|Selector349~0 (
// Equation(s):
// \DC|suit|Selector349~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [420])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [417])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [420]),
	.datad(\DC|suit|dataReg [417]),
	.cin(gnd),
	.combout(\DC|suit|Selector349~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector349~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector349~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N0
cycloneive_lcell_comb \DC|suit|Selector349~1 (
// Equation(s):
// \DC|suit|Selector349~1_combout  = (\DC|suit|Selector349~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [420])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [420]),
	.datad(\DC|suit|Selector349~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector349~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector349~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector349~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N1
dffeas \DC|suit|dataReg[420] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector349~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [420]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[420] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[420] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N28
cycloneive_lcell_comb \DC|suit|Selector346~0 (
// Equation(s):
// \DC|suit|Selector346~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [423]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [420]))))

	.dataa(\DC|suit|dataReg [420]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [423]),
	.cin(gnd),
	.combout(\DC|suit|Selector346~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector346~0 .lut_mask = 16'hE020;
defparam \DC|suit|Selector346~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N10
cycloneive_lcell_comb \DC|suit|Selector346~1 (
// Equation(s):
// \DC|suit|Selector346~1_combout  = (\DC|suit|Selector346~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [423] & \SW[16]~input_o )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|Selector346~0_combout ),
	.datac(\DC|suit|dataReg [423]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector346~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector346~1 .lut_mask = 16'hDCCC;
defparam \DC|suit|Selector346~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N11
dffeas \DC|suit|dataReg[423] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector346~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [423]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[423] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[423] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N24
cycloneive_lcell_comb \DC|suit|Selector343~0 (
// Equation(s):
// \DC|suit|Selector343~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [423]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [590]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [590]),
	.datad(\DC|suit|dataReg [423]),
	.cin(gnd),
	.combout(\DC|suit|Selector343~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector343~0 .lut_mask = 16'hAF05;
defparam \DC|suit|Selector343~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N25
dffeas \DC|suit|dataReg[426] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector343~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [426]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[426] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[426] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N4
cycloneive_lcell_comb \DC|suit|Selector340~0 (
// Equation(s):
// \DC|suit|Selector340~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [426]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [426]),
	.cin(gnd),
	.combout(\DC|suit|Selector340~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector340~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector340~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N5
dffeas \DC|suit|dataReg[429] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector340~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [429]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[429] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[429] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N22
cycloneive_lcell_comb \DC|suit|Selector337~0 (
// Equation(s):
// \DC|suit|Selector337~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [429]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [429]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector337~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector337~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector337~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N23
dffeas \DC|suit|dataReg[432] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector337~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [432]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[432] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[432] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N2
cycloneive_lcell_comb \DC|suit|Selector334~0 (
// Equation(s):
// \DC|suit|Selector334~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [432]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [745]),
	.datad(\DC|suit|dataReg [432]),
	.cin(gnd),
	.combout(\DC|suit|Selector334~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector334~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector334~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N3
dffeas \DC|suit|dataReg[435] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector334~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [435]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[435] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[435] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N0
cycloneive_lcell_comb \DC|suit|Selector331~0 (
// Equation(s):
// \DC|suit|Selector331~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [435]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [658]))

	.dataa(\DC|suitDataReg [658]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [435]),
	.cin(gnd),
	.combout(\DC|suit|Selector331~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector331~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector331~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N1
dffeas \DC|suit|dataReg[438] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector331~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [438]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[438] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[438] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N30
cycloneive_lcell_comb \DC|suit|Selector328~0 (
// Equation(s):
// \DC|suit|Selector328~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [441])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [438])))))

	.dataa(\DC|suit|dataReg [441]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [438]),
	.cin(gnd),
	.combout(\DC|suit|Selector328~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector328~0 .lut_mask = 16'h8C80;
defparam \DC|suit|Selector328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N26
cycloneive_lcell_comb \DC|suit|Selector328~1 (
// Equation(s):
// \DC|suit|Selector328~1_combout  = (\DC|suit|Selector328~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [441] & \SW[16]~input_o )))

	.dataa(\DC|suit|Selector328~0_combout ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [441]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector328~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector328~1 .lut_mask = 16'hBAAA;
defparam \DC|suit|Selector328~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N27
dffeas \DC|suit|dataReg[441] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector328~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [441]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[441] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[441] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N28
cycloneive_lcell_comb \DC|suit|Selector325~0 (
// Equation(s):
// \DC|suit|Selector325~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [444]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [441]))))

	.dataa(\DC|suit|dataReg [441]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [444]),
	.cin(gnd),
	.combout(\DC|suit|Selector325~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector325~0 .lut_mask = 16'hC808;
defparam \DC|suit|Selector325~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N24
cycloneive_lcell_comb \DC|suit|Selector325~1 (
// Equation(s):
// \DC|suit|Selector325~1_combout  = (\DC|suit|Selector325~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [444])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [444]),
	.datad(\DC|suit|Selector325~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector325~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector325~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector325~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N25
dffeas \DC|suit|dataReg[444] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector325~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [444]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[444] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[444] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N12
cycloneive_lcell_comb \DC|suit|Selector322~0 (
// Equation(s):
// \DC|suit|Selector322~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [447])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [444])))))

	.dataa(\DC|suit|dataReg [447]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [444]),
	.cin(gnd),
	.combout(\DC|suit|Selector322~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector322~0 .lut_mask = 16'hB080;
defparam \DC|suit|Selector322~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N10
cycloneive_lcell_comb \DC|suit|Selector322~1 (
// Equation(s):
// \DC|suit|Selector322~1_combout  = (\DC|suit|Selector322~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [447])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [447]),
	.datad(\DC|suit|Selector322~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector322~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector322~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector322~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N11
dffeas \DC|suit|dataReg[447] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector322~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [447]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[447] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[447] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N26
cycloneive_lcell_comb \DC|suit|Selector319~0 (
// Equation(s):
// \DC|suit|Selector319~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [447]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [447]),
	.cin(gnd),
	.combout(\DC|suit|Selector319~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector319~0 .lut_mask = 16'hAF05;
defparam \DC|suit|Selector319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N27
dffeas \DC|suit|dataReg[450] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector319~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [450]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[450] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[450] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N24
cycloneive_lcell_comb \DC|suit|Selector316~0 (
// Equation(s):
// \DC|suit|Selector316~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [453]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [450]))))

	.dataa(\DC|suit|dataReg [450]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [453]),
	.cin(gnd),
	.combout(\DC|suit|Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector316~0 .lut_mask = 16'hE020;
defparam \DC|suit|Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N20
cycloneive_lcell_comb \DC|suit|Selector316~1 (
// Equation(s):
// \DC|suit|Selector316~1_combout  = (\DC|suit|Selector316~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [453])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [453]),
	.datad(\DC|suit|Selector316~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector316~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector316~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector316~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N21
dffeas \DC|suit|dataReg[453] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector316~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [453]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[453] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[453] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N6
cycloneive_lcell_comb \DC|suit|Selector313~0 (
// Equation(s):
// \DC|suit|Selector313~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [456]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [453]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|dataReg [453]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [456]),
	.cin(gnd),
	.combout(\DC|suit|Selector313~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector313~0 .lut_mask = 16'hE040;
defparam \DC|suit|Selector313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N16
cycloneive_lcell_comb \DC|suit|Selector313~1 (
// Equation(s):
// \DC|suit|Selector313~1_combout  = (\DC|suit|Selector313~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [456])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [456]),
	.datad(\DC|suit|Selector313~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector313~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector313~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector313~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N17
dffeas \DC|suit|dataReg[456] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector313~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [456]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[456] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[456] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N18
cycloneive_lcell_comb \DC|suit|Selector310~0 (
// Equation(s):
// \DC|suit|Selector310~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [459])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [456])))))

	.dataa(\DC|suit|dataReg [459]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [456]),
	.cin(gnd),
	.combout(\DC|suit|Selector310~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector310~0 .lut_mask = 16'hB080;
defparam \DC|suit|Selector310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N30
cycloneive_lcell_comb \DC|suit|Selector310~1 (
// Equation(s):
// \DC|suit|Selector310~1_combout  = (\DC|suit|Selector310~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [459])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [459]),
	.datad(\DC|suit|Selector310~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector310~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector310~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector310~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N31
dffeas \DC|suit|dataReg[459] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector310~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [459]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[459] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[459] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N8
cycloneive_lcell_comb \DC|suit|Selector307~0 (
// Equation(s):
// \DC|suit|Selector307~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [459])) # (!\DC|suit|current_state.DRAW~q  & ((!\DC|suitDataReg [749])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [459]),
	.datad(\DC|suitDataReg [749]),
	.cin(gnd),
	.combout(\DC|suit|Selector307~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector307~0 .lut_mask = 16'hA0F5;
defparam \DC|suit|Selector307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N9
dffeas \DC|suit|dataReg[462] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector307~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [462]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[462] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[462] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N28
cycloneive_lcell_comb \DC|suit|Selector304~0 (
// Equation(s):
// \DC|suit|Selector304~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [465]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [462]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [462]),
	.datad(\DC|suit|dataReg [465]),
	.cin(gnd),
	.combout(\DC|suit|Selector304~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector304~0 .lut_mask = 16'hA820;
defparam \DC|suit|Selector304~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N0
cycloneive_lcell_comb \DC|suit|Selector304~1 (
// Equation(s):
// \DC|suit|Selector304~1_combout  = (\DC|suit|Selector304~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [465])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [465]),
	.datad(\DC|suit|Selector304~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector304~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector304~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector304~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N1
dffeas \DC|suit|dataReg[465] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector304~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [465]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[465] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[465] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N2
cycloneive_lcell_comb \DC|suit|Selector301~0 (
// Equation(s):
// \DC|suit|Selector301~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [468])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [465])))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [468]),
	.datad(\DC|suit|dataReg [465]),
	.cin(gnd),
	.combout(\DC|suit|Selector301~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector301~0 .lut_mask = 16'hA280;
defparam \DC|suit|Selector301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N14
cycloneive_lcell_comb \DC|suit|Selector301~1 (
// Equation(s):
// \DC|suit|Selector301~1_combout  = (\DC|suit|Selector301~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [468])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [468]),
	.datad(\DC|suit|Selector301~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector301~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector301~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector301~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N15
dffeas \DC|suit|dataReg[468] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector301~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [468]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[468] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[468] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N6
cycloneive_lcell_comb \DC|suit|Selector298~0 (
// Equation(s):
// \DC|suit|Selector298~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [468]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [590]))

	.dataa(\DC|suitDataReg [590]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [468]),
	.cin(gnd),
	.combout(\DC|suit|Selector298~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector298~0 .lut_mask = 16'hDD11;
defparam \DC|suit|Selector298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N7
dffeas \DC|suit|dataReg[471] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector298~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [471]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[471] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[471] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N20
cycloneive_lcell_comb \DC|suit|Selector295~0 (
// Equation(s):
// \DC|suit|Selector295~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [471]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [658]))

	.dataa(\DC|suitDataReg [658]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [471]),
	.cin(gnd),
	.combout(\DC|suit|Selector295~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector295~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N21
dffeas \DC|suit|dataReg[474] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector295~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [474]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[474] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[474] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N22
cycloneive_lcell_comb \DC|suit|Selector292~0 (
// Equation(s):
// \DC|suit|Selector292~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [474]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [474]),
	.cin(gnd),
	.combout(\DC|suit|Selector292~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector292~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N23
dffeas \DC|suit|dataReg[477] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector292~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [477]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[477] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[477] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N12
cycloneive_lcell_comb \DC|suit|Selector289~0 (
// Equation(s):
// \DC|suit|Selector289~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [477])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [477]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector289~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector289~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N13
dffeas \DC|suit|dataReg[480] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector289~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [480]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[480] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[480] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N12
cycloneive_lcell_comb \DC|suit|Selector286~0 (
// Equation(s):
// \DC|suit|Selector286~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [480]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [480]),
	.cin(gnd),
	.combout(\DC|suit|Selector286~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector286~0 .lut_mask = 16'hDD11;
defparam \DC|suit|Selector286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N13
dffeas \DC|suit|dataReg[483] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector286~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [483]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[483] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[483] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N2
cycloneive_lcell_comb \DC|suit|Selector283~0 (
// Equation(s):
// \DC|suit|Selector283~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [483]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [483]),
	.cin(gnd),
	.combout(\DC|suit|Selector283~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector283~0 .lut_mask = 16'hDD11;
defparam \DC|suit|Selector283~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N3
dffeas \DC|suit|dataReg[486] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector283~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [486]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[486] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[486] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N8
cycloneive_lcell_comb \DC|suit|Selector280~0 (
// Equation(s):
// \DC|suit|Selector280~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [486]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [640]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [640]),
	.datad(\DC|suit|dataReg [486]),
	.cin(gnd),
	.combout(\DC|suit|Selector280~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector280~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N9
dffeas \DC|suit|dataReg[489] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector280~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [489]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[489] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[489] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N20
cycloneive_lcell_comb \DC|suit|Selector277~0 (
// Equation(s):
// \DC|suit|Selector277~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [492]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [489]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|dataReg [489]),
	.datac(\DC|suit|dataReg [492]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector277~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector277~0 .lut_mask = 16'hE400;
defparam \DC|suit|Selector277~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N26
cycloneive_lcell_comb \DC|suit|Selector277~1 (
// Equation(s):
// \DC|suit|Selector277~1_combout  = (\DC|suit|Selector277~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [492])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [492]),
	.datad(\DC|suit|Selector277~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector277~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector277~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector277~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N27
dffeas \DC|suit|dataReg[492] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector277~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [492]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[492] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[492] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N22
cycloneive_lcell_comb \DC|suit|Selector274~0 (
// Equation(s):
// \DC|suit|Selector274~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [492])) # (!\DC|suit|current_state.DRAW~q  & ((!\DC|suitDataReg [749])))

	.dataa(\DC|suit|dataReg [492]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector274~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector274~0 .lut_mask = 16'h8B8B;
defparam \DC|suit|Selector274~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N23
dffeas \DC|suit|dataReg[495] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector274~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [495]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[495] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[495] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N28
cycloneive_lcell_comb \DC|suit|Selector271~0 (
// Equation(s):
// \DC|suit|Selector271~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [495])) # (!\DC|suit|current_state.DRAW~q  & ((!\DC|suitDataReg [749])))

	.dataa(\DC|suit|dataReg [495]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector271~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector271~0 .lut_mask = 16'h8B8B;
defparam \DC|suit|Selector271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N29
dffeas \DC|suit|dataReg[498] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector271~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [498]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[498] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[498] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N16
cycloneive_lcell_comb \DC|suit|Selector268~0 (
// Equation(s):
// \DC|suit|Selector268~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [501])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [498])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [501]),
	.datad(\DC|suit|dataReg [498]),
	.cin(gnd),
	.combout(\DC|suit|Selector268~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector268~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N4
cycloneive_lcell_comb \DC|suit|Selector268~1 (
// Equation(s):
// \DC|suit|Selector268~1_combout  = (\DC|suit|Selector268~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [501])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [501]),
	.datad(\DC|suit|Selector268~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector268~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector268~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector268~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N5
dffeas \DC|suit|dataReg[501] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector268~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [501]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[501] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[501] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N30
cycloneive_lcell_comb \DC|suit|Selector265~0 (
// Equation(s):
// \DC|suit|Selector265~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [504]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [501]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [501]),
	.datad(\DC|suit|dataReg [504]),
	.cin(gnd),
	.combout(\DC|suit|Selector265~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector265~0 .lut_mask = 16'hC840;
defparam \DC|suit|Selector265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N0
cycloneive_lcell_comb \DC|suit|Selector265~1 (
// Equation(s):
// \DC|suit|Selector265~1_combout  = (\DC|suit|Selector265~0_combout ) # ((\SW[16]~input_o  & (\DC|suit|dataReg [504] & !\DC|suit|current_state.NO_DRAW~q )))

	.dataa(\DC|suit|Selector265~0_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [504]),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector265~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector265~1 .lut_mask = 16'hAAEA;
defparam \DC|suit|Selector265~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N1
dffeas \DC|suit|dataReg[504] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector265~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [504]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[504] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[504] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N18
cycloneive_lcell_comb \DC|suit|Selector262~0 (
// Equation(s):
// \DC|suit|Selector262~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [507])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [504])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [507]),
	.datad(\DC|suit|dataReg [504]),
	.cin(gnd),
	.combout(\DC|suit|Selector262~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector262~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N14
cycloneive_lcell_comb \DC|suit|Selector262~1 (
// Equation(s):
// \DC|suit|Selector262~1_combout  = (\DC|suit|Selector262~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [507])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [507]),
	.datad(\DC|suit|Selector262~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector262~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector262~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector262~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N15
dffeas \DC|suit|dataReg[507] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector262~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [507]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[507] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[507] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N10
cycloneive_lcell_comb \DC|suit|Selector259~0 (
// Equation(s):
// \DC|suit|Selector259~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [507]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(\DC|suitDataReg [749]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [507]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector259~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector259~0 .lut_mask = 16'hD1D1;
defparam \DC|suit|Selector259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N11
dffeas \DC|suit|dataReg[510] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector259~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [510]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[510] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[510] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N24
cycloneive_lcell_comb \DC|suit|Selector256~0 (
// Equation(s):
// \DC|suit|Selector256~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [510]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [510]),
	.cin(gnd),
	.combout(\DC|suit|Selector256~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector256~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N25
dffeas \DC|suit|dataReg[513] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector256~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [513]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[513] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[513] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N18
cycloneive_lcell_comb \DC|suit|Selector253~0 (
// Equation(s):
// \DC|suit|Selector253~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [516])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [513])))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [516]),
	.datac(\DC|suit|xOffset[6]~0_combout ),
	.datad(\DC|suit|dataReg [513]),
	.cin(gnd),
	.combout(\DC|suit|Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector253~0 .lut_mask = 16'h8A80;
defparam \DC|suit|Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N16
cycloneive_lcell_comb \DC|suit|Selector253~1 (
// Equation(s):
// \DC|suit|Selector253~1_combout  = (\DC|suit|Selector253~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [516])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [516]),
	.datad(\DC|suit|Selector253~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector253~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector253~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector253~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N17
dffeas \DC|suit|dataReg[516] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector253~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [516]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[516] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[516] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N10
cycloneive_lcell_comb \DC|suit|Selector250~0 (
// Equation(s):
// \DC|suit|Selector250~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [516]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [658]))

	.dataa(\DC|suitDataReg [658]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [516]),
	.cin(gnd),
	.combout(\DC|suit|Selector250~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector250~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N11
dffeas \DC|suit|dataReg[519] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector250~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [519]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[519] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[519] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N8
cycloneive_lcell_comb \DC|suit|Selector247~0 (
// Equation(s):
// \DC|suit|Selector247~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [519]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suitDataReg [745]),
	.datad(\DC|suit|dataReg [519]),
	.cin(gnd),
	.combout(\DC|suit|Selector247~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector247~0 .lut_mask = 16'hCF03;
defparam \DC|suit|Selector247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N9
dffeas \DC|suit|dataReg[522] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector247~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [522]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[522] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[522] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N14
cycloneive_lcell_comb \DC|suit|Selector244~0 (
// Equation(s):
// \DC|suit|Selector244~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [522])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [522]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector244~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector244~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N15
dffeas \DC|suit|dataReg[525] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector244~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [525]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[525] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[525] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N4
cycloneive_lcell_comb \DC|suit|Selector241~0 (
// Equation(s):
// \DC|suit|Selector241~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [525])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [525]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector241~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector241~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N5
dffeas \DC|suit|dataReg[528] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector241~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [528]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[528] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[528] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N24
cycloneive_lcell_comb \DC|suit|Selector238~0 (
// Equation(s):
// \DC|suit|Selector238~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [528]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [528]),
	.cin(gnd),
	.combout(\DC|suit|Selector238~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector238~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N25
dffeas \DC|suit|dataReg[531] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector238~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [531]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[531] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[531] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N6
cycloneive_lcell_comb \DC|suit|Selector235~0 (
// Equation(s):
// \DC|suit|Selector235~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [531]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [531]),
	.cin(gnd),
	.combout(\DC|suit|Selector235~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector235~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N7
dffeas \DC|suit|dataReg[534] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector235~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [534]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[534] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[534] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N12
cycloneive_lcell_comb \DC|suit|Selector232~0 (
// Equation(s):
// \DC|suit|Selector232~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [534]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [534]),
	.cin(gnd),
	.combout(\DC|suit|Selector232~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector232~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N13
dffeas \DC|suit|dataReg[537] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector232~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [537]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[537] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[537] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N10
cycloneive_lcell_comb \DC|suit|Selector229~0 (
// Equation(s):
// \DC|suit|Selector229~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [537]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [589]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [589]),
	.datad(\DC|suit|dataReg [537]),
	.cin(gnd),
	.combout(\DC|suit|Selector229~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector229~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N11
dffeas \DC|suit|dataReg[540] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector229~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [540]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[540] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[540] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N16
cycloneive_lcell_comb \DC|suit|Selector226~0 (
// Equation(s):
// \DC|suit|Selector226~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [540]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(\DC|suitDataReg [749]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [540]),
	.cin(gnd),
	.combout(\DC|suit|Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector226~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N17
dffeas \DC|suit|dataReg[543] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector226~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [543]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[543] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[543] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N4
cycloneive_lcell_comb \DC|suit|Selector223~0 (
// Equation(s):
// \DC|suit|Selector223~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [546])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [543])))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [546]),
	.datad(\DC|suit|dataReg [543]),
	.cin(gnd),
	.combout(\DC|suit|Selector223~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector223~0 .lut_mask = 16'hA280;
defparam \DC|suit|Selector223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N8
cycloneive_lcell_comb \DC|suit|Selector223~1 (
// Equation(s):
// \DC|suit|Selector223~1_combout  = (\DC|suit|Selector223~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [546] & \SW[16]~input_o )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|Selector223~0_combout ),
	.datac(\DC|suit|dataReg [546]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector223~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector223~1 .lut_mask = 16'hDCCC;
defparam \DC|suit|Selector223~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N9
dffeas \DC|suit|dataReg[546] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector223~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [546]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[546] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[546] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N2
cycloneive_lcell_comb \DC|suit|Selector220~0 (
// Equation(s):
// \DC|suit|Selector220~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [549]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [546]))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|dataReg [546]),
	.datad(\DC|suit|dataReg [549]),
	.cin(gnd),
	.combout(\DC|suit|Selector220~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector220~0 .lut_mask = 16'hA820;
defparam \DC|suit|Selector220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N28
cycloneive_lcell_comb \DC|suit|Selector220~1 (
// Equation(s):
// \DC|suit|Selector220~1_combout  = (\DC|suit|Selector220~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [549])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [549]),
	.datad(\DC|suit|Selector220~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector220~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector220~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector220~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N29
dffeas \DC|suit|dataReg[549] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector220~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [549]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[549] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[549] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N22
cycloneive_lcell_comb \DC|suit|Selector217~0 (
// Equation(s):
// \DC|suit|Selector217~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [552]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [549]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|dataReg [549]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [552]),
	.cin(gnd),
	.combout(\DC|suit|Selector217~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector217~0 .lut_mask = 16'hE040;
defparam \DC|suit|Selector217~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N0
cycloneive_lcell_comb \DC|suit|Selector217~1 (
// Equation(s):
// \DC|suit|Selector217~1_combout  = (\DC|suit|Selector217~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [552])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [552]),
	.datad(\DC|suit|Selector217~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector217~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector217~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector217~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N1
dffeas \DC|suit|dataReg[552] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector217~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [552]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[552] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[552] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N26
cycloneive_lcell_comb \DC|suit|Selector214~0 (
// Equation(s):
// \DC|suit|Selector214~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [555])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [552])))))

	.dataa(\DC|suit|dataReg [555]),
	.datab(\DC|suit|dataReg [552]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|xOffset[6]~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector214~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector214~0 .lut_mask = 16'hA0C0;
defparam \DC|suit|Selector214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N20
cycloneive_lcell_comb \DC|suit|Selector214~1 (
// Equation(s):
// \DC|suit|Selector214~1_combout  = (\DC|suit|Selector214~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [555])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [555]),
	.datad(\DC|suit|Selector214~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector214~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector214~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector214~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N21
dffeas \DC|suit|dataReg[555] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector214~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [555]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[555] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[555] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N30
cycloneive_lcell_comb \DC|suit|Selector211~0 (
// Equation(s):
// \DC|suit|Selector211~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [558])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [555])))))

	.dataa(\DC|suit|dataReg [558]),
	.datab(\DC|suit|dataReg [555]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|xOffset[6]~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector211~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector211~0 .lut_mask = 16'hA0C0;
defparam \DC|suit|Selector211~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N18
cycloneive_lcell_comb \DC|suit|Selector211~1 (
// Equation(s):
// \DC|suit|Selector211~1_combout  = (\DC|suit|Selector211~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [558])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [558]),
	.datad(\DC|suit|Selector211~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector211~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector211~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector211~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N19
dffeas \DC|suit|dataReg[558] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector211~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [558]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[558] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[558] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N26
cycloneive_lcell_comb \DC|suit|Selector208~0 (
// Equation(s):
// \DC|suit|Selector208~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [558]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [749]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [749]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [558]),
	.cin(gnd),
	.combout(\DC|suit|Selector208~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector208~0 .lut_mask = 16'hF303;
defparam \DC|suit|Selector208~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N27
dffeas \DC|suit|dataReg[561] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector208~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [561]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[561] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[561] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N8
cycloneive_lcell_comb \DC|suit|Selector205~0 (
// Equation(s):
// \DC|suit|Selector205~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [561]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [561]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector205~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector205~0 .lut_mask = 16'hD1D1;
defparam \DC|suit|Selector205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N9
dffeas \DC|suit|dataReg[564] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector205~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [564]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[564] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[564] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N6
cycloneive_lcell_comb \DC|suit|Selector202~0 (
// Equation(s):
// \DC|suit|Selector202~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [564]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(\DC|suit|dataReg [564]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector202~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector202~0 .lut_mask = 16'hC5C5;
defparam \DC|suit|Selector202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N7
dffeas \DC|suit|dataReg[567] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector202~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [567]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[567] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[567] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N12
cycloneive_lcell_comb \DC|suit|Selector199~0 (
// Equation(s):
// \DC|suit|Selector199~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [567]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [567]),
	.cin(gnd),
	.combout(\DC|suit|Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector199~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N13
dffeas \DC|suit|dataReg[570] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector199~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [570]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[570] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[570] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N2
cycloneive_lcell_comb \DC|suit|Selector196~0 (
// Equation(s):
// \DC|suit|Selector196~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [570]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [570]),
	.cin(gnd),
	.combout(\DC|suit|Selector196~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector196~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N3
dffeas \DC|suit|dataReg[573] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector196~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [573]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[573] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[573] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N0
cycloneive_lcell_comb \DC|suit|Selector193~0 (
// Equation(s):
// \DC|suit|Selector193~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [573]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [573]),
	.cin(gnd),
	.combout(\DC|suit|Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector193~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N1
dffeas \DC|suit|dataReg[576] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [576]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[576] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[576] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N14
cycloneive_lcell_comb \DC|suit|Selector190~0 (
// Equation(s):
// \DC|suit|Selector190~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [576]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [576]),
	.cin(gnd),
	.combout(\DC|suit|Selector190~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector190~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N15
dffeas \DC|suit|dataReg[579] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector190~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [579]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[579] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[579] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N10
cycloneive_lcell_comb \DC|suit|Selector187~0 (
// Equation(s):
// \DC|suit|Selector187~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [579]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(\DC|suit|dataReg [579]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector187~0 .lut_mask = 16'hC5C5;
defparam \DC|suit|Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N11
dffeas \DC|suit|dataReg[582] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector187~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [582]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[582] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[582] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
cycloneive_lcell_comb \DC|suit|Selector184~0 (
// Equation(s):
// \DC|suit|Selector184~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [582]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [582]),
	.cin(gnd),
	.combout(\DC|suit|Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector184~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N25
dffeas \DC|suit|dataReg[585] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector184~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [585]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[585] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[585] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneive_lcell_comb \DC|suit|Selector181~0 (
// Equation(s):
// \DC|suit|Selector181~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [585]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [589]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [589]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [585]),
	.cin(gnd),
	.combout(\DC|suit|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector181~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N1
dffeas \DC|suit|dataReg[588] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector181~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [588]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[588] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[588] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
cycloneive_lcell_comb \DC|suit|Selector178~0 (
// Equation(s):
// \DC|suit|Selector178~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [591])) # (!\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [588])))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [591]),
	.datad(\DC|suit|dataReg [588]),
	.cin(gnd),
	.combout(\DC|suit|Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector178~0 .lut_mask = 16'hC480;
defparam \DC|suit|Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
cycloneive_lcell_comb \DC|suit|Selector178~1 (
// Equation(s):
// \DC|suit|Selector178~1_combout  = (\DC|suit|Selector178~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [591] & \SW[16]~input_o )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|Selector178~0_combout ),
	.datac(\DC|suit|dataReg [591]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector178~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector178~1 .lut_mask = 16'hDCCC;
defparam \DC|suit|Selector178~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N9
dffeas \DC|suit|dataReg[591] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector178~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [591]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[591] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[591] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneive_lcell_comb \DC|suit|Selector175~0 (
// Equation(s):
// \DC|suit|Selector175~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [594]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [591]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|dataReg [591]),
	.datac(\DC|suit|dataReg [594]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector175~0 .lut_mask = 16'hE400;
defparam \DC|suit|Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneive_lcell_comb \DC|suit|Selector175~1 (
// Equation(s):
// \DC|suit|Selector175~1_combout  = (\DC|suit|Selector175~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [594])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [594]),
	.datad(\DC|suit|Selector175~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector175~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector175~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector175~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N15
dffeas \DC|suit|dataReg[594] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector175~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [594]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[594] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[594] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneive_lcell_comb \DC|suit|Selector172~0 (
// Equation(s):
// \DC|suit|Selector172~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [594]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(\DC|suit|dataReg [594]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector172~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N7
dffeas \DC|suit|dataReg[597] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector172~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [597]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[597] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[597] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \DC|suit|Selector169~0 (
// Equation(s):
// \DC|suit|Selector169~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [597]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [597]),
	.cin(gnd),
	.combout(\DC|suit|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector169~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N29
dffeas \DC|suit|dataReg[600] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [600]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[600] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[600] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneive_lcell_comb \DC|suit|Selector166~0 (
// Equation(s):
// \DC|suit|Selector166~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [603]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [600]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|dataReg [600]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [603]),
	.cin(gnd),
	.combout(\DC|suit|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector166~0 .lut_mask = 16'hE040;
defparam \DC|suit|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \DC|suit|Selector166~1 (
// Equation(s):
// \DC|suit|Selector166~1_combout  = (\DC|suit|Selector166~0_combout ) # ((\SW[16]~input_o  & (!\DC|suit|current_state.NO_DRAW~q  & \DC|suit|dataReg [603])))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [603]),
	.datad(\DC|suit|Selector166~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector166~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector166~1 .lut_mask = 16'hFF20;
defparam \DC|suit|Selector166~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N25
dffeas \DC|suit|dataReg[603] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector166~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [603]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[603] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[603] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneive_lcell_comb \DC|suit|Selector163~0 (
// Equation(s):
// \DC|suit|Selector163~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [606]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [603]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|dataReg [603]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [606]),
	.cin(gnd),
	.combout(\DC|suit|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector163~0 .lut_mask = 16'hE040;
defparam \DC|suit|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneive_lcell_comb \DC|suit|Selector163~1 (
// Equation(s):
// \DC|suit|Selector163~1_combout  = (\DC|suit|Selector163~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [606] & \SW[16]~input_o )))

	.dataa(\DC|suit|Selector163~0_combout ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [606]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector163~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector163~1 .lut_mask = 16'hBAAA;
defparam \DC|suit|Selector163~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N21
dffeas \DC|suit|dataReg[606] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector163~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [606]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[606] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[606] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneive_lcell_comb \DC|suit|Selector160~0 (
// Equation(s):
// \DC|suit|Selector160~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [609]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [606]))))

	.dataa(\DC|suit|xOffset[6]~0_combout ),
	.datab(\DC|suit|dataReg [606]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [609]),
	.cin(gnd),
	.combout(\DC|suit|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector160~0 .lut_mask = 16'hE040;
defparam \DC|suit|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneive_lcell_comb \DC|suit|Selector160~1 (
// Equation(s):
// \DC|suit|Selector160~1_combout  = (\DC|suit|Selector160~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|dataReg [609] & \SW[16]~input_o )))

	.dataa(\DC|suit|Selector160~0_combout ),
	.datab(\DC|suit|current_state.NO_DRAW~q ),
	.datac(\DC|suit|dataReg [609]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector160~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector160~1 .lut_mask = 16'hBAAA;
defparam \DC|suit|Selector160~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N3
dffeas \DC|suit|dataReg[609] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector160~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [609]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[609] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[609] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
cycloneive_lcell_comb \DC|suit|Selector157~0 (
// Equation(s):
// \DC|suit|Selector157~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [609]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [609]),
	.cin(gnd),
	.combout(\DC|suit|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector157~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N11
dffeas \DC|suit|dataReg[612] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector157~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [612]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[612] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[612] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneive_lcell_comb \DC|suit|Selector154~0 (
// Equation(s):
// \DC|suit|Selector154~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [612]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [612]),
	.cin(gnd),
	.combout(\DC|suit|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector154~0 .lut_mask = 16'hF505;
defparam \DC|suit|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N17
dffeas \DC|suit|dataReg[615] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector154~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [615]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[615] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[615] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N26
cycloneive_lcell_comb \DC|suit|Selector151~0 (
// Equation(s):
// \DC|suit|Selector151~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [615]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [615]),
	.cin(gnd),
	.combout(\DC|suit|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector151~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N27
dffeas \DC|suit|dataReg[618] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector151~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [618]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[618] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[618] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N22
cycloneive_lcell_comb \DC|suit|Selector148~0 (
// Equation(s):
// \DC|suit|Selector148~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [618])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [618]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector148~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N23
dffeas \DC|suit|dataReg[621] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector148~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [621]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[621] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[621] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N10
cycloneive_lcell_comb \DC|suit|Selector145~0 (
// Equation(s):
// \DC|suit|Selector145~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [621])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [621]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector145~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N11
dffeas \DC|suit|dataReg[624] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector145~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [624]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[624] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[624] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N14
cycloneive_lcell_comb \DC|suit|Selector142~0 (
// Equation(s):
// \DC|suit|Selector142~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [624])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [624]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector142~0 .lut_mask = 16'hB8B8;
defparam \DC|suit|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N15
dffeas \DC|suit|dataReg[627] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector142~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [627]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[627] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[627] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N2
cycloneive_lcell_comb \DC|suit|Selector139~0 (
// Equation(s):
// \DC|suit|Selector139~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [627])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [627]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector139~0 .lut_mask = 16'hF3C0;
defparam \DC|suit|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N3
dffeas \DC|suit|dataReg[630] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector139~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [630]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[630] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[630] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N8
cycloneive_lcell_comb \DC|suit|Selector136~0 (
// Equation(s):
// \DC|suit|Selector136~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [630]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [745]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [630]),
	.cin(gnd),
	.combout(\DC|suit|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector136~0 .lut_mask = 16'hF303;
defparam \DC|suit|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N9
dffeas \DC|suit|dataReg[633] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [633]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[633] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[633] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N14
cycloneive_lcell_comb \DC|suit|Selector133~0 (
// Equation(s):
// \DC|suit|Selector133~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [633]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suitDataReg [745]),
	.datac(\DC|suit|dataReg [633]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector133~0 .lut_mask = 16'hB1B1;
defparam \DC|suit|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N15
dffeas \DC|suit|dataReg[636] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [636]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[636] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[636] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N20
cycloneive_lcell_comb \DC|suit|Selector130~0 (
// Equation(s):
// \DC|suit|Selector130~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [636]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [640]))

	.dataa(\DC|suitDataReg [640]),
	.datab(\DC|suit|dataReg [636]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector130~0 .lut_mask = 16'hCACA;
defparam \DC|suit|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N21
dffeas \DC|suit|dataReg[639] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [639]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[639] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[639] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N26
cycloneive_lcell_comb \DC|suit|Selector127~0 (
// Equation(s):
// \DC|suit|Selector127~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [639]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [745]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [745]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [639]),
	.cin(gnd),
	.combout(\DC|suit|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector127~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N27
dffeas \DC|suit|dataReg[642] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [642]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[642] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[642] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N24
cycloneive_lcell_comb \DC|suit|Selector124~0 (
// Equation(s):
// \DC|suit|Selector124~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [642])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [745])))

	.dataa(\DC|suit|dataReg [642]),
	.datab(\DC|suitDataReg [745]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector124~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N25
dffeas \DC|suit|dataReg[645] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [645]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[645] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[645] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N22
cycloneive_lcell_comb \DC|suit|Selector121~0 (
// Equation(s):
// \DC|suit|Selector121~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [645]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [745]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [745]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [645]),
	.cin(gnd),
	.combout(\DC|suit|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector121~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N23
dffeas \DC|suit|dataReg[648] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [648]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[648] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[648] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N12
cycloneive_lcell_comb \DC|suit|Selector118~0 (
// Equation(s):
// \DC|suit|Selector118~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [648])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [745])))

	.dataa(\DC|suit|dataReg [648]),
	.datab(\DC|suitDataReg [745]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector118~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N13
dffeas \DC|suit|dataReg[651] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [651]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[651] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[651] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N6
cycloneive_lcell_comb \DC|suit|Selector115~0 (
// Equation(s):
// \DC|suit|Selector115~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xOffset[6]~0_combout  & ((\DC|suit|dataReg [654]))) # (!\DC|suit|xOffset[6]~0_combout  & (\DC|suit|dataReg [651]))))

	.dataa(\DC|suit|dataReg [651]),
	.datab(\DC|suit|xOffset[6]~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [654]),
	.cin(gnd),
	.combout(\DC|suit|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector115~0 .lut_mask = 16'hE020;
defparam \DC|suit|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N28
cycloneive_lcell_comb \DC|suit|Selector115~1 (
// Equation(s):
// \DC|suit|Selector115~1_combout  = (\DC|suit|Selector115~0_combout ) # ((!\DC|suit|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \DC|suit|dataReg [654])))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\SW[16]~input_o ),
	.datac(\DC|suit|dataReg [654]),
	.datad(\DC|suit|Selector115~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector115~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector115~1 .lut_mask = 16'hFF40;
defparam \DC|suit|Selector115~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N29
dffeas \DC|suit|dataReg[654] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector115~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [654]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[654] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[654] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N10
cycloneive_lcell_comb \DC|suit|Selector112~0 (
// Equation(s):
// \DC|suit|Selector112~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [654]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [658]))

	.dataa(\DC|suitDataReg [658]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [654]),
	.cin(gnd),
	.combout(\DC|suit|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector112~0 .lut_mask = 16'hFA0A;
defparam \DC|suit|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N11
dffeas \DC|suit|dataReg[657] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [657]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[657] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[657] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N16
cycloneive_lcell_comb \DC|suit|Selector109~0 (
// Equation(s):
// \DC|suit|Selector109~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [657]))) # (!\DC|suit|current_state.DRAW~q  & (!\DC|suitDataReg [745]))

	.dataa(gnd),
	.datab(\DC|suitDataReg [745]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [657]),
	.cin(gnd),
	.combout(\DC|suit|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector109~0 .lut_mask = 16'hF303;
defparam \DC|suit|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N17
dffeas \DC|suit|dataReg[660] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [660]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[660] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[660] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N18
cycloneive_lcell_comb \DC|suit|Selector106~0 (
// Equation(s):
// \DC|suit|Selector106~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [660]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [660]),
	.cin(gnd),
	.combout(\DC|suit|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector106~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N19
dffeas \DC|suit|dataReg[663] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [663]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[663] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[663] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N0
cycloneive_lcell_comb \DC|suit|Selector103~0 (
// Equation(s):
// \DC|suit|Selector103~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [663]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [663]),
	.cin(gnd),
	.combout(\DC|suit|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector103~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N1
dffeas \DC|suit|dataReg[666] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [666]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[666] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[666] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N30
cycloneive_lcell_comb \DC|suit|Selector100~0 (
// Equation(s):
// \DC|suit|Selector100~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [666]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [666]),
	.cin(gnd),
	.combout(\DC|suit|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector100~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N31
dffeas \DC|suit|dataReg[669] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [669]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[669] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[669] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N4
cycloneive_lcell_comb \DC|suit|Selector97~0 (
// Equation(s):
// \DC|suit|Selector97~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [669])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [669]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector97~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N5
dffeas \DC|suit|dataReg[672] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [672]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[672] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[672] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N30
cycloneive_lcell_comb \DC|suit|Selector94~0 (
// Equation(s):
// \DC|suit|Selector94~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [672]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [672]),
	.cin(gnd),
	.combout(\DC|suit|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector94~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N31
dffeas \DC|suit|dataReg[675] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [675]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[675] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[675] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N28
cycloneive_lcell_comb \DC|suit|Selector91~0 (
// Equation(s):
// \DC|suit|Selector91~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [675])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [675]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector91~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N29
dffeas \DC|suit|dataReg[678] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [678]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[678] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[678] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
cycloneive_lcell_comb \DC|suit|Selector88~0 (
// Equation(s):
// \DC|suit|Selector88~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [678]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [678]),
	.cin(gnd),
	.combout(\DC|suit|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector88~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N19
dffeas \DC|suit|dataReg[681] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [681]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[681] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[681] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N16
cycloneive_lcell_comb \DC|suit|Selector85~0 (
// Equation(s):
// \DC|suit|Selector85~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [681]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [681]),
	.cin(gnd),
	.combout(\DC|suit|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector85~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N17
dffeas \DC|suit|dataReg[684] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [684]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[684] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[684] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N14
cycloneive_lcell_comb \DC|suit|Selector82~0 (
// Equation(s):
// \DC|suit|Selector82~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [684]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [684]),
	.cin(gnd),
	.combout(\DC|suit|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector82~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N15
dffeas \DC|suit|dataReg[687] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [687]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[687] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[687] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
cycloneive_lcell_comb \DC|suit|Selector79~0 (
// Equation(s):
// \DC|suit|Selector79~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [687])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [746])))

	.dataa(gnd),
	.datab(\DC|suit|dataReg [687]),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector79~0 .lut_mask = 16'hCCF0;
defparam \DC|suit|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N25
dffeas \DC|suit|dataReg[690] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [690]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[690] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[690] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N6
cycloneive_lcell_comb \DC|suit|Selector76~0 (
// Equation(s):
// \DC|suit|Selector76~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [690]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [745]))

	.dataa(\DC|suitDataReg [745]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [690]),
	.cin(gnd),
	.combout(\DC|suit|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector76~0 .lut_mask = 16'hEE22;
defparam \DC|suit|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N7
dffeas \DC|suit|dataReg[693] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [693]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[693] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[693] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N12
cycloneive_lcell_comb \DC|suit|Selector73~0 (
// Equation(s):
// \DC|suit|Selector73~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [693])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [745])))

	.dataa(\DC|suit|dataReg [693]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suitDataReg [745]),
	.cin(gnd),
	.combout(\DC|suit|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector73~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N13
dffeas \DC|suit|dataReg[696] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [696]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[696] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[696] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
cycloneive_lcell_comb \DC|suit|Selector70~0 (
// Equation(s):
// \DC|suit|Selector70~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [696])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [745])))

	.dataa(\DC|suit|dataReg [696]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suitDataReg [745]),
	.cin(gnd),
	.combout(\DC|suit|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector70~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N11
dffeas \DC|suit|dataReg[699] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [699]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[699] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[699] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N0
cycloneive_lcell_comb \DC|suit|Selector67~0 (
// Equation(s):
// \DC|suit|Selector67~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [699])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suitDataReg [749])))

	.dataa(\DC|suit|dataReg [699]),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suitDataReg [749]),
	.cin(gnd),
	.combout(\DC|suit|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector67~0 .lut_mask = 16'hBB88;
defparam \DC|suit|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N1
dffeas \DC|suit|dataReg[702] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [702]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[702] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[702] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
cycloneive_lcell_comb \DC|suit|Selector64~0 (
// Equation(s):
// \DC|suit|Selector64~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [702]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [702]),
	.cin(gnd),
	.combout(\DC|suit|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector64~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N21
dffeas \DC|suit|dataReg[705] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [705]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[705] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[705] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
cycloneive_lcell_comb \DC|suit|Selector61~0 (
// Equation(s):
// \DC|suit|Selector61~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [705]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [705]),
	.cin(gnd),
	.combout(\DC|suit|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector61~0 .lut_mask = 16'hFC30;
defparam \DC|suit|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N27
dffeas \DC|suit|dataReg[708] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [708]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[708] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[708] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
cycloneive_lcell_comb \DC|suit|Selector58~0 (
// Equation(s):
// \DC|suit|Selector58~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [708])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [708]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector58~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N9
dffeas \DC|suit|dataReg[711] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [711]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[711] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[711] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N22
cycloneive_lcell_comb \DC|suit|Selector55~0 (
// Equation(s):
// \DC|suit|Selector55~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [711])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|dataReg [711]),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector55~0 .lut_mask = 16'hCCF0;
defparam \DC|suit|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N23
dffeas \DC|suit|dataReg[714] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [714]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[714] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[714] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N4
cycloneive_lcell_comb \DC|suit|Selector52~0 (
// Equation(s):
// \DC|suit|Selector52~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [714])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [714]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector52~0 .lut_mask = 16'hAAF0;
defparam \DC|suit|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N5
dffeas \DC|suit|dataReg[717] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [717]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[717] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[717] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N2
cycloneive_lcell_comb \DC|suit|Selector49~0 (
// Equation(s):
// \DC|suit|Selector49~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [717])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(gnd),
	.datab(\DC|suit|dataReg [717]),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector49~0 .lut_mask = 16'hCCF0;
defparam \DC|suit|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N3
dffeas \DC|suit|dataReg[720] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [720]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[720] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[720] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N2
cycloneive_lcell_comb \DC|suit|Selector46~0 (
// Equation(s):
// \DC|suit|Selector46~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [720]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [720]),
	.cin(gnd),
	.combout(\DC|suit|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector46~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N3
dffeas \DC|suit|dataReg[723] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [723]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[723] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[723] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N30
cycloneive_lcell_comb \DC|suit|Selector43~0 (
// Equation(s):
// \DC|suit|Selector43~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [723]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [723]),
	.cin(gnd),
	.combout(\DC|suit|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector43~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N31
dffeas \DC|suit|dataReg[726] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [726]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[726] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[726] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneive_lcell_comb \DC|suit|Selector40~0 (
// Equation(s):
// \DC|suit|Selector40~0_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|dataReg [726])) # (!\DC|suit|current_state.DRAW~q  & ((\DC|suit|current_state.LOAD~q )))

	.dataa(\DC|suit|dataReg [726]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector40~0 .lut_mask = 16'hACAC;
defparam \DC|suit|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N29
dffeas \DC|suit|dataReg[729] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [729]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[729] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[729] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneive_lcell_comb \DC|suit|Selector37~0 (
// Equation(s):
// \DC|suit|Selector37~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [729]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [729]),
	.cin(gnd),
	.combout(\DC|suit|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector37~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N19
dffeas \DC|suit|dataReg[732] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [732]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[732] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[732] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneive_lcell_comb \DC|suit|Selector34~0 (
// Equation(s):
// \DC|suit|Selector34~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [732]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [732]),
	.cin(gnd),
	.combout(\DC|suit|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector34~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N17
dffeas \DC|suit|dataReg[735] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [735]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[735] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[735] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneive_lcell_comb \DC|suit|Selector31~0 (
// Equation(s):
// \DC|suit|Selector31~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [735]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [735]),
	.cin(gnd),
	.combout(\DC|suit|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector31~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N7
dffeas \DC|suit|dataReg[738] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [738]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[738] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[738] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N12
cycloneive_lcell_comb \DC|suit|Selector28~0 (
// Equation(s):
// \DC|suit|Selector28~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [738]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [746]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [746]),
	.datad(\DC|suit|dataReg [738]),
	.cin(gnd),
	.combout(\DC|suit|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector28~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N13
dffeas \DC|suit|dataReg[741] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [741]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[741] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[741] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneive_lcell_comb \DC|suit|Selector25~0 (
// Equation(s):
// \DC|suit|Selector25~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [741]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [745]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [745]),
	.datad(\DC|suit|dataReg [741]),
	.cin(gnd),
	.combout(\DC|suit|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector25~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N11
dffeas \DC|suit|dataReg[744] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [744]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[744] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[744] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneive_lcell_comb \DC|suit|Selector22~0 (
// Equation(s):
// \DC|suit|Selector22~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [744]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suitDataReg [749]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suitDataReg [749]),
	.datad(\DC|suit|dataReg [744]),
	.cin(gnd),
	.combout(\DC|suit|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector22~0 .lut_mask = 16'hFA50;
defparam \DC|suit|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N1
dffeas \DC|suit|dataReg[747] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.NO_DRAW~q ),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [747]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[747] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[747] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N20
cycloneive_lcell_comb \DC|suit|Selector19~0 (
// Equation(s):
// \DC|suit|Selector19~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [747]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [747]),
	.cin(gnd),
	.combout(\DC|suit|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector19~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N21
dffeas \DC|suit|dataReg[750] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [750]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[750] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[750] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N2
cycloneive_lcell_comb \DC|suit|Selector16~0 (
// Equation(s):
// \DC|suit|Selector16~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [750]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [750]),
	.cin(gnd),
	.combout(\DC|suit|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector16~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N3
dffeas \DC|suit|dataReg[753] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [753]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[753] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[753] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneive_lcell_comb \DC|suit|Selector13~0 (
// Equation(s):
// \DC|suit|Selector13~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [753]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [753]),
	.cin(gnd),
	.combout(\DC|suit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector13~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N9
dffeas \DC|suit|dataReg[756] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [756]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[756] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[756] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N14
cycloneive_lcell_comb \DC|suit|Selector10~0 (
// Equation(s):
// \DC|suit|Selector10~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [756]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [756]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector10~0 .lut_mask = 16'hE4E4;
defparam \DC|suit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N15
dffeas \DC|suit|dataReg[759] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [759]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[759] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[759] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N6
cycloneive_lcell_comb \DC|suit|Selector7~0 (
// Equation(s):
// \DC|suit|Selector7~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [759]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [759]),
	.cin(gnd),
	.combout(\DC|suit|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector7~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N7
dffeas \DC|suit|dataReg[762] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [762]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[762] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[762] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N18
cycloneive_lcell_comb \DC|suit|Selector4~0 (
// Equation(s):
// \DC|suit|Selector4~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [762]))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [762]),
	.cin(gnd),
	.combout(\DC|suit|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector4~0 .lut_mask = 16'hFC0C;
defparam \DC|suit|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N19
dffeas \DC|suit|dataReg[765] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|dataReg[242]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [765]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[765] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[765] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
cycloneive_lcell_comb \DC|suit|Selector802~0 (
// Equation(s):
// \DC|suit|Selector802~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [765])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [765]),
	.cin(gnd),
	.combout(\DC|suit|Selector802~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector802~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector802~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N23
dffeas \DC|suit|cOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector802~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|yOut[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|cOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|cOut[0] .is_wysiwyg = "true";
defparam \DC|suit|cOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \DC|cOut~1 (
// Equation(s):
// \DC|cOut~1_combout  = (\FSM|drawNum~q  & (\DC|num|cOut [0])) # (!\FSM|drawNum~q  & ((\DC|suit|cOut [0])))

	.dataa(\DC|num|cOut [0]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|suit|cOut [0]),
	.cin(gnd),
	.combout(\DC|cOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|cOut~1 .lut_mask = 16'hBB88;
defparam \DC|cOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N23
dffeas \DC|cOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|cOut~1_combout ),
	.asdata(\DC|blank|cOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|xOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|cOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|cOut[0] .is_wysiwyg = "true";
defparam \DC|cOut[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [2],\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,\VGA|user_input_translator|Add1~0_combout ,
\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,
\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a29 ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9 .lut_mask = 16'hFA0A;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout )))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10 .lut_mask = 16'h7250;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 .lut_mask = 16'hA088;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hC088;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 .lut_mask = 16'hD080;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 .lut_mask = 16'hE400;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ) # 
// ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ) # (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 .lut_mask = 16'hFFFE;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 .lut_mask = 16'hFC0C;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [2])))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6 .lut_mask = 16'h0ACA;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 .lut_mask = 16'hA280;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 .lut_mask = 16'hA820;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'h88C0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 .lut_mask = 16'h88A0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ) # 
// ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ) # (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 .lut_mask = 16'hFFFE;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,\VGA|user_input_translator|Add1~0_combout ,
\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,
\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 .lut_mask = 16'hFC0C;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [2])))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6 .lut_mask = 16'h0ACA;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N24
cycloneive_lcell_comb \hexX1|WideOr6~0 (
// Equation(s):
// \hexX1|WideOr6~0_combout  = (\DC|xOut [6] & (!\DC|xOut [5] & (\DC|xOut [4] $ (!\DC|xOut [7])))) # (!\DC|xOut [6] & (\DC|xOut [4] & (\DC|xOut [7] $ (!\DC|xOut [5]))))

	.dataa(\DC|xOut [4]),
	.datab(\DC|xOut [6]),
	.datac(\DC|xOut [7]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr6~0 .lut_mask = 16'h2086;
defparam \hexX1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N2
cycloneive_lcell_comb \hexX1|WideOr5~0 (
// Equation(s):
// \hexX1|WideOr5~0_combout  = (\DC|xOut [7] & ((\DC|xOut [4] & ((\DC|xOut [5]))) # (!\DC|xOut [4] & (\DC|xOut [6])))) # (!\DC|xOut [7] & (\DC|xOut [6] & (\DC|xOut [4] $ (\DC|xOut [5]))))

	.dataa(\DC|xOut [4]),
	.datab(\DC|xOut [6]),
	.datac(\DC|xOut [7]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr5~0 .lut_mask = 16'hE448;
defparam \hexX1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N28
cycloneive_lcell_comb \hexX1|WideOr4~0 (
// Equation(s):
// \hexX1|WideOr4~0_combout  = (\DC|xOut [6] & (\DC|xOut [7] & ((\DC|xOut [5]) # (!\DC|xOut [4])))) # (!\DC|xOut [6] & (!\DC|xOut [4] & (!\DC|xOut [7] & \DC|xOut [5])))

	.dataa(\DC|xOut [4]),
	.datab(\DC|xOut [6]),
	.datac(\DC|xOut [7]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr4~0 .lut_mask = 16'hC140;
defparam \hexX1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N30
cycloneive_lcell_comb \hexX1|WideOr3~0 (
// Equation(s):
// \hexX1|WideOr3~0_combout  = (\DC|xOut [4] & (\DC|xOut [6] $ (((!\DC|xOut [5]))))) # (!\DC|xOut [4] & ((\DC|xOut [6] & (!\DC|xOut [7] & !\DC|xOut [5])) # (!\DC|xOut [6] & (\DC|xOut [7] & \DC|xOut [5]))))

	.dataa(\DC|xOut [4]),
	.datab(\DC|xOut [6]),
	.datac(\DC|xOut [7]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr3~0 .lut_mask = 16'h9826;
defparam \hexX1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N0
cycloneive_lcell_comb \hexX1|WideOr2~0 (
// Equation(s):
// \hexX1|WideOr2~0_combout  = (\DC|xOut [5] & (\DC|xOut [4] & ((!\DC|xOut [7])))) # (!\DC|xOut [5] & ((\DC|xOut [6] & ((!\DC|xOut [7]))) # (!\DC|xOut [6] & (\DC|xOut [4]))))

	.dataa(\DC|xOut [4]),
	.datab(\DC|xOut [6]),
	.datac(\DC|xOut [7]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \hexX1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N10
cycloneive_lcell_comb \hexX1|WideOr1~0 (
// Equation(s):
// \hexX1|WideOr1~0_combout  = (\DC|xOut [4] & (\DC|xOut [7] $ (((\DC|xOut [5]) # (!\DC|xOut [6]))))) # (!\DC|xOut [4] & (!\DC|xOut [6] & (!\DC|xOut [7] & \DC|xOut [5])))

	.dataa(\DC|xOut [4]),
	.datab(\DC|xOut [6]),
	.datac(\DC|xOut [7]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr1~0 .lut_mask = 16'h0B82;
defparam \hexX1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N12
cycloneive_lcell_comb \hexX1|WideOr0~0 (
// Equation(s):
// \hexX1|WideOr0~0_combout  = (\DC|xOut [4] & ((\DC|xOut [7]) # (\DC|xOut [6] $ (\DC|xOut [5])))) # (!\DC|xOut [4] & ((\DC|xOut [5]) # (\DC|xOut [6] $ (\DC|xOut [7]))))

	.dataa(\DC|xOut [4]),
	.datab(\DC|xOut [6]),
	.datac(\DC|xOut [7]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \hexX1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \hexX2|WideOr6~0 (
// Equation(s):
// \hexX2|WideOr6~0_combout  = (\DC|xOut [3] & (\DC|xOut [0] & (\DC|xOut [1] $ (\DC|xOut [2])))) # (!\DC|xOut [3] & (!\DC|xOut [1] & (\DC|xOut [0] $ (\DC|xOut [2]))))

	.dataa(\DC|xOut [3]),
	.datab(\DC|xOut [1]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [2]),
	.cin(gnd),
	.combout(\hexX2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr6~0 .lut_mask = 16'h2190;
defparam \hexX2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \hexX2|WideOr5~0 (
// Equation(s):
// \hexX2|WideOr5~0_combout  = (\DC|xOut [3] & ((\DC|xOut [0] & (\DC|xOut [1])) # (!\DC|xOut [0] & ((\DC|xOut [2]))))) # (!\DC|xOut [3] & (\DC|xOut [2] & (\DC|xOut [1] $ (\DC|xOut [0]))))

	.dataa(\DC|xOut [3]),
	.datab(\DC|xOut [1]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [2]),
	.cin(gnd),
	.combout(\hexX2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr5~0 .lut_mask = 16'h9E80;
defparam \hexX2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \hexX2|WideOr4~0 (
// Equation(s):
// \hexX2|WideOr4~0_combout  = (\DC|xOut [3] & (\DC|xOut [2] & ((\DC|xOut [1]) # (!\DC|xOut [0])))) # (!\DC|xOut [3] & (\DC|xOut [1] & (!\DC|xOut [0] & !\DC|xOut [2])))

	.dataa(\DC|xOut [3]),
	.datab(\DC|xOut [1]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [2]),
	.cin(gnd),
	.combout(\hexX2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr4~0 .lut_mask = 16'h8A04;
defparam \hexX2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \hexX2|WideOr3~0 (
// Equation(s):
// \hexX2|WideOr3~0_combout  = (\DC|xOut [0] & ((\DC|xOut [1] $ (!\DC|xOut [2])))) # (!\DC|xOut [0] & ((\DC|xOut [3] & (\DC|xOut [1] & !\DC|xOut [2])) # (!\DC|xOut [3] & (!\DC|xOut [1] & \DC|xOut [2]))))

	.dataa(\DC|xOut [3]),
	.datab(\DC|xOut [1]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [2]),
	.cin(gnd),
	.combout(\hexX2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr3~0 .lut_mask = 16'hC138;
defparam \hexX2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \hexX2|WideOr2~0 (
// Equation(s):
// \hexX2|WideOr2~0_combout  = (\DC|xOut [1] & (!\DC|xOut [3] & (\DC|xOut [0]))) # (!\DC|xOut [1] & ((\DC|xOut [2] & (!\DC|xOut [3])) # (!\DC|xOut [2] & ((\DC|xOut [0])))))

	.dataa(\DC|xOut [3]),
	.datab(\DC|xOut [1]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [2]),
	.cin(gnd),
	.combout(\hexX2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr2~0 .lut_mask = 16'h5170;
defparam \hexX2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \hexX2|WideOr1~0 (
// Equation(s):
// \hexX2|WideOr1~0_combout  = (\DC|xOut [1] & (!\DC|xOut [3] & ((\DC|xOut [0]) # (!\DC|xOut [2])))) # (!\DC|xOut [1] & (\DC|xOut [0] & (\DC|xOut [3] $ (!\DC|xOut [2]))))

	.dataa(\DC|xOut [3]),
	.datab(\DC|xOut [1]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [2]),
	.cin(gnd),
	.combout(\hexX2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr1~0 .lut_mask = 16'h6054;
defparam \hexX2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \hexX2|WideOr0~0 (
// Equation(s):
// \hexX2|WideOr0~0_combout  = (\DC|xOut [0] & ((\DC|xOut [3]) # (\DC|xOut [1] $ (\DC|xOut [2])))) # (!\DC|xOut [0] & ((\DC|xOut [1]) # (\DC|xOut [3] $ (\DC|xOut [2]))))

	.dataa(\DC|xOut [3]),
	.datab(\DC|xOut [1]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [2]),
	.cin(gnd),
	.combout(\hexX2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \hexX2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N8
cycloneive_lcell_comb \hexY1|WideOr6~0 (
// Equation(s):
// \hexY1|WideOr6~0_combout  = (!\DC|yOut [5] & (\DC|yOut [6] $ (\DC|yOut [4])))

	.dataa(\DC|yOut [6]),
	.datab(\DC|yOut [4]),
	.datac(\DC|yOut [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexY1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr6~0 .lut_mask = 16'h0606;
defparam \hexY1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N18
cycloneive_lcell_comb \hexY1|WideOr5~0 (
// Equation(s):
// \hexY1|WideOr5~0_combout  = (\DC|yOut [6] & (\DC|yOut [4] $ (\DC|yOut [5])))

	.dataa(\DC|yOut [6]),
	.datab(\DC|yOut [4]),
	.datac(\DC|yOut [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexY1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr5~0 .lut_mask = 16'h2828;
defparam \hexY1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \hexY1|Decoder0~0 (
// Equation(s):
// \hexY1|Decoder0~0_combout  = (!\DC|yOut [6] & (!\DC|yOut [4] & \DC|yOut [5]))

	.dataa(\DC|yOut [6]),
	.datab(\DC|yOut [4]),
	.datac(\DC|yOut [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexY1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|Decoder0~0 .lut_mask = 16'h1010;
defparam \hexY1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N30
cycloneive_lcell_comb \hexY1|WideOr3~0 (
// Equation(s):
// \hexY1|WideOr3~0_combout  = (\DC|yOut [6] & (\DC|yOut [4] $ (!\DC|yOut [5]))) # (!\DC|yOut [6] & (\DC|yOut [4] & !\DC|yOut [5]))

	.dataa(\DC|yOut [6]),
	.datab(\DC|yOut [4]),
	.datac(\DC|yOut [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexY1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr3~0 .lut_mask = 16'h8686;
defparam \hexY1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \hexY1|WideOr2~0 (
// Equation(s):
// \hexY1|WideOr2~0_combout  = (\DC|yOut [4]) # ((\DC|yOut [6] & !\DC|yOut [5]))

	.dataa(\DC|yOut [6]),
	.datab(\DC|yOut [4]),
	.datac(\DC|yOut [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexY1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr2~0 .lut_mask = 16'hCECE;
defparam \hexY1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N2
cycloneive_lcell_comb \hexY1|WideOr1~0 (
// Equation(s):
// \hexY1|WideOr1~0_combout  = (\DC|yOut [6] & (\DC|yOut [4] & \DC|yOut [5])) # (!\DC|yOut [6] & ((\DC|yOut [4]) # (\DC|yOut [5])))

	.dataa(\DC|yOut [6]),
	.datab(\DC|yOut [4]),
	.datac(\DC|yOut [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexY1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr1~0 .lut_mask = 16'hD4D4;
defparam \hexY1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \hexY1|WideOr0~0 (
// Equation(s):
// \hexY1|WideOr0~0_combout  = (\DC|yOut [6] & (\DC|yOut [4] & \DC|yOut [5])) # (!\DC|yOut [6] & ((!\DC|yOut [5])))

	.dataa(\DC|yOut [6]),
	.datab(\DC|yOut [4]),
	.datac(\DC|yOut [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexY1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr0~0 .lut_mask = 16'h8585;
defparam \hexY1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N24
cycloneive_lcell_comb \hexY2|WideOr6~0 (
// Equation(s):
// \hexY2|WideOr6~0_combout  = (\DC|yOut [2] & (!\DC|yOut [1] & (\DC|yOut [0] $ (!\DC|yOut [3])))) # (!\DC|yOut [2] & (\DC|yOut [0] & (\DC|yOut [1] $ (!\DC|yOut [3]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [1]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [3]),
	.cin(gnd),
	.combout(\hexY2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr6~0 .lut_mask = 16'h6012;
defparam \hexY2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N18
cycloneive_lcell_comb \hexY2|WideOr5~0 (
// Equation(s):
// \hexY2|WideOr5~0_combout  = (\DC|yOut [1] & ((\DC|yOut [0] & ((\DC|yOut [3]))) # (!\DC|yOut [0] & (\DC|yOut [2])))) # (!\DC|yOut [1] & (\DC|yOut [2] & (\DC|yOut [0] $ (\DC|yOut [3]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [1]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [3]),
	.cin(gnd),
	.combout(\hexY2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr5~0 .lut_mask = 16'hCA28;
defparam \hexY2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N28
cycloneive_lcell_comb \hexY2|WideOr4~0 (
// Equation(s):
// \hexY2|WideOr4~0_combout  = (\DC|yOut [2] & (\DC|yOut [3] & ((\DC|yOut [1]) # (!\DC|yOut [0])))) # (!\DC|yOut [2] & (\DC|yOut [1] & (!\DC|yOut [0] & !\DC|yOut [3])))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [1]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [3]),
	.cin(gnd),
	.combout(\hexY2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr4~0 .lut_mask = 16'h8A04;
defparam \hexY2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N14
cycloneive_lcell_comb \hexY2|WideOr3~0 (
// Equation(s):
// \hexY2|WideOr3~0_combout  = (\DC|yOut [0] & (\DC|yOut [2] $ ((!\DC|yOut [1])))) # (!\DC|yOut [0] & ((\DC|yOut [2] & (!\DC|yOut [1] & !\DC|yOut [3])) # (!\DC|yOut [2] & (\DC|yOut [1] & \DC|yOut [3]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [1]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [3]),
	.cin(gnd),
	.combout(\hexY2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr3~0 .lut_mask = 16'h9492;
defparam \hexY2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N16
cycloneive_lcell_comb \hexY2|WideOr2~0 (
// Equation(s):
// \hexY2|WideOr2~0_combout  = (\DC|yOut [1] & (((\DC|yOut [0] & !\DC|yOut [3])))) # (!\DC|yOut [1] & ((\DC|yOut [2] & ((!\DC|yOut [3]))) # (!\DC|yOut [2] & (\DC|yOut [0]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [1]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [3]),
	.cin(gnd),
	.combout(\hexY2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr2~0 .lut_mask = 16'h10F2;
defparam \hexY2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N26
cycloneive_lcell_comb \hexY2|WideOr1~0 (
// Equation(s):
// \hexY2|WideOr1~0_combout  = (\DC|yOut [2] & (\DC|yOut [0] & (\DC|yOut [1] $ (\DC|yOut [3])))) # (!\DC|yOut [2] & (!\DC|yOut [3] & ((\DC|yOut [1]) # (\DC|yOut [0]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [1]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [3]),
	.cin(gnd),
	.combout(\hexY2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr1~0 .lut_mask = 16'h20D4;
defparam \hexY2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N4
cycloneive_lcell_comb \hexY2|WideOr0~0 (
// Equation(s):
// \hexY2|WideOr0~0_combout  = (\DC|yOut [0] & ((\DC|yOut [3]) # (\DC|yOut [2] $ (\DC|yOut [1])))) # (!\DC|yOut [0] & ((\DC|yOut [1]) # (\DC|yOut [2] $ (\DC|yOut [3]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [1]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [3]),
	.cin(gnd),
	.combout(\hexY2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \hexY2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y25_N24
cycloneive_lcell_comb \hexColour|Decoder0~0 (
// Equation(s):
// \hexColour|Decoder0~0_combout  = (!\DC|cOut [0] & \DC|cOut [2])

	.dataa(gnd),
	.datab(\DC|cOut [0]),
	.datac(gnd),
	.datad(\DC|cOut [2]),
	.cin(gnd),
	.combout(\hexColour|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexColour|Decoder0~0 .lut_mask = 16'h3300;
defparam \hexColour|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N24
cycloneive_lcell_comb \hexColour|Decoder0~1 (
// Equation(s):
// \hexColour|Decoder0~1_combout  = (\DC|cOut [2]) # (\DC|cOut [0])

	.dataa(gnd),
	.datab(\DC|cOut [2]),
	.datac(gnd),
	.datad(\DC|cOut [0]),
	.cin(gnd),
	.combout(\hexColour|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexColour|Decoder0~1 .lut_mask = 16'hFFCC;
defparam \hexColour|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y1_N24
cycloneive_lcell_comb \hexColour|WideOr0~0 (
// Equation(s):
// \hexColour|WideOr0~0_combout  = \DC|cOut [0] $ (\DC|cOut [2])

	.dataa(gnd),
	.datab(\DC|cOut [0]),
	.datac(\DC|cOut [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexColour|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexColour|WideOr0~0 .lut_mask = 16'h3C3C;
defparam \hexColour|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \FSM|Mux1~2 (
// Equation(s):
// \FSM|Mux1~2_combout  = (!\FSM|current_state[3]~_Duplicate_1_q  & ((\FSM|Mux1~0_combout ) # (\FSM|Mux1~1_combout )))

	.dataa(gnd),
	.datab(\FSM|Mux1~0_combout ),
	.datac(\FSM|Mux1~1_combout ),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux1~2 .lut_mask = 16'h00FC;
defparam \FSM|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N11
dffeas \FSM|current_state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[0] .is_wysiwyg = "true";
defparam \FSM|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X58_Y73_N4
dffeas \FSM|current_state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[1] .is_wysiwyg = "true";
defparam \FSM|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y73_N11
dffeas \FSM|current_state[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[2] .is_wysiwyg = "true";
defparam \FSM|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N4
dffeas \FSM|current_state[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[3] .is_wysiwyg = "true";
defparam \FSM|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
