<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="277" Alu="37" Lut="700" Ssram="1">
 <SubModule name="clk_main"/>
 <SubModule name="div4"/>
 <SubModule name="dn1" Register="3" Lut="2"/>
 <SubModule name="div2"/>
 <SubModule name="dn2" Register="3" Lut="2"/>
 <SubModule name="dn3" Register="3" Lut="2"/>
 <SubModule name="dn4" Register="3" Lut="2"/>
 <SubModule name="bus_din[0].dn" Register="3" Lut="2"/>
 <SubModule name="bus_din[1].dn" Register="3" Lut="2"/>
 <SubModule name="bus_din[2].dn" Register="3" Lut="2"/>
 <SubModule name="bus_din[3].dn" Register="3" Lut="2"/>
 <SubModule name="bus_din[4].dn" Register="3" Lut="2"/>
 <SubModule name="bus_din[5].dn" Register="3" Lut="2"/>
 <SubModule name="bus_din[6].dn" Register="3" Lut="2"/>
 <SubModule name="bus_din[7].dn" Register="3" Lut="2"/>
 <SubModule name="cpu1" Register="17" Lut="34">
  <SubModule name="u0" Register="483" Alu="70" Lut="1391" Bsram="1">
   <SubModule name="mcode" Lut="305"/>
   <SubModule name="alu" Alu="11" Lut="8"/>
   <SubModule name="Regs" Lut="6" Ssram="12"/>
  </SubModule>
 </SubModule>
 <SubModule name="bios1" Register="1" Lut="1" Bsram="16"/>
 <SubModule name="subrom1" Bsram="8"/>
 <SubModule name="logo1" Bsram="8"/>
 <SubModule name="rtc1" Register="75" Lut="170">
  <SubModule name="u_mem" Register="6" Lut="12" Ssram="4"/>
 </SubModule>
 <SubModule name="vdp4" Register="18" Lut="87" Ssram="4">
  <SubModule name="clk_135_inst"/>
  <SubModule name="u_v9958" Register="72" Lut="335">
   <SubModule name="U_VDP_VGA" Register="11" Lut="19">
    <SubModule name="DBUF" Lut="21">
     <SubModule name="U_BUF_BE" Bsram="1"/>
     <SubModule name="U_BUF_BO" Bsram="1"/>
    </SubModule>
   </SubModule>
   <SubModule name="U_INTERRUPT" Register="2" Alu="8" Lut="3"/>
   <SubModule name="U_SSG" Register="75" Alu="55" Lut="105">
    <SubModule name="U_HVCOUNTER" Register="41" Lut="84"/>
   </SubModule>
   <SubModule name="U_VDP_COLORDEC" Register="57" Lut="97"/>
   <SubModule name="U_VDP_TEXT12" Register="95" Alu="12" Lut="152"/>
   <SubModule name="U_VDP_GRAPHIC123M" Register="61" Alu="5" Lut="66"/>
   <SubModule name="U_VDP_GRAPHIC4567" Register="150" Alu="41" Lut="159">
    <SubModule name="U_FIFOMEM" Bsram="1"/>
   </SubModule>
   <SubModule name="U_SPRITE" Register="289" Alu="14" Lut="386">
    <SubModule name="ISPINFORAM" Register="3" Ssram="8"/>
    <SubModule name="U_EVEN_LINE_BUF" Bsram="1"/>
    <SubModule name="U_ODD_LINE_BUF" Bsram="1"/>
   </SubModule>
   <SubModule name="U_VDP_REGISTER" Register="241" Lut="168">
    <SubModule name="U_PALETTEMEMRB" Register="5" Bsram="1"/>
   </SubModule>
   <SubModule name="U_VDP_COMMAND" Register="179" Alu="77" Lut="559"/>
   <SubModule name="U_VDP_WAIT_CONTROL" Register="16" Alu="152" Lut="176"/>
  </SubModule>
  <SubModule name="audioclkd" Register="25" Alu="12" Lut="26"/>
  <SubModule name="hdmi_ntsc" Register="61" Alu="9" Lut="51">
   <SubModule name="true_hdmi_output.packet_picker" Register="421" Lut="335">
    <SubModule name="audio_clock_regeneration_packet" Register="42" Alu="20" Lut="8"/>
   </SubModule>
   <SubModule name="true_hdmi_output.packet_assembler" Register="45" Alu="4" Lut="351"/>
   <SubModule name="tmds_gen[0].tmds_channel" Register="14" Alu="16" Lut="84"/>
   <SubModule name="tmds_gen[1].tmds_channel" Register="14" Alu="16" Lut="65"/>
   <SubModule name="tmds_gen[2].tmds_channel" Register="14" Alu="16" Lut="63"/>
  </SubModule>
  <SubModule name="hdmi_pal" Register="45" Alu="11" Lut="60">
   <SubModule name="true_hdmi_output.packet_picker" Register="404" Lut="332">
    <SubModule name="audio_clock_regeneration_packet" Register="42" Alu="20" Lut="8"/>
   </SubModule>
   <SubModule name="true_hdmi_output.packet_assembler" Register="45" Alu="4" Lut="336"/>
   <SubModule name="tmds_gen[0].tmds_channel" Register="14" Alu="16" Lut="78"/>
   <SubModule name="tmds_gen[1].tmds_channel" Register="14" Alu="16" Lut="69"/>
   <SubModule name="tmds_gen[2].tmds_channel" Register="14" Alu="16" Lut="70"/>
  </SubModule>
  <SubModule name="serializer"/>
 </SubModule>
 <SubModule name="mem1" Register="128" Alu="15" Lut="155"/>
 <SubModule name="psg1" Register="226" Alu="62" Lut="291"/>
 <SubModule name="filter1" Register="14" Alu="7" Lut="10">
  <SubModule name="filter1" Register="75" Alu="60"/>
  <SubModule name="filter2" Register="100" Alu="81"/>
  <SubModule name="filter3" Register="108" Alu="88"/>
  <SubModule name="filter4" Register="68" Alu="68"/>
 </SubModule>
 <SubModule name="opll">
  <SubModule name="u_mmr" Register="35" Lut="19">
   <SubModule name="u_div" Register="3" Lut="3"/>
   <SubModule name="u_reg" Register="68" Lut="96">
    <SubModule name="u_slot_cnt" Register="24" Lut="11"/>
    <SubModule name="u_iv" Register="27"/>
    <SubModule name="u_reg_ch" Register="217" Lut="156"/>
   </SubModule>
  </SubModule>
  <SubModule name="u_lfo" Register="30" Lut="30"/>
  <SubModule name="u_pg" Register="26" Lut="2">
   <SubModule name="u_noise" Register="23" Lut="8"/>
   <SubModule name="u_comb">
    <SubModule name="u_pm" Lut="16"/>
    <SubModule name="u_inc" Alu="11" Lut="41"/>
    <SubModule name="u_sum" Alu="18" Lut="21" Dsp="1"/>
    <SubModule name="u_rhy" Lut="21"/>
   </SubModule>
   <SubModule name="u_phsh" Lut="19"/>
   <SubModule name="u_pad" Register="2" Lut="12" Ssram="3"/>
  </SubModule>
  <SubModule name="u_eg" Register="35" Lut="1" Ssram="3">
   <SubModule name="u_egcnt" Register="14" Alu="13" Lut="1"/>
   <SubModule name="u_comb">
    <SubModule name="u_ctrl" Lut="146"/>
    <SubModule name="u_step" Alu="5" Lut="71"/>
    <SubModule name="u_pure" Alu="20" Lut="76"/>
    <SubModule name="u_final" Alu="32" Lut="39"/>
   </SubModule>
   <SubModule name="u_cntsh" Register="4" Alu="4" Lut="6" Ssram="2"/>
   <SubModule name="u_fnumsh" Register="12"/>
   <SubModule name="u_blocksh" Register="6"/>
   <SubModule name="u_egsh" Register="19" Lut="45" Ssram="3"/>
   <SubModule name="u_egstate" Register="54"/>
   <SubModule name="u_konsh" Register="23" Alu="4" Lut="31" Bsram="1"/>
  </SubModule>
  <SubModule name="u_op" Register="20" Alu="33" Lut="241">
   <SubModule name="u_delay" Register="24"/>
   <SubModule name="u_condly" Register="6"/>
   <SubModule name="u_csr0" Register="26" Ssram="7"/>
   <SubModule name="u_csr1" Register="26" Ssram="7"/>
   <SubModule name="u_csr2" Register="27" Lut="1" Ssram="7"/>
   <SubModule name="u_logsin" Bsram="1"/>
   <SubModule name="u_exprom" Bsram="1"/>
  </SubModule>
  <SubModule name="u_acc">
   <SubModule name="u_acc" Register="32" Alu="16" Lut="46"/>
  </SubModule>
 </SubModule>
 <SubModule name="SccCh" Register="215" Lut="285" Dsp="1">
  <SubModule name="wavemem" Register="8" Lut="1" Bsram="1"/>
 </SubModule>
 <SubModule name="megaram1" Register="36" Lut="43"/>
 <SubModule name="mono" Register="26" Alu="23" Lut="11"/>
 <SubModule name="flash1" Register="117" Lut="148"/>
 <SubModule name="dpram1" Lut="3" Bsram="1"/>
 <SubModule name="sd1" Register="295" Lut="417">
  <SubModule name="u_sdcmd_ctrl" Register="227" Alu="19" Lut="197" Ssram="2"/>
  <SubModule name="i2442" Register="16" Lut="3"/>
 </SubModule>
 <SubModule name="ocm_ports" Register="86" Lut="289"/>
 <SubModule name="debug1" Register="90" Alu="60" Lut="238" Bsram="1">
  <SubModule name="mreq_rd_min1" Register="19" Alu="8" Lut="22"/>
  <SubModule name="mreq_rd_max1" Register="18" Alu="8" Lut="21"/>
  <SubModule name="mreq_wr_min1" Register="19" Alu="8" Lut="22"/>
  <SubModule name="mreq_wr_max1" Register="18" Alu="8" Lut="21"/>
  <SubModule name="iorq_rd_min1" Register="19" Alu="8" Lut="22"/>
  <SubModule name="iorq_rd_max1" Register="18" Alu="8" Lut="21"/>
  <SubModule name="iorq_wr_min1" Register="19" Alu="8" Lut="22"/>
  <SubModule name="iorq_wr_max1" Register="18" Alu="8" Lut="21"/>
  <SubModule name="tx" Register="16" Alu="9" Lut="22"/>
 </SubModule>
</Module>
