#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x142804d70 .scope module, "RegisterFile" "RegisterFile" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "rs";
    .port_info 2 /INPUT 6 "rt";
    .port_info 3 /INPUT 6 "rd";
    .port_info 4 /INPUT 32 "wdat";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /OUTPUT 32 "read1";
    .port_info 7 /OUTPUT 32 "read2";
v0x14280cea0 .array "Registers", 0 31, 31 0;
o0x138030610 .functor BUFZ 1, C4<z>; HiZ drive
v0x14281c9d0_0 .net "clk", 0 0, o0x138030610;  0 drivers
o0x138030640 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x14281ca70_0 .net "rd", 5 0, o0x138030640;  0 drivers
v0x14281cb10_0 .var "read1", 31 0;
v0x14281cbc0_0 .var "read2", 31 0;
o0x1380306d0 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x14281ccb0_0 .net "rs", 5 0, o0x1380306d0;  0 drivers
o0x138030700 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x14281cd60_0 .net "rt", 5 0, o0x138030700;  0 drivers
o0x138030730 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14281ce10_0 .net "wdat", 31 0, o0x138030730;  0 drivers
o0x138030760 .functor BUFZ 1, C4<z>; HiZ drive
v0x14281cec0_0 .net "wen", 0 0, o0x138030760;  0 drivers
v0x14280cea0_0 .array/port v0x14280cea0, 0;
v0x14280cea0_1 .array/port v0x14280cea0, 1;
v0x14280cea0_2 .array/port v0x14280cea0, 2;
E_0x142805970/0 .event anyedge, v0x14281ccb0_0, v0x14280cea0_0, v0x14280cea0_1, v0x14280cea0_2;
v0x14280cea0_3 .array/port v0x14280cea0, 3;
v0x14280cea0_4 .array/port v0x14280cea0, 4;
v0x14280cea0_5 .array/port v0x14280cea0, 5;
v0x14280cea0_6 .array/port v0x14280cea0, 6;
E_0x142805970/1 .event anyedge, v0x14280cea0_3, v0x14280cea0_4, v0x14280cea0_5, v0x14280cea0_6;
v0x14280cea0_7 .array/port v0x14280cea0, 7;
v0x14280cea0_8 .array/port v0x14280cea0, 8;
v0x14280cea0_9 .array/port v0x14280cea0, 9;
v0x14280cea0_10 .array/port v0x14280cea0, 10;
E_0x142805970/2 .event anyedge, v0x14280cea0_7, v0x14280cea0_8, v0x14280cea0_9, v0x14280cea0_10;
v0x14280cea0_11 .array/port v0x14280cea0, 11;
v0x14280cea0_12 .array/port v0x14280cea0, 12;
v0x14280cea0_13 .array/port v0x14280cea0, 13;
v0x14280cea0_14 .array/port v0x14280cea0, 14;
E_0x142805970/3 .event anyedge, v0x14280cea0_11, v0x14280cea0_12, v0x14280cea0_13, v0x14280cea0_14;
v0x14280cea0_15 .array/port v0x14280cea0, 15;
v0x14280cea0_16 .array/port v0x14280cea0, 16;
v0x14280cea0_17 .array/port v0x14280cea0, 17;
v0x14280cea0_18 .array/port v0x14280cea0, 18;
E_0x142805970/4 .event anyedge, v0x14280cea0_15, v0x14280cea0_16, v0x14280cea0_17, v0x14280cea0_18;
v0x14280cea0_19 .array/port v0x14280cea0, 19;
v0x14280cea0_20 .array/port v0x14280cea0, 20;
v0x14280cea0_21 .array/port v0x14280cea0, 21;
v0x14280cea0_22 .array/port v0x14280cea0, 22;
E_0x142805970/5 .event anyedge, v0x14280cea0_19, v0x14280cea0_20, v0x14280cea0_21, v0x14280cea0_22;
v0x14280cea0_23 .array/port v0x14280cea0, 23;
v0x14280cea0_24 .array/port v0x14280cea0, 24;
v0x14280cea0_25 .array/port v0x14280cea0, 25;
v0x14280cea0_26 .array/port v0x14280cea0, 26;
E_0x142805970/6 .event anyedge, v0x14280cea0_23, v0x14280cea0_24, v0x14280cea0_25, v0x14280cea0_26;
v0x14280cea0_27 .array/port v0x14280cea0, 27;
v0x14280cea0_28 .array/port v0x14280cea0, 28;
v0x14280cea0_29 .array/port v0x14280cea0, 29;
v0x14280cea0_30 .array/port v0x14280cea0, 30;
E_0x142805970/7 .event anyedge, v0x14280cea0_27, v0x14280cea0_28, v0x14280cea0_29, v0x14280cea0_30;
v0x14280cea0_31 .array/port v0x14280cea0, 31;
E_0x142805970/8 .event anyedge, v0x14280cea0_31, v0x14281cd60_0;
E_0x142805970 .event/or E_0x142805970/0, E_0x142805970/1, E_0x142805970/2, E_0x142805970/3, E_0x142805970/4, E_0x142805970/5, E_0x142805970/6, E_0x142805970/7, E_0x142805970/8;
E_0x142805ab0 .event posedge, v0x14281c9d0_0;
    .scope S_0x142804d70;
T_0 ;
    %wait E_0x142805ab0;
    %load/vec4 v0x14281cec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x14281ca70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x14281ce10_0;
    %load/vec4 v0x14281ca70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14280cea0, 0, 4;
    %load/vec4 v0x14281ca70_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.3 ;
    %vpi_call 2 16 "$display", "content of $s0 = %h", v0x14281ce10_0 {0 0 0};
    %jmp T_0.10;
T_0.4 ;
    %vpi_call 2 17 "$display", "content of $s1 = %h", v0x14281ce10_0 {0 0 0};
    %jmp T_0.10;
T_0.5 ;
    %vpi_call 2 18 "$display", "content of $s2 = %h", v0x14281ce10_0 {0 0 0};
    %jmp T_0.10;
T_0.6 ;
    %vpi_call 2 19 "$display", "content of $s3 = %h", v0x14281ce10_0 {0 0 0};
    %jmp T_0.10;
T_0.7 ;
    %vpi_call 2 20 "$display", "content of $s4 = %h", v0x14281ce10_0 {0 0 0};
    %jmp T_0.10;
T_0.8 ;
    %vpi_call 2 21 "$display", "content of $t0 = %h", v0x14281ce10_0 {0 0 0};
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 22 "$display", "content of $t1 = %h", v0x14281ce10_0 {0 0 0};
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x142804d70;
T_1 ;
    %wait E_0x142805970;
    %load/vec4 v0x14281ccb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14280cea0, 4;
    %store/vec4 v0x14281cb10_0, 0, 32;
    %load/vec4 v0x14281cd60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14280cea0, 4;
    %store/vec4 v0x14281cbc0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RegisterFile.v";
