
TrabajoPracticoFinal_PdM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a20  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08004bd0  08004bd0  00014bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cfc  08004cfc  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08004cfc  08004cfc  00014cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d04  08004d04  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d04  08004d04  00014d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d08  08004d08  00014d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08004d0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
 10 .bss          00000908  2000008c  2000008c  0002008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000994  20000994  0002008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d29b  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023af  00000000  00000000  0002d357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b60  00000000  00000000  0002f708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a60  00000000  00000000  00030268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ff1  00000000  00000000  00030cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013e06  00000000  00000000  00057cb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e354d  00000000  00000000  0006babf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014f00c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000302c  00000000  00000000  0014f05c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004bb8 	.word	0x08004bb8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000090 	.word	0x20000090
 80001ec:	08004bb8 	.word	0x08004bb8

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <debounceFSM_init>:

static void buttonPressed();			// debe togglear el LED1
static void buttonReleased();		// debe togglear el LED3

// Inicialización del debounce
void debounceFSM_init() {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	delayInit(&struct_delayDB, DELAY_DB); 		// Inicializa delay 40 ms
 80005b8:	2128      	movs	r1, #40	; 0x28
 80005ba:	4806      	ldr	r0, [pc, #24]	; (80005d4 <debounceFSM_init+0x20>)
 80005bc:	f000 f8b4 	bl	8000728 <delayInit>

	estadoActual_DB = BUTTON_UP;				// Estado de maquina inicial BUTTON UP
 80005c0:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <debounceFSM_init+0x24>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	701a      	strb	r2, [r3, #0]

	BSP_PB_Init(BUTTON_UP, BUTTON_MODE_GPIO);	// Inicialización del boton de usuario
 80005c6:	2100      	movs	r1, #0
 80005c8:	2000      	movs	r0, #0
 80005ca:	f000 fc93 	bl	8000ef4 <BSP_PB_Init>
}
 80005ce:	bf00      	nop
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	200000ac 	.word	0x200000ac
 80005d8:	200000a8 	.word	0x200000a8

080005dc <debounceFSM_update>:

void debounceFSM_update() {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
	uint8_t button_value = BSP_PB_GetState(BUTTON_USER) ^ 1; //? 0:1
 80005e2:	2000      	movs	r0, #0
 80005e4:	f000 fcdc 	bl	8000fa0 <BSP_PB_GetState>
 80005e8:	4603      	mov	r3, r0
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	f083 0301 	eor.w	r3, r3, #1
 80005f0:	71fb      	strb	r3, [r7, #7]
	switch (estadoActual_DB) {
 80005f2:	4b32      	ldr	r3, [pc, #200]	; (80006bc <debounceFSM_update+0xe0>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b03      	cmp	r3, #3
 80005f8:	d844      	bhi.n	8000684 <debounceFSM_update+0xa8>
 80005fa:	a201      	add	r2, pc, #4	; (adr r2, 8000600 <debounceFSM_update+0x24>)
 80005fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000600:	08000611 	.word	0x08000611
 8000604:	08000625 	.word	0x08000625
 8000608:	0800064b 	.word	0x0800064b
 800060c:	0800065f 	.word	0x0800065f
	case BUTTON_UP:									// Estado de maquina boton sin presionar
		if (button_value == 0) {
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d146      	bne.n	80006a4 <debounceFSM_update+0xc8>
			estadoActual_DB = BUTTON_FALLING;
 8000616:	4b29      	ldr	r3, [pc, #164]	; (80006bc <debounceFSM_update+0xe0>)
 8000618:	2201      	movs	r2, #1
 800061a:	701a      	strb	r2, [r3, #0]
//			delayInit(&struct_delayDB, DELAY_DB);
			delayRead(&struct_delayDB);
 800061c:	4828      	ldr	r0, [pc, #160]	; (80006c0 <debounceFSM_update+0xe4>)
 800061e:	f000 f89a 	bl	8000756 <delayRead>
		}
		break;
 8000622:	e03f      	b.n	80006a4 <debounceFSM_update+0xc8>

	case BUTTON_FALLING:							// Estado de maquina rebote bajada
		if (button_value == 1) {
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	2b01      	cmp	r3, #1
 8000628:	d103      	bne.n	8000632 <debounceFSM_update+0x56>
			estadoActual_DB = BUTTON_UP;
 800062a:	4b24      	ldr	r3, [pc, #144]	; (80006bc <debounceFSM_update+0xe0>)
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]
			if (delayRead(&struct_delayDB)) {		// Verifica antirebote por 40ms
				estadoActual_DB = BUTTON_DOWN;
				buttonPressed();
			}
		}
		break;
 8000630:	e03a      	b.n	80006a8 <debounceFSM_update+0xcc>
			if (delayRead(&struct_delayDB)) {		// Verifica antirebote por 40ms
 8000632:	4823      	ldr	r0, [pc, #140]	; (80006c0 <debounceFSM_update+0xe4>)
 8000634:	f000 f88f 	bl	8000756 <delayRead>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d034      	beq.n	80006a8 <debounceFSM_update+0xcc>
				estadoActual_DB = BUTTON_DOWN;
 800063e:	4b1f      	ldr	r3, [pc, #124]	; (80006bc <debounceFSM_update+0xe0>)
 8000640:	2202      	movs	r2, #2
 8000642:	701a      	strb	r2, [r3, #0]
				buttonPressed();
 8000644:	f000 f842 	bl	80006cc <buttonPressed>
		break;
 8000648:	e02e      	b.n	80006a8 <debounceFSM_update+0xcc>

	case BUTTON_DOWN:								// Estado de maquina boton presionado
		if (button_value == 1) {
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	2b01      	cmp	r3, #1
 800064e:	d12d      	bne.n	80006ac <debounceFSM_update+0xd0>
			estadoActual_DB = BUTTON_RAISING;
 8000650:	4b1a      	ldr	r3, [pc, #104]	; (80006bc <debounceFSM_update+0xe0>)
 8000652:	2203      	movs	r2, #3
 8000654:	701a      	strb	r2, [r3, #0]
			delayRead(&struct_delayDB);
 8000656:	481a      	ldr	r0, [pc, #104]	; (80006c0 <debounceFSM_update+0xe4>)
 8000658:	f000 f87d 	bl	8000756 <delayRead>
//			delayInit(&struct_delayDB, DELAY_DB);
		}
		break;
 800065c:	e026      	b.n	80006ac <debounceFSM_update+0xd0>

	case BUTTON_RAISING:							// Estado de maquina rebote subida
		if (button_value == 0) {
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d103      	bne.n	800066c <debounceFSM_update+0x90>
			estadoActual_DB = BUTTON_DOWN;
 8000664:	4b15      	ldr	r3, [pc, #84]	; (80006bc <debounceFSM_update+0xe0>)
 8000666:	2202      	movs	r2, #2
 8000668:	701a      	strb	r2, [r3, #0]
			if (delayRead(&struct_delayDB)) {		// Verifica antirebote por 40ms
				estadoActual_DB = BUTTON_UP;
				buttonReleased();
			}
		}
		break;
 800066a:	e021      	b.n	80006b0 <debounceFSM_update+0xd4>
			if (delayRead(&struct_delayDB)) {		// Verifica antirebote por 40ms
 800066c:	4814      	ldr	r0, [pc, #80]	; (80006c0 <debounceFSM_update+0xe4>)
 800066e:	f000 f872 	bl	8000756 <delayRead>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d01b      	beq.n	80006b0 <debounceFSM_update+0xd4>
				estadoActual_DB = BUTTON_UP;
 8000678:	4b10      	ldr	r3, [pc, #64]	; (80006bc <debounceFSM_update+0xe0>)
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]
				buttonReleased();
 800067e:	f000 f831 	bl	80006e4 <buttonReleased>
		break;
 8000682:	e015      	b.n	80006b0 <debounceFSM_update+0xd4>

	default:
		estadoActual_DB = BUTTON_UP;
 8000684:	4b0d      	ldr	r3, [pc, #52]	; (80006bc <debounceFSM_update+0xe0>)
 8000686:	2200      	movs	r2, #0
 8000688:	701a      	strb	r2, [r3, #0]
		BSP_LED_Off(LED1);
 800068a:	2000      	movs	r0, #0
 800068c:	f000 fbfe 	bl	8000e8c <BSP_LED_Off>
		BSP_LED_Off(LED1);
 8000690:	2000      	movs	r0, #0
 8000692:	f000 fbfb 	bl	8000e8c <BSP_LED_Off>
		flag_falling = false;
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <debounceFSM_update+0xe8>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
		flag_rising = false;
 800069c:	4b0a      	ldr	r3, [pc, #40]	; (80006c8 <debounceFSM_update+0xec>)
 800069e:	2200      	movs	r2, #0
 80006a0:	701a      	strb	r2, [r3, #0]
		break;
 80006a2:	e006      	b.n	80006b2 <debounceFSM_update+0xd6>
		break;
 80006a4:	bf00      	nop
 80006a6:	e004      	b.n	80006b2 <debounceFSM_update+0xd6>
		break;
 80006a8:	bf00      	nop
 80006aa:	e002      	b.n	80006b2 <debounceFSM_update+0xd6>
		break;
 80006ac:	bf00      	nop
 80006ae:	e000      	b.n	80006b2 <debounceFSM_update+0xd6>
		break;
 80006b0:	bf00      	nop
	}
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	200000a8 	.word	0x200000a8
 80006c0:	200000ac 	.word	0x200000ac
 80006c4:	200000b8 	.word	0x200000b8
 80006c8:	200000b9 	.word	0x200000b9

080006cc <buttonPressed>:

static void buttonPressed() {
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
	flag_falling = true;
 80006d0:	4b03      	ldr	r3, [pc, #12]	; (80006e0 <buttonPressed+0x14>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	701a      	strb	r2, [r3, #0]
//	BSP_LED_Toggle(LED1);
}
 80006d6:	bf00      	nop
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	200000b8 	.word	0x200000b8

080006e4 <buttonReleased>:

static void buttonReleased() {
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
	flag_rising = true;
 80006e8:	4b03      	ldr	r3, [pc, #12]	; (80006f8 <buttonReleased+0x14>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	701a      	strb	r2, [r3, #0]
//	BSP_LED_Toggle(LED3);
}
 80006ee:	bf00      	nop
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	200000b9 	.word	0x200000b9

080006fc <readKey>:

// Función verificación flanco bajada
bool_t readKey() {
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
	bool_t aux_flag = flag_falling;
 8000702:	4b08      	ldr	r3, [pc, #32]	; (8000724 <readKey+0x28>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	71fb      	strb	r3, [r7, #7]
	if (flag_falling)
 8000708:	4b06      	ldr	r3, [pc, #24]	; (8000724 <readKey+0x28>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d002      	beq.n	8000716 <readKey+0x1a>
		flag_falling = false;
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <readKey+0x28>)
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
//	flag_falling = flag_falling? 0:1;
	return aux_flag;
 8000716:	79fb      	ldrb	r3, [r7, #7]
}
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	200000b8 	.word	0x200000b8

08000728 <delayInit>:
#include "API_delay.h"
#include "stm32f4xx_hal.h"
#include "stm32f4xx_nucleo_144.h"


void delayInit(delay_t *delay, tick_t duration) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	6039      	str	r1, [r7, #0]

	// Verifica que las entradas sean correctas
	if (delay == NULL || duration == 0) {
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d002      	beq.n	800073e <delayInit+0x16>
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d101      	bne.n	8000742 <delayInit+0x1a>
		Error_Handler_API_delay();
 800073e:	f000 f841 	bl	80007c4 <Error_Handler_API_delay>
	}
//	delay->startTime=HAL_GetTick();
	delay->running=false;	// se inicializa estado apagado
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2200      	movs	r2, #0
 8000746:	721a      	strb	r2, [r3, #8]
	delay->duration = duration; // se actualiza la duración distinto a cero
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	683a      	ldr	r2, [r7, #0]
 800074c:	605a      	str	r2, [r3, #4]
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <delayRead>:

// delay no bloqueante de un solo tiro
bool_t delayRead(delay_t *delay) {
 8000756:	b580      	push	{r7, lr}
 8000758:	b084      	sub	sp, #16
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]

	bool_t flag = false;
 800075e:	2300      	movs	r3, #0
 8000760:	73fb      	strb	r3, [r7, #15]

	// Verifica delay no sea nulo
	if (delay == NULL) {
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d101      	bne.n	800076c <delayRead+0x16>
		Error_Handler_API_delay();
 8000768:	f000 f82c 	bl	80007c4 <Error_Handler_API_delay>
	}

	// Si duración del delay es 0 devuelve falso
	if (delay->duration == 0) {
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d101      	bne.n	8000778 <delayRead+0x22>
		return flag;
 8000774:	7bfb      	ldrb	r3, [r7, #15]
 8000776:	e021      	b.n	80007bc <delayRead+0x66>
	}


	if (!delay->running) {
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	7a1b      	ldrb	r3, [r3, #8]
 800077c:	f083 0301 	eor.w	r3, r3, #1
 8000780:	b2db      	uxtb	r3, r3
 8000782:	2b00      	cmp	r3, #0
 8000784:	d00a      	beq.n	800079c <delayRead+0x46>
		delay->startTime = HAL_GetTick(); 	// establece tiempo de inicio
 8000786:	f000 fd1b 	bl	80011c0 <HAL_GetTick>
 800078a:	4602      	mov	r2, r0
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	601a      	str	r2, [r3, #0]
		delay->running = true;				// establece delay en funcionamiento
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2201      	movs	r2, #1
 8000794:	721a      	strb	r2, [r3, #8]
		flag=false;
 8000796:	2300      	movs	r3, #0
 8000798:	73fb      	strb	r3, [r7, #15]
 800079a:	e00e      	b.n	80007ba <delayRead+0x64>
	}
	else {
		if (HAL_GetTick() - delay->startTime >= delay->duration) { // intervalo completado?
 800079c:	f000 fd10 	bl	80011c0 <HAL_GetTick>
 80007a0:	4602      	mov	r2, r0
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	1ad2      	subs	r2, r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d304      	bcc.n	80007ba <delayRead+0x64>
			delay->running = false;			// se apaga el delay
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2200      	movs	r2, #0
 80007b4:	721a      	strb	r2, [r3, #8]
			flag = true;					// se devuelve que ocurrió un delay
 80007b6:	2301      	movs	r3, #1
 80007b8:	73fb      	strb	r3, [r7, #15]
//			delay->startTime = HAL_GetTick();
		}
	}
	return flag;
 80007ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <Error_Handler_API_delay>:
	if (delay->running) {
		delay->duration = duration;
	}
}

void Error_Handler_API_delay(void) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED_RED);
 80007c8:	2002      	movs	r0, #2
 80007ca:	f000 fb45 	bl	8000e58 <BSP_LED_On>
	while (1) {
 80007ce:	e7fe      	b.n	80007ce <Error_Handler_API_delay+0xa>

080007d0 <gpiosinit>:
#define PG3_PIN                                GPIO_PIN_3
#define PG3_GPIO_PORT                          GPIOG
#define PG3_GPIO_CLK_ENABLE()                  __HAL_RCC_GPIOG_CLK_ENABLE()
#define PG3_GPIO_CLK_DISABLE()                 __HAL_RCC_GPIOG_CLK_DISABLE()

bool_t gpiosinit() {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b088      	sub	sp, #32
 80007d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	PG2_GPIO_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	4b22      	ldr	r3, [pc, #136]	; (8000864 <gpiosinit+0x94>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a21      	ldr	r2, [pc, #132]	; (8000864 <gpiosinit+0x94>)
 80007e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b1f      	ldr	r3, [pc, #124]	; (8000864 <gpiosinit+0x94>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]

	/* Configure the GPIO_LED pin */
	GPIO_InitStruct.Pin = PG2_PIN;
 80007f2:	2304      	movs	r3, #4
 80007f4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80007fe:	2302      	movs	r3, #2
 8000800:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(PG2_GPIO_PORT, &GPIO_InitStruct);
 8000802:	f107 030c 	add.w	r3, r7, #12
 8000806:	4619      	mov	r1, r3
 8000808:	4817      	ldr	r0, [pc, #92]	; (8000868 <gpiosinit+0x98>)
 800080a:	f000 fe1b 	bl	8001444 <HAL_GPIO_Init>

	PG3_GPIO_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	4b14      	ldr	r3, [pc, #80]	; (8000864 <gpiosinit+0x94>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a13      	ldr	r2, [pc, #76]	; (8000864 <gpiosinit+0x94>)
 8000818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b11      	ldr	r3, [pc, #68]	; (8000864 <gpiosinit+0x94>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]

	/* Configure the GPIO_LED pin */
	GPIO_InitStruct.Pin = PG3_PIN;
 800082a:	2308      	movs	r3, #8
 800082c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082e:	2301      	movs	r3, #1
 8000830:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000836:	2302      	movs	r3, #2
 8000838:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(PG3_GPIO_PORT, &GPIO_InitStruct);
 800083a:	f107 030c 	add.w	r3, r7, #12
 800083e:	4619      	mov	r1, r3
 8000840:	4809      	ldr	r0, [pc, #36]	; (8000868 <gpiosinit+0x98>)
 8000842:	f000 fdff 	bl	8001444 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(PG2_GPIO_PORT, PG2_PIN, GPIO_PIN_SET);
 8000846:	2201      	movs	r2, #1
 8000848:	2104      	movs	r1, #4
 800084a:	4807      	ldr	r0, [pc, #28]	; (8000868 <gpiosinit+0x98>)
 800084c:	f000 ffbe 	bl	80017cc <HAL_GPIO_WritePin>

	//!<Set high value G3 for activate I2C MODE in ADXL345
	HAL_GPIO_WritePin(PG3_GPIO_PORT, PG3_PIN, GPIO_PIN_SET);
 8000850:	2201      	movs	r2, #1
 8000852:	2108      	movs	r1, #8
 8000854:	4804      	ldr	r0, [pc, #16]	; (8000868 <gpiosinit+0x98>)
 8000856:	f000 ffb9 	bl	80017cc <HAL_GPIO_WritePin>

	return true;
 800085a:	2301      	movs	r3, #1
}
 800085c:	4618      	mov	r0, r3
 800085e:	3720      	adds	r7, #32
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40023800 	.word	0x40023800
 8000868:	40021800 	.word	0x40021800

0800086c <BSP_LEDs_On>:




void BSP_LEDs_On(bool_t led1, bool_t led2, bool_t led3)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	71fb      	strb	r3, [r7, #7]
 8000876:	460b      	mov	r3, r1
 8000878:	71bb      	strb	r3, [r7, #6]
 800087a:	4613      	mov	r3, r2
 800087c:	717b      	strb	r3, [r7, #5]
	led1? BSP_LED_On(LED1): BSP_LED_Off(LED1);
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d003      	beq.n	800088c <BSP_LEDs_On+0x20>
 8000884:	2000      	movs	r0, #0
 8000886:	f000 fae7 	bl	8000e58 <BSP_LED_On>
 800088a:	e002      	b.n	8000892 <BSP_LEDs_On+0x26>
 800088c:	2000      	movs	r0, #0
 800088e:	f000 fafd 	bl	8000e8c <BSP_LED_Off>
	led2? BSP_LED_On(LED2): BSP_LED_Off(LED2);
 8000892:	79bb      	ldrb	r3, [r7, #6]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d003      	beq.n	80008a0 <BSP_LEDs_On+0x34>
 8000898:	2001      	movs	r0, #1
 800089a:	f000 fadd 	bl	8000e58 <BSP_LED_On>
 800089e:	e002      	b.n	80008a6 <BSP_LEDs_On+0x3a>
 80008a0:	2001      	movs	r0, #1
 80008a2:	f000 faf3 	bl	8000e8c <BSP_LED_Off>
	led3? BSP_LED_On(LED3): BSP_LED_Off(LED3);
 80008a6:	797b      	ldrb	r3, [r7, #5]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d003      	beq.n	80008b4 <BSP_LEDs_On+0x48>
 80008ac:	2002      	movs	r0, #2
 80008ae:	f000 fad3 	bl	8000e58 <BSP_LED_On>
//	if (led2) BSP_LED_On(LED2) else BSP_LED_Off(LED2);
//	if (led3) BSP_LED_On(LED3) else BSP_LED_Off(LED3);
}
 80008b2:	e002      	b.n	80008ba <BSP_LEDs_On+0x4e>
	led3? BSP_LED_On(LED3): BSP_LED_Off(LED3);
 80008b4:	2002      	movs	r0, #2
 80008b6:	f000 fae9 	bl	8000e8c <BSP_LED_Off>
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <i2cinit>:

#define	i2c_TIMEOUT	200				//!< Timeout I2C in miliseconds

I2C_HandleTypeDef I2CApiHandle;		//!< Instance Handle I2C

bool_t i2cinit() {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b088      	sub	sp, #32
 80008c8:	af00      	add	r7, sp, #0

	bool_t init_flag = false;
 80008ca:	2300      	movs	r3, #0
 80008cc:	77fb      	strb	r3, [r7, #31]

	GPIO_InitTypeDef GPIO_InitStruct;

	/* I2C1 clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	4b2a      	ldr	r3, [pc, #168]	; (800097c <i2cinit+0xb8>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d6:	4a29      	ldr	r2, [pc, #164]	; (800097c <i2cinit+0xb8>)
 80008d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008dc:	6413      	str	r3, [r2, #64]	; 0x40
 80008de:	4b27      	ldr	r3, [pc, #156]	; (800097c <i2cinit+0xb8>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	603b      	str	r3, [r7, #0]
 80008ee:	4b23      	ldr	r3, [pc, #140]	; (800097c <i2cinit+0xb8>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	4a22      	ldr	r2, [pc, #136]	; (800097c <i2cinit+0xb8>)
 80008f4:	f043 0302 	orr.w	r3, r3, #2
 80008f8:	6313      	str	r3, [r2, #48]	; 0x30
 80008fa:	4b20      	ldr	r3, [pc, #128]	; (800097c <i2cinit+0xb8>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fe:	f003 0302 	and.w	r3, r3, #2
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8000906:	f44f 7340 	mov.w	r3, #768	; 0x300
 800090a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800090c:	2312      	movs	r3, #18
 800090e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000914:	2303      	movs	r3, #3
 8000916:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000918:	2304      	movs	r3, #4
 800091a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091c:	f107 0308 	add.w	r3, r7, #8
 8000920:	4619      	mov	r1, r3
 8000922:	4817      	ldr	r0, [pc, #92]	; (8000980 <i2cinit+0xbc>)
 8000924:	f000 fd8e 	bl	8001444 <HAL_GPIO_Init>

	I2CApiHandle.Instance = I2C1;
 8000928:	4b16      	ldr	r3, [pc, #88]	; (8000984 <i2cinit+0xc0>)
 800092a:	4a17      	ldr	r2, [pc, #92]	; (8000988 <i2cinit+0xc4>)
 800092c:	601a      	str	r2, [r3, #0]
	I2CApiHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <i2cinit+0xc0>)
 8000930:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000934:	611a      	str	r2, [r3, #16]
	I2CApiHandle.Init.ClockSpeed = 100000;
 8000936:	4b13      	ldr	r3, [pc, #76]	; (8000984 <i2cinit+0xc0>)
 8000938:	4a14      	ldr	r2, [pc, #80]	; (800098c <i2cinit+0xc8>)
 800093a:	605a      	str	r2, [r3, #4]
	I2CApiHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800093c:	4b11      	ldr	r3, [pc, #68]	; (8000984 <i2cinit+0xc0>)
 800093e:	2200      	movs	r2, #0
 8000940:	615a      	str	r2, [r3, #20]
	I2CApiHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <i2cinit+0xc0>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
	I2CApiHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000948:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <i2cinit+0xc0>)
 800094a:	2200      	movs	r2, #0
 800094c:	61da      	str	r2, [r3, #28]
	I2CApiHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 800094e:	4b0d      	ldr	r3, [pc, #52]	; (8000984 <i2cinit+0xc0>)
 8000950:	2200      	movs	r2, #0
 8000952:	621a      	str	r2, [r3, #32]
	I2CApiHandle.Init.OwnAddress1 = 0;
 8000954:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <i2cinit+0xc0>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
	I2CApiHandle.Init.OwnAddress2 = 0;
 800095a:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <i2cinit+0xc0>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]

	if (HAL_I2C_Init(&I2CApiHandle) == HAL_OK)
 8000960:	4808      	ldr	r0, [pc, #32]	; (8000984 <i2cinit+0xc0>)
 8000962:	f000 ff67 	bl	8001834 <HAL_I2C_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d101      	bne.n	8000970 <i2cinit+0xac>
		init_flag = true;
 800096c:	2301      	movs	r3, #1
 800096e:	77fb      	strb	r3, [r7, #31]

	return init_flag;
 8000970:	7ffb      	ldrb	r3, [r7, #31]
}
 8000972:	4618      	mov	r0, r3
 8000974:	3720      	adds	r7, #32
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800
 8000980:	40020400 	.word	0x40020400
 8000984:	200000bc 	.word	0x200000bc
 8000988:	40005400 	.word	0x40005400
 800098c:	000186a0 	.word	0x000186a0

08000990 <i2c_checkDevice>:

bool_t i2c_checkDevice(uint16_t ApiDevAddress) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	80fb      	strh	r3, [r7, #6]
	bool_t devAvailable = false;
 800099a:	2300      	movs	r3, #0
 800099c:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef returnflag;
	returnflag = HAL_I2C_IsDeviceReady(&I2CApiHandle, ApiDevAddress, 2,
 800099e:	88f9      	ldrh	r1, [r7, #6]
 80009a0:	23c8      	movs	r3, #200	; 0xc8
 80009a2:	2202      	movs	r2, #2
 80009a4:	4807      	ldr	r0, [pc, #28]	; (80009c4 <i2c_checkDevice+0x34>)
 80009a6:	f001 fbb3 	bl	8002110 <HAL_I2C_IsDeviceReady>
 80009aa:	4603      	mov	r3, r0
 80009ac:	73bb      	strb	r3, [r7, #14]
	i2c_TIMEOUT);
	if (returnflag == HAL_OK) {
 80009ae:	7bbb      	ldrb	r3, [r7, #14]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d101      	bne.n	80009b8 <i2c_checkDevice+0x28>
		devAvailable = true;
 80009b4:	2301      	movs	r3, #1
 80009b6:	73fb      	strb	r3, [r7, #15]
	}

	return devAvailable;
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	200000bc 	.word	0x200000bc

080009c8 <i2c_masterRead>:

void i2c_masterRead(uint8_t dev_address, uint8_t reg_address,
		uint8_t *val_pData, uint8_t n_bytes) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af04      	add	r7, sp, #16
 80009ce:	603a      	str	r2, [r7, #0]
 80009d0:	461a      	mov	r2, r3
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
 80009d6:	460b      	mov	r3, r1
 80009d8:	71bb      	strb	r3, [r7, #6]
 80009da:	4613      	mov	r3, r2
 80009dc:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&I2CApiHandle, (uint16_t) dev_address,
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	b299      	uxth	r1, r3
 80009e2:	79bb      	ldrb	r3, [r7, #6]
 80009e4:	b29a      	uxth	r2, r3
 80009e6:	797b      	ldrb	r3, [r7, #5]
 80009e8:	b29b      	uxth	r3, r3
 80009ea:	20c8      	movs	r0, #200	; 0xc8
 80009ec:	9002      	str	r0, [sp, #8]
 80009ee:	9301      	str	r3, [sp, #4]
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	2301      	movs	r3, #1
 80009f6:	4803      	ldr	r0, [pc, #12]	; (8000a04 <i2c_masterRead+0x3c>)
 80009f8:	f001 f964 	bl	8001cc4 <HAL_I2C_Mem_Read>
			(uint8_t) reg_address, I2C_MEMADD_SIZE_8BIT, val_pData, n_bytes,
			i2c_TIMEOUT);

}
 80009fc:	bf00      	nop
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	200000bc 	.word	0x200000bc

08000a08 <i2c_masterWrite>:

void i2c_masterWrite(uint8_t dev_address, uint8_t reg_address,
		uint8_t *val_pData) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af04      	add	r7, sp, #16
 8000a0e:	4603      	mov	r3, r0
 8000a10:	603a      	str	r2, [r7, #0]
 8000a12:	71fb      	strb	r3, [r7, #7]
 8000a14:	460b      	mov	r3, r1
 8000a16:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&I2CApiHandle, (uint16_t) dev_address,
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	b299      	uxth	r1, r3
 8000a1c:	79bb      	ldrb	r3, [r7, #6]
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	23c8      	movs	r3, #200	; 0xc8
 8000a22:	9302      	str	r3, [sp, #8]
 8000a24:	2301      	movs	r3, #1
 8000a26:	9301      	str	r3, [sp, #4]
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	4803      	ldr	r0, [pc, #12]	; (8000a3c <i2c_masterWrite+0x34>)
 8000a30:	f001 f84e 	bl	8001ad0 <HAL_I2C_Mem_Write>
			(uint8_t) reg_address, I2C_MEMADD_SIZE_8BIT, val_pData, 1,
			i2c_TIMEOUT);
}
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	200000bc 	.word	0x200000bc

08000a40 <uartinit>:
#define TO_UART_PDM	100

UART_HandleTypeDef UartHandle;


bool_t uartinit() {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
	// Configuramos los parametros del UART
	UartHandle.Instance = USART3;
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <uartinit+0x50>)
 8000a46:	4a13      	ldr	r2, [pc, #76]	; (8000a94 <uartinit+0x54>)
 8000a48:	601a      	str	r2, [r3, #0]
	UartHandle.Init.BaudRate = 9600;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <uartinit+0x50>)
 8000a4c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a50:	605a      	str	r2, [r3, #4]
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000a52:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <uartinit+0x50>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
	UartHandle.Init.StopBits = UART_STOPBITS_1;
 8000a58:	4b0d      	ldr	r3, [pc, #52]	; (8000a90 <uartinit+0x50>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
	UartHandle.Init.Parity = UART_PARITY_NONE;
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <uartinit+0x50>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
	UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a64:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <uartinit+0x50>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
	UartHandle.Init.Mode = UART_MODE_TX_RX;
 8000a6a:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <uartinit+0x50>)
 8000a6c:	220c      	movs	r2, #12
 8000a6e:	615a      	str	r2, [r3, #20]
	UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a70:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <uartinit+0x50>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(&UartHandle) != HAL_OK) {
 8000a76:	4806      	ldr	r0, [pc, #24]	; (8000a90 <uartinit+0x50>)
 8000a78:	f002 fd16 	bl	80034a8 <HAL_UART_Init>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d003      	beq.n	8000a8a <uartinit+0x4a>
		Error_Handler();
 8000a82:	f003 fbcf 	bl	8004224 <Error_Handler>
		return false;
 8000a86:	2300      	movs	r3, #0
 8000a88:	e000      	b.n	8000a8c <uartinit+0x4c>
	}
	return true;
 8000a8a:	2301      	movs	r3, #1
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20000110 	.word	0x20000110
 8000a94:	40004800 	.word	0x40004800

08000a98 <uartsendString>:

void uartsendString(uint8_t *pstring) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]

	// Verificación parametro pstring
	if(pstring==NULL)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d101      	bne.n	8000aaa <uartsendString+0x12>
	{
		Error_Handler();
 8000aa6:	f003 fbbd 	bl	8004224 <Error_Handler>
	}
	uint16_t pos = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	81fb      	strh	r3, [r7, #14]

	// Transmisión de los caracteres previo al caracter especial
	do {
		HAL_UART_Transmit(&UartHandle, &pstring[pos], 1, TO_UART_PDM);
 8000aae:	89fb      	ldrh	r3, [r7, #14]
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	18d1      	adds	r1, r2, r3
 8000ab4:	2364      	movs	r3, #100	; 0x64
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	480b      	ldr	r0, [pc, #44]	; (8000ae8 <uartsendString+0x50>)
 8000aba:	f002 fd42 	bl	8003542 <HAL_UART_Transmit>
		pos++;
 8000abe:	89fb      	ldrh	r3, [r7, #14]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	81fb      	strh	r3, [r7, #14]
	} while (*(pstring + pos) != '\0');
 8000ac4:	89fb      	ldrh	r3, [r7, #14]
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	4413      	add	r3, r2
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1ee      	bne.n	8000aae <uartsendString+0x16>

	// transmision del caracter especial \0
	HAL_UART_Transmit(&UartHandle, &pstring[pos], 1, TO_UART_PDM);
 8000ad0:	89fb      	ldrh	r3, [r7, #14]
 8000ad2:	687a      	ldr	r2, [r7, #4]
 8000ad4:	18d1      	adds	r1, r2, r3
 8000ad6:	2364      	movs	r3, #100	; 0x64
 8000ad8:	2201      	movs	r2, #1
 8000ada:	4803      	ldr	r0, [pc, #12]	; (8000ae8 <uartsendString+0x50>)
 8000adc:	f002 fd31 	bl	8003542 <HAL_UART_Transmit>
}
 8000ae0:	bf00      	nop
 8000ae2:	3710      	adds	r7, #16
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20000110 	.word	0x20000110

08000aec <uartSendStringSize>:

void uartSendStringSize(uint8_t *pstring, uint16_t size) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	460b      	mov	r3, r1
 8000af6:	807b      	strh	r3, [r7, #2]

	// Transmisión de los caracteres dependiendo del tamaño ingresado (size)
	HAL_UART_Transmit(&UartHandle, pstring, size, TO_UART_PDM);
 8000af8:	887a      	ldrh	r2, [r7, #2]
 8000afa:	2364      	movs	r3, #100	; 0x64
 8000afc:	6879      	ldr	r1, [r7, #4]
 8000afe:	4803      	ldr	r0, [pc, #12]	; (8000b0c <uartSendStringSize+0x20>)
 8000b00:	f002 fd1f 	bl	8003542 <HAL_UART_Transmit>
}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20000110 	.word	0x20000110

08000b10 <uartReceiveStringSize>:

// Aún no implementado
HAL_StatusTypeDef uartReceiveStringSize(uint8_t *pstring, uint16_t size) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	460b      	mov	r3, r1
 8000b1a:	807b      	strh	r3, [r7, #2]
	return HAL_UART_Receive(&UartHandle, pstring, size, TO_UART_PDM);
 8000b1c:	887a      	ldrh	r2, [r7, #2]
 8000b1e:	2364      	movs	r3, #100	; 0x64
 8000b20:	6879      	ldr	r1, [r7, #4]
 8000b22:	4804      	ldr	r0, [pc, #16]	; (8000b34 <uartReceiveStringSize+0x24>)
 8000b24:	f002 fd9f 	bl	8003666 <HAL_UART_Receive>
 8000b28:	4603      	mov	r3, r0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000110 	.word	0x20000110

08000b38 <adxl345_init>:
 * @param reg_address	Register to update
 * @param val_reg		Unsigned 8 bit value to write
 */
static void adxl345_setValReg(adxl345_reg reg_address, valReg_type val_reg);

bool_t adxl345_init() {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
	uint8_t id_val = 0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	73fb      	strb	r3, [r7, #15]

	if (i2c_checkDevice(ADXL345)) {
 8000b42:	20a6      	movs	r0, #166	; 0xa6
 8000b44:	f7ff ff24 	bl	8000990 <i2c_checkDevice>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <adxl345_init+0x1e>
		id_val = adxl345_getID();
 8000b4e:	f000 f833 	bl	8000bb8 <adxl345_getID>
 8000b52:	4603      	mov	r3, r0
 8000b54:	73fb      	strb	r3, [r7, #15]
	}

	if (id_val != ADXL345_DEVID) {
 8000b56:	7bfb      	ldrb	r3, [r7, #15]
 8000b58:	2be5      	cmp	r3, #229	; 0xe5
 8000b5a:	d001      	beq.n	8000b60 <adxl345_init+0x28>
		return false;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	e024      	b.n	8000baa <adxl345_init+0x72>
	}

	adxl345_sensor = (adxl345_d ) { .devId = id_val, .acc_On = false, .g_Range =
 8000b60:	4a14      	ldr	r2, [pc, #80]	; (8000bb4 <adxl345_init+0x7c>)
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
 8000b64:	7013      	strb	r3, [r2, #0]
 8000b66:	4b13      	ldr	r3, [pc, #76]	; (8000bb4 <adxl345_init+0x7c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	705a      	strb	r2, [r3, #1]
 8000b6c:	4b11      	ldr	r3, [pc, #68]	; (8000bb4 <adxl345_init+0x7c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	709a      	strb	r2, [r3, #2]
 8000b72:	4b10      	ldr	r3, [pc, #64]	; (8000bb4 <adxl345_init+0x7c>)
 8000b74:	2208      	movs	r2, #8
 8000b76:	70da      	strb	r2, [r3, #3]
 8000b78:	4b0e      	ldr	r3, [pc, #56]	; (8000bb4 <adxl345_init+0x7c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	809a      	strh	r2, [r3, #4]
 8000b7e:	4b0d      	ldr	r3, [pc, #52]	; (8000bb4 <adxl345_init+0x7c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	80da      	strh	r2, [r3, #6]
 8000b84:	4b0b      	ldr	r3, [pc, #44]	; (8000bb4 <adxl345_init+0x7c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	811a      	strh	r2, [r3, #8]
					gRange_2g, .data_Rate = Data_Rate_0025_00_Hz, .val_x = 0,
					.val_y = 0, .val_z = 0, };
	adxl345_Enable(adxl345_sensor.acc_On);
 8000b8a:	4b0a      	ldr	r3, [pc, #40]	; (8000bb4 <adxl345_init+0x7c>)
 8000b8c:	785b      	ldrb	r3, [r3, #1]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 f822 	bl	8000bd8 <adxl345_Enable>
	adxl345_setRange(adxl345_sensor.g_Range);
 8000b94:	4b07      	ldr	r3, [pc, #28]	; (8000bb4 <adxl345_init+0x7c>)
 8000b96:	789b      	ldrb	r3, [r3, #2]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f000 f873 	bl	8000c84 <adxl345_setRange>
	adxl345_setRate(adxl345_sensor.data_Rate);
 8000b9e:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <adxl345_init+0x7c>)
 8000ba0:	78db      	ldrb	r3, [r3, #3]
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f000 f8a2 	bl	8000cec <adxl345_setRate>

	return true;
 8000ba8:	2301      	movs	r3, #1

}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3710      	adds	r7, #16
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000154 	.word	0x20000154

08000bb8 <adxl345_getID>:

uint8_t adxl345_getID() {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
	uint8_t val_address = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	71fb      	strb	r3, [r7, #7]

	i2c_masterRead(ADXL345, address_DEVID, &val_address, 1);
 8000bc2:	1dfa      	adds	r2, r7, #7
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	20a6      	movs	r0, #166	; 0xa6
 8000bca:	f7ff fefd 	bl	80009c8 <i2c_masterRead>

	return val_address;
 8000bce:	79fb      	ldrb	r3, [r7, #7]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <adxl345_Enable>:

void adxl345_Enable(bool_t state_pwr) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]
	uint8_t aux_wkUP = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	73fb      	strb	r3, [r7, #15]

	aux_wkUP = adxl345_getValReg(address_POWER_CTL);
 8000be6:	202d      	movs	r0, #45	; 0x2d
 8000be8:	f000 f817 	bl	8000c1a <adxl345_getValReg>
 8000bec:	4603      	mov	r3, r0
 8000bee:	73fb      	strb	r3, [r7, #15]
	if (state_pwr) {
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d004      	beq.n	8000c00 <adxl345_Enable+0x28>
		aux_wkUP = aux_wkUP | WK_UP_BYTE;
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	f043 0308 	orr.w	r3, r3, #8
 8000bfc:	73fb      	strb	r3, [r7, #15]
 8000bfe:	e003      	b.n	8000c08 <adxl345_Enable+0x30>
	} else {
		aux_wkUP = aux_wkUP & ~WK_UP_BYTE;
 8000c00:	7bfb      	ldrb	r3, [r7, #15]
 8000c02:	f023 0308 	bic.w	r3, r3, #8
 8000c06:	73fb      	strb	r3, [r7, #15]
	}
	adxl345_setValReg(address_POWER_CTL, aux_wkUP);
 8000c08:	7bfb      	ldrb	r3, [r7, #15]
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	202d      	movs	r0, #45	; 0x2d
 8000c0e:	f000 f817 	bl	8000c40 <adxl345_setValReg>
}
 8000c12:	bf00      	nop
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <adxl345_getValReg>:

static uint8_t adxl345_getValReg(adxl345_reg reg_address) {
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	4603      	mov	r3, r0
 8000c22:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_vreg = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	73fb      	strb	r3, [r7, #15]

	i2c_masterRead(ADXL345, reg_address, &temp_vreg, 1);
 8000c28:	f107 020f 	add.w	r2, r7, #15
 8000c2c:	79f9      	ldrb	r1, [r7, #7]
 8000c2e:	2301      	movs	r3, #1
 8000c30:	20a6      	movs	r0, #166	; 0xa6
 8000c32:	f7ff fec9 	bl	80009c8 <i2c_masterRead>

	return temp_vreg;
 8000c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3710      	adds	r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <adxl345_setValReg>:

static void adxl345_setValReg(adxl345_reg reg_address, valReg_type val_reg) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	460a      	mov	r2, r1
 8000c4a:	71fb      	strb	r3, [r7, #7]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	71bb      	strb	r3, [r7, #6]
	i2c_masterWrite(ADXL345, reg_address, &val_reg);
 8000c50:	1dba      	adds	r2, r7, #6
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	4619      	mov	r1, r3
 8000c56:	20a6      	movs	r0, #166	; 0xa6
 8000c58:	f7ff fed6 	bl	8000a08 <i2c_masterWrite>
}
 8000c5c:	bf00      	nop
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <adxl345_getRange>:

uint8_t adxl345_getRange() {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
	uint8_t val_reg = 0;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	71fb      	strb	r3, [r7, #7]

	val_reg = adxl345_getValReg(address_DATA_FORMAT);
 8000c6e:	2031      	movs	r0, #49	; 0x31
 8000c70:	f7ff ffd3 	bl	8000c1a <adxl345_getValReg>
 8000c74:	4603      	mov	r3, r0
 8000c76:	71fb      	strb	r3, [r7, #7]

	return val_reg;
 8000c78:	79fb      	ldrb	r3, [r7, #7]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
	...

08000c84 <adxl345_setRange>:

void adxl345_setRange(adxl345_ranges range) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
	uint8_t val_reg = 0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	73fb      	strb	r3, [r7, #15]
	adxl345_sensor.g_Range = range;
 8000c92:	4a0d      	ldr	r2, [pc, #52]	; (8000cc8 <adxl345_setRange+0x44>)
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	7093      	strb	r3, [r2, #2]
	val_reg = adxl345_getRange();
 8000c98:	f7ff ffe4 	bl	8000c64 <adxl345_getRange>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	73fb      	strb	r3, [r7, #15]
	val_reg = (val_reg & 0b11111100) | adxl345_sensor.g_Range;
 8000ca0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca4:	f023 0303 	bic.w	r3, r3, #3
 8000ca8:	b25a      	sxtb	r2, r3
 8000caa:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <adxl345_setRange+0x44>)
 8000cac:	789b      	ldrb	r3, [r3, #2]
 8000cae:	b25b      	sxtb	r3, r3
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	b25b      	sxtb	r3, r3
 8000cb4:	73fb      	strb	r3, [r7, #15]
	adxl345_setValReg(address_DATA_FORMAT, val_reg);
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	2031      	movs	r0, #49	; 0x31
 8000cbc:	f7ff ffc0 	bl	8000c40 <adxl345_setValReg>
}
 8000cc0:	bf00      	nop
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	20000154 	.word	0x20000154

08000ccc <adxl345_getRate>:

uint8_t adxl345_getRate() {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
	uint8_t val_reg = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	71fb      	strb	r3, [r7, #7]
	val_reg = adxl345_getValReg(address_BW_RATE);
 8000cd6:	202c      	movs	r0, #44	; 0x2c
 8000cd8:	f7ff ff9f 	bl	8000c1a <adxl345_getValReg>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	71fb      	strb	r3, [r7, #7]
	return val_reg;
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <adxl345_setRate>:

void adxl345_setRate(adxl345_rates rate) {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71fb      	strb	r3, [r7, #7]
	uint8_t val_reg = 0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	73fb      	strb	r3, [r7, #15]

	adxl345_sensor.data_Rate = rate;
 8000cfa:	4a08      	ldr	r2, [pc, #32]	; (8000d1c <adxl345_setRate+0x30>)
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	70d3      	strb	r3, [r2, #3]
	val_reg = LOW_POWER_BIT << 4 | adxl345_sensor.data_Rate;
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <adxl345_setRate+0x30>)
 8000d02:	78db      	ldrb	r3, [r3, #3]
 8000d04:	73fb      	strb	r3, [r7, #15]
	i2c_masterWrite(ADXL345, address_BW_RATE, &val_reg);
 8000d06:	f107 030f 	add.w	r3, r7, #15
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	212c      	movs	r1, #44	; 0x2c
 8000d0e:	20a6      	movs	r0, #166	; 0xa6
 8000d10:	f7ff fe7a 	bl	8000a08 <i2c_masterWrite>

}
 8000d14:	bf00      	nop
 8000d16:	3710      	adds	r7, #16
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20000154 	.word	0x20000154

08000d20 <adxl345_getVals>:

void adxl345_getVals(int16_t *x, int16_t *y, int16_t *z) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
	uint8_t x_buffer[2] = { 0 };
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	83bb      	strh	r3, [r7, #28]
	uint8_t y_buffer[2] = { 0 };
 8000d30:	2300      	movs	r3, #0
 8000d32:	833b      	strh	r3, [r7, #24]
	uint8_t z_buffer[2] = { 0 };
 8000d34:	2300      	movs	r3, #0
 8000d36:	82bb      	strh	r3, [r7, #20]

	if (!adxl345_sensor.acc_On) {
 8000d38:	4b1e      	ldr	r3, [pc, #120]	; (8000db4 <adxl345_getVals+0x94>)
 8000d3a:	785b      	ldrb	r3, [r3, #1]
 8000d3c:	f083 0301 	eor.w	r3, r3, #1
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d002      	beq.n	8000d4c <adxl345_getVals+0x2c>
		adxl345_Enable(true);
 8000d46:	2001      	movs	r0, #1
 8000d48:	f7ff ff46 	bl	8000bd8 <adxl345_Enable>
	}

	i2c_masterRead(ADXL345, address_DATAX0, x_buffer, 2);
 8000d4c:	f107 021c 	add.w	r2, r7, #28
 8000d50:	2302      	movs	r3, #2
 8000d52:	2132      	movs	r1, #50	; 0x32
 8000d54:	20a6      	movs	r0, #166	; 0xa6
 8000d56:	f7ff fe37 	bl	80009c8 <i2c_masterRead>
	i2c_masterRead(ADXL345, address_DATAY0, y_buffer, 2);
 8000d5a:	f107 0218 	add.w	r2, r7, #24
 8000d5e:	2302      	movs	r3, #2
 8000d60:	2134      	movs	r1, #52	; 0x34
 8000d62:	20a6      	movs	r0, #166	; 0xa6
 8000d64:	f7ff fe30 	bl	80009c8 <i2c_masterRead>
	i2c_masterRead(ADXL345, address_DATAZ0, z_buffer, 2);
 8000d68:	f107 0214 	add.w	r2, r7, #20
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	2136      	movs	r1, #54	; 0x36
 8000d70:	20a6      	movs	r0, #166	; 0xa6
 8000d72:	f7ff fe29 	bl	80009c8 <i2c_masterRead>

	*x = x_buffer[1] << 8 | x_buffer[0];
 8000d76:	7f7b      	ldrb	r3, [r7, #29]
 8000d78:	021b      	lsls	r3, r3, #8
 8000d7a:	b21a      	sxth	r2, r3
 8000d7c:	7f3b      	ldrb	r3, [r7, #28]
 8000d7e:	b21b      	sxth	r3, r3
 8000d80:	4313      	orrs	r3, r2
 8000d82:	b21a      	sxth	r2, r3
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	801a      	strh	r2, [r3, #0]
	*y = y_buffer[1] << 8 | y_buffer[0];
 8000d88:	7e7b      	ldrb	r3, [r7, #25]
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	b21a      	sxth	r2, r3
 8000d8e:	7e3b      	ldrb	r3, [r7, #24]
 8000d90:	b21b      	sxth	r3, r3
 8000d92:	4313      	orrs	r3, r2
 8000d94:	b21a      	sxth	r2, r3
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	801a      	strh	r2, [r3, #0]
	*z = z_buffer[1] << 8 | z_buffer[0];
 8000d9a:	7d7b      	ldrb	r3, [r7, #21]
 8000d9c:	021b      	lsls	r3, r3, #8
 8000d9e:	b21a      	sxth	r2, r3
 8000da0:	7d3b      	ldrb	r3, [r7, #20]
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	4313      	orrs	r3, r2
 8000da6:	b21a      	sxth	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	801a      	strh	r2, [r3, #0]

}
 8000dac:	bf00      	nop
 8000dae:	3720      	adds	r7, #32
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000154 	.word	0x20000154

08000db8 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08a      	sub	sp, #40	; 0x28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d10e      	bne.n	8000de6 <BSP_LED_Init+0x2e>
 8000dc8:	2300      	movs	r3, #0
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	4b1f      	ldr	r3, [pc, #124]	; (8000e4c <BSP_LED_Init+0x94>)
 8000dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd0:	4a1e      	ldr	r2, [pc, #120]	; (8000e4c <BSP_LED_Init+0x94>)
 8000dd2:	f043 0302 	orr.w	r3, r3, #2
 8000dd6:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd8:	4b1c      	ldr	r3, [pc, #112]	; (8000e4c <BSP_LED_Init+0x94>)
 8000dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ddc:	f003 0302 	and.w	r3, r3, #2
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	e00d      	b.n	8000e02 <BSP_LED_Init+0x4a>
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b18      	ldr	r3, [pc, #96]	; (8000e4c <BSP_LED_Init+0x94>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	4a17      	ldr	r2, [pc, #92]	; (8000e4c <BSP_LED_Init+0x94>)
 8000df0:	f043 0302 	orr.w	r3, r3, #2
 8000df4:	6313      	str	r3, [r2, #48]	; 0x30
 8000df6:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <BSP_LED_Init+0x94>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f003 0302 	and.w	r3, r3, #2
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	4a12      	ldr	r2, [pc, #72]	; (8000e50 <BSP_LED_Init+0x98>)
 8000e06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000e14:	2302      	movs	r3, #2
 8000e16:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	4a0e      	ldr	r2, [pc, #56]	; (8000e54 <BSP_LED_Init+0x9c>)
 8000e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e20:	f107 0214 	add.w	r2, r7, #20
 8000e24:	4611      	mov	r1, r2
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 fb0c 	bl	8001444 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	4a09      	ldr	r2, [pc, #36]	; (8000e54 <BSP_LED_Init+0x9c>)
 8000e30:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	4a06      	ldr	r2, [pc, #24]	; (8000e50 <BSP_LED_Init+0x98>)
 8000e38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	4619      	mov	r1, r3
 8000e40:	f000 fcc4 	bl	80017cc <HAL_GPIO_WritePin>
}
 8000e44:	bf00      	nop
 8000e46:	3728      	adds	r7, #40	; 0x28
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40023800 	.word	0x40023800
 8000e50:	08004ca8 	.word	0x08004ca8
 8000e54:	20000000 	.word	0x20000000

08000e58 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	4a07      	ldr	r2, [pc, #28]	; (8000e84 <BSP_LED_On+0x2c>)
 8000e66:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	4a06      	ldr	r2, [pc, #24]	; (8000e88 <BSP_LED_On+0x30>)
 8000e6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e72:	2201      	movs	r2, #1
 8000e74:	4619      	mov	r1, r3
 8000e76:	f000 fca9 	bl	80017cc <HAL_GPIO_WritePin>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000000 	.word	0x20000000
 8000e88:	08004ca8 	.word	0x08004ca8

08000e8c <BSP_LED_Off>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	4a07      	ldr	r2, [pc, #28]	; (8000eb8 <BSP_LED_Off+0x2c>)
 8000e9a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	4a06      	ldr	r2, [pc, #24]	; (8000ebc <BSP_LED_Off+0x30>)
 8000ea2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	f000 fc8f 	bl	80017cc <HAL_GPIO_WritePin>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000000 	.word	0x20000000
 8000ebc:	08004ca8 	.word	0x08004ca8

08000ec0 <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	4a07      	ldr	r2, [pc, #28]	; (8000eec <BSP_LED_Toggle+0x2c>)
 8000ece:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	4906      	ldr	r1, [pc, #24]	; (8000ef0 <BSP_LED_Toggle+0x30>)
 8000ed6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000eda:	4619      	mov	r1, r3
 8000edc:	4610      	mov	r0, r2
 8000ede:	f000 fc8e 	bl	80017fe <HAL_GPIO_TogglePin>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000000 	.word	0x20000000
 8000ef0:	08004ca8 	.word	0x08004ca8

08000ef4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b088      	sub	sp, #32
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	460a      	mov	r2, r1
 8000efe:	71fb      	strb	r3, [r7, #7]
 8000f00:	4613      	mov	r3, r2
 8000f02:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8000f04:	2300      	movs	r3, #0
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	4b23      	ldr	r3, [pc, #140]	; (8000f98 <BSP_PB_Init+0xa4>)
 8000f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0c:	4a22      	ldr	r2, [pc, #136]	; (8000f98 <BSP_PB_Init+0xa4>)
 8000f0e:	f043 0304 	orr.w	r3, r3, #4
 8000f12:	6313      	str	r3, [r2, #48]	; 0x30
 8000f14:	4b20      	ldr	r3, [pc, #128]	; (8000f98 <BSP_PB_Init+0xa4>)
 8000f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f18:	f003 0304 	and.w	r3, r3, #4
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8000f20:	79bb      	ldrb	r3, [r7, #6]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d112      	bne.n	8000f4c <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000f26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f2a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f30:	2302      	movs	r3, #2
 8000f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000f34:	2302      	movs	r3, #2
 8000f36:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	4a18      	ldr	r2, [pc, #96]	; (8000f9c <BSP_PB_Init+0xa8>)
 8000f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f40:	f107 020c 	add.w	r2, r7, #12
 8000f44:	4611      	mov	r1, r2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fa7c 	bl	8001444 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8000f4c:	79bb      	ldrb	r3, [r7, #6]
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d11d      	bne.n	8000f8e <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000f52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f56:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8000f5c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f60:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <BSP_PB_Init+0xa8>)
 8000f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6a:	f107 020c 	add.w	r2, r7, #12
 8000f6e:	4611      	mov	r1, r2
 8000f70:	4618      	mov	r0, r3
 8000f72:	f000 fa67 	bl	8001444 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000f76:	2328      	movs	r3, #40	; 0x28
 8000f78:	b25b      	sxtb	r3, r3
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	210f      	movs	r1, #15
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 fa29 	bl	80013d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8000f84:	2328      	movs	r3, #40	; 0x28
 8000f86:	b25b      	sxtb	r3, r3
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f000 fa40 	bl	800140e <HAL_NVIC_EnableIRQ>
  }
}
 8000f8e:	bf00      	nop
 8000f90:	3720      	adds	r7, #32
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	2000000c 	.word	0x2000000c

08000fa0 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <BSP_PB_GetState+0x28>)
 8000fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fb6:	4611      	mov	r1, r2
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 fbef 	bl	800179c <HAL_GPIO_ReadPin>
 8000fbe:	4603      	mov	r3, r0
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	2000000c 	.word	0x2000000c

08000fcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fd0:	4b16      	ldr	r3, [pc, #88]	; (800102c <SystemInit+0x60>)
 8000fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fd6:	4a15      	ldr	r2, [pc, #84]	; (800102c <SystemInit+0x60>)
 8000fd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000fe0:	4b13      	ldr	r3, [pc, #76]	; (8001030 <SystemInit+0x64>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a12      	ldr	r2, [pc, #72]	; (8001030 <SystemInit+0x64>)
 8000fe6:	f043 0301 	orr.w	r3, r3, #1
 8000fea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fec:	4b10      	ldr	r3, [pc, #64]	; (8001030 <SystemInit+0x64>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000ff2:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <SystemInit+0x64>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a0e      	ldr	r2, [pc, #56]	; (8001030 <SystemInit+0x64>)
 8000ff8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ffc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001000:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <SystemInit+0x64>)
 8001004:	4a0b      	ldr	r2, [pc, #44]	; (8001034 <SystemInit+0x68>)
 8001006:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001008:	4b09      	ldr	r3, [pc, #36]	; (8001030 <SystemInit+0x64>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a08      	ldr	r2, [pc, #32]	; (8001030 <SystemInit+0x64>)
 800100e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001012:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001014:	4b06      	ldr	r3, [pc, #24]	; (8001030 <SystemInit+0x64>)
 8001016:	2200      	movs	r2, #0
 8001018:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800101a:	4b04      	ldr	r3, [pc, #16]	; (800102c <SystemInit+0x60>)
 800101c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001020:	609a      	str	r2, [r3, #8]
#endif
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	e000ed00 	.word	0xe000ed00
 8001030:	40023800 	.word	0x40023800
 8001034:	24003010 	.word	0x24003010

08001038 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800104a:	e7fe      	b.n	800104a <HardFault_Handler+0x4>

0800104c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001050:	e7fe      	b.n	8001050 <MemManage_Handler+0x4>

08001052 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001056:	e7fe      	b.n	8001056 <BusFault_Handler+0x4>

08001058 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800105c:	e7fe      	b.n	800105c <UsageFault_Handler+0x4>

0800105e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr

0800107a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
    HAL_IncTick();
 800108c:	f000 f884 	bl	8001198 <HAL_IncTick>
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800109c:	4a14      	ldr	r2, [pc, #80]	; (80010f0 <_sbrk+0x5c>)
 800109e:	4b15      	ldr	r3, [pc, #84]	; (80010f4 <_sbrk+0x60>)
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a8:	4b13      	ldr	r3, [pc, #76]	; (80010f8 <_sbrk+0x64>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d102      	bne.n	80010b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010b0:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <_sbrk+0x64>)
 80010b2:	4a12      	ldr	r2, [pc, #72]	; (80010fc <_sbrk+0x68>)
 80010b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010b6:	4b10      	ldr	r3, [pc, #64]	; (80010f8 <_sbrk+0x64>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4413      	add	r3, r2
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d207      	bcs.n	80010d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010c4:	f003 f8e0 	bl	8004288 <__errno>
 80010c8:	4603      	mov	r3, r0
 80010ca:	220c      	movs	r2, #12
 80010cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010d2:	e009      	b.n	80010e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010d4:	4b08      	ldr	r3, [pc, #32]	; (80010f8 <_sbrk+0x64>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010da:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <_sbrk+0x64>)
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4413      	add	r3, r2
 80010e2:	4a05      	ldr	r2, [pc, #20]	; (80010f8 <_sbrk+0x64>)
 80010e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010e6:	68fb      	ldr	r3, [r7, #12]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20030000 	.word	0x20030000
 80010f4:	00000400 	.word	0x00000400
 80010f8:	20000160 	.word	0x20000160
 80010fc:	20000998 	.word	0x20000998

08001100 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001104:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <HAL_Init+0x34>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a0a      	ldr	r2, [pc, #40]	; (8001134 <HAL_Init+0x34>)
 800110a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800110e:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001110:	4b08      	ldr	r3, [pc, #32]	; (8001134 <HAL_Init+0x34>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a07      	ldr	r2, [pc, #28]	; (8001134 <HAL_Init+0x34>)
 8001116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800111a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800111c:	2003      	movs	r0, #3
 800111e:	f000 f94f 	bl	80013c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001122:	200f      	movs	r0, #15
 8001124:	f000 f808 	bl	8001138 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001128:	f001 fcce 	bl	8002ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40023c00 	.word	0x40023c00

08001138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <HAL_InitTick+0x54>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b12      	ldr	r3, [pc, #72]	; (8001190 <HAL_InitTick+0x58>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001152:	fbb2 f3f3 	udiv	r3, r2, r3
 8001156:	4618      	mov	r0, r3
 8001158:	f000 f967 	bl	800142a <HAL_SYSTICK_Config>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e00e      	b.n	8001184 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2b0f      	cmp	r3, #15
 800116a:	d80a      	bhi.n	8001182 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800116c:	2200      	movs	r2, #0
 800116e:	6879      	ldr	r1, [r7, #4]
 8001170:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001174:	f000 f92f 	bl	80013d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001178:	4a06      	ldr	r2, [pc, #24]	; (8001194 <HAL_InitTick+0x5c>)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800117e:	2300      	movs	r3, #0
 8001180:	e000      	b.n	8001184 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
}
 8001184:	4618      	mov	r0, r3
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000010 	.word	0x20000010
 8001190:	20000018 	.word	0x20000018
 8001194:	20000014 	.word	0x20000014

08001198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <HAL_IncTick+0x20>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <HAL_IncTick+0x24>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4413      	add	r3, r2
 80011a8:	4a04      	ldr	r2, [pc, #16]	; (80011bc <HAL_IncTick+0x24>)
 80011aa:	6013      	str	r3, [r2, #0]
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	20000018 	.word	0x20000018
 80011bc:	20000164 	.word	0x20000164

080011c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return uwTick;
 80011c4:	4b03      	ldr	r3, [pc, #12]	; (80011d4 <HAL_GetTick+0x14>)
 80011c6:	681b      	ldr	r3, [r3, #0]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	20000164 	.word	0x20000164

080011d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011e0:	f7ff ffee 	bl	80011c0 <HAL_GetTick>
 80011e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011f0:	d005      	beq.n	80011fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011f2:	4b0a      	ldr	r3, [pc, #40]	; (800121c <HAL_Delay+0x44>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	461a      	mov	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4413      	add	r3, r2
 80011fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011fe:	bf00      	nop
 8001200:	f7ff ffde 	bl	80011c0 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	68fa      	ldr	r2, [r7, #12]
 800120c:	429a      	cmp	r2, r3
 800120e:	d8f7      	bhi.n	8001200 <HAL_Delay+0x28>
  {
  }
}
 8001210:	bf00      	nop
 8001212:	bf00      	nop
 8001214:	3710      	adds	r7, #16
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000018 	.word	0x20000018

08001220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001230:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <__NVIC_SetPriorityGrouping+0x44>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001236:	68ba      	ldr	r2, [r7, #8]
 8001238:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800123c:	4013      	ands	r3, r2
 800123e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001248:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800124c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001252:	4a04      	ldr	r2, [pc, #16]	; (8001264 <__NVIC_SetPriorityGrouping+0x44>)
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	60d3      	str	r3, [r2, #12]
}
 8001258:	bf00      	nop
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800126c:	4b04      	ldr	r3, [pc, #16]	; (8001280 <__NVIC_GetPriorityGrouping+0x18>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	0a1b      	lsrs	r3, r3, #8
 8001272:	f003 0307 	and.w	r3, r3, #7
}
 8001276:	4618      	mov	r0, r3
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800128e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001292:	2b00      	cmp	r3, #0
 8001294:	db0b      	blt.n	80012ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	f003 021f 	and.w	r2, r3, #31
 800129c:	4907      	ldr	r1, [pc, #28]	; (80012bc <__NVIC_EnableIRQ+0x38>)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	095b      	lsrs	r3, r3, #5
 80012a4:	2001      	movs	r0, #1
 80012a6:	fa00 f202 	lsl.w	r2, r0, r2
 80012aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	e000e100 	.word	0xe000e100

080012c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	6039      	str	r1, [r7, #0]
 80012ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	db0a      	blt.n	80012ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	490c      	ldr	r1, [pc, #48]	; (800130c <__NVIC_SetPriority+0x4c>)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	0112      	lsls	r2, r2, #4
 80012e0:	b2d2      	uxtb	r2, r2
 80012e2:	440b      	add	r3, r1
 80012e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012e8:	e00a      	b.n	8001300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	b2da      	uxtb	r2, r3
 80012ee:	4908      	ldr	r1, [pc, #32]	; (8001310 <__NVIC_SetPriority+0x50>)
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	3b04      	subs	r3, #4
 80012f8:	0112      	lsls	r2, r2, #4
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	440b      	add	r3, r1
 80012fe:	761a      	strb	r2, [r3, #24]
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	e000e100 	.word	0xe000e100
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001314:	b480      	push	{r7}
 8001316:	b089      	sub	sp, #36	; 0x24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	f1c3 0307 	rsb	r3, r3, #7
 800132e:	2b04      	cmp	r3, #4
 8001330:	bf28      	it	cs
 8001332:	2304      	movcs	r3, #4
 8001334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	3304      	adds	r3, #4
 800133a:	2b06      	cmp	r3, #6
 800133c:	d902      	bls.n	8001344 <NVIC_EncodePriority+0x30>
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3b03      	subs	r3, #3
 8001342:	e000      	b.n	8001346 <NVIC_EncodePriority+0x32>
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001348:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	43da      	mvns	r2, r3
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	401a      	ands	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800135c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	fa01 f303 	lsl.w	r3, r1, r3
 8001366:	43d9      	mvns	r1, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800136c:	4313      	orrs	r3, r2
         );
}
 800136e:	4618      	mov	r0, r3
 8001370:	3724      	adds	r7, #36	; 0x24
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
	...

0800137c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3b01      	subs	r3, #1
 8001388:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800138c:	d301      	bcc.n	8001392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800138e:	2301      	movs	r3, #1
 8001390:	e00f      	b.n	80013b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001392:	4a0a      	ldr	r2, [pc, #40]	; (80013bc <SysTick_Config+0x40>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3b01      	subs	r3, #1
 8001398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800139a:	210f      	movs	r1, #15
 800139c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80013a0:	f7ff ff8e 	bl	80012c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <SysTick_Config+0x40>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013aa:	4b04      	ldr	r3, [pc, #16]	; (80013bc <SysTick_Config+0x40>)
 80013ac:	2207      	movs	r2, #7
 80013ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	e000e010 	.word	0xe000e010

080013c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff29 	bl	8001220 <__NVIC_SetPriorityGrouping>
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b086      	sub	sp, #24
 80013da:	af00      	add	r7, sp, #0
 80013dc:	4603      	mov	r3, r0
 80013de:	60b9      	str	r1, [r7, #8]
 80013e0:	607a      	str	r2, [r7, #4]
 80013e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013e8:	f7ff ff3e 	bl	8001268 <__NVIC_GetPriorityGrouping>
 80013ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	68b9      	ldr	r1, [r7, #8]
 80013f2:	6978      	ldr	r0, [r7, #20]
 80013f4:	f7ff ff8e 	bl	8001314 <NVIC_EncodePriority>
 80013f8:	4602      	mov	r2, r0
 80013fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fe:	4611      	mov	r1, r2
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff5d 	bl	80012c0 <__NVIC_SetPriority>
}
 8001406:	bf00      	nop
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	4603      	mov	r3, r0
 8001416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff31 	bl	8001284 <__NVIC_EnableIRQ>
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ffa2 	bl	800137c <SysTick_Config>
 8001438:	4603      	mov	r3, r0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001444:	b480      	push	{r7}
 8001446:	b089      	sub	sp, #36	; 0x24
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
 800145e:	e177      	b.n	8001750 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001460:	2201      	movs	r2, #1
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	4013      	ands	r3, r2
 8001472:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	429a      	cmp	r2, r3
 800147a:	f040 8166 	bne.w	800174a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 0303 	and.w	r3, r3, #3
 8001486:	2b01      	cmp	r3, #1
 8001488:	d005      	beq.n	8001496 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001492:	2b02      	cmp	r3, #2
 8001494:	d130      	bne.n	80014f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	2203      	movs	r2, #3
 80014a2:	fa02 f303 	lsl.w	r3, r2, r3
 80014a6:	43db      	mvns	r3, r3
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	4013      	ands	r3, r2
 80014ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	68da      	ldr	r2, [r3, #12]
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	4313      	orrs	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014cc:	2201      	movs	r2, #1
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	4013      	ands	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	091b      	lsrs	r3, r3, #4
 80014e2:	f003 0201 	and.w	r2, r3, #1
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 0303 	and.w	r3, r3, #3
 8001500:	2b03      	cmp	r3, #3
 8001502:	d017      	beq.n	8001534 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	2203      	movs	r2, #3
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	43db      	mvns	r3, r3
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	4013      	ands	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	689a      	ldr	r2, [r3, #8]
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	4313      	orrs	r3, r2
 800152c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d123      	bne.n	8001588 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	08da      	lsrs	r2, r3, #3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3208      	adds	r2, #8
 8001548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800154c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	f003 0307 	and.w	r3, r3, #7
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	220f      	movs	r2, #15
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	4013      	ands	r3, r2
 8001562:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	691a      	ldr	r2, [r3, #16]
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f003 0307 	and.w	r3, r3, #7
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	08da      	lsrs	r2, r3, #3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	3208      	adds	r2, #8
 8001582:	69b9      	ldr	r1, [r7, #24]
 8001584:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	2203      	movs	r2, #3
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43db      	mvns	r3, r3
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	4013      	ands	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 0203 	and.w	r2, r3, #3
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	f000 80c0 	beq.w	800174a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	4b66      	ldr	r3, [pc, #408]	; (8001768 <HAL_GPIO_Init+0x324>)
 80015d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d2:	4a65      	ldr	r2, [pc, #404]	; (8001768 <HAL_GPIO_Init+0x324>)
 80015d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015d8:	6453      	str	r3, [r2, #68]	; 0x44
 80015da:	4b63      	ldr	r3, [pc, #396]	; (8001768 <HAL_GPIO_Init+0x324>)
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015e6:	4a61      	ldr	r2, [pc, #388]	; (800176c <HAL_GPIO_Init+0x328>)
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	089b      	lsrs	r3, r3, #2
 80015ec:	3302      	adds	r3, #2
 80015ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	f003 0303 	and.w	r3, r3, #3
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	220f      	movs	r2, #15
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43db      	mvns	r3, r3
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4013      	ands	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a58      	ldr	r2, [pc, #352]	; (8001770 <HAL_GPIO_Init+0x32c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d037      	beq.n	8001682 <HAL_GPIO_Init+0x23e>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a57      	ldr	r2, [pc, #348]	; (8001774 <HAL_GPIO_Init+0x330>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d031      	beq.n	800167e <HAL_GPIO_Init+0x23a>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a56      	ldr	r2, [pc, #344]	; (8001778 <HAL_GPIO_Init+0x334>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d02b      	beq.n	800167a <HAL_GPIO_Init+0x236>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a55      	ldr	r2, [pc, #340]	; (800177c <HAL_GPIO_Init+0x338>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d025      	beq.n	8001676 <HAL_GPIO_Init+0x232>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a54      	ldr	r2, [pc, #336]	; (8001780 <HAL_GPIO_Init+0x33c>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d01f      	beq.n	8001672 <HAL_GPIO_Init+0x22e>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a53      	ldr	r2, [pc, #332]	; (8001784 <HAL_GPIO_Init+0x340>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d019      	beq.n	800166e <HAL_GPIO_Init+0x22a>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a52      	ldr	r2, [pc, #328]	; (8001788 <HAL_GPIO_Init+0x344>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d013      	beq.n	800166a <HAL_GPIO_Init+0x226>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a51      	ldr	r2, [pc, #324]	; (800178c <HAL_GPIO_Init+0x348>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d00d      	beq.n	8001666 <HAL_GPIO_Init+0x222>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a50      	ldr	r2, [pc, #320]	; (8001790 <HAL_GPIO_Init+0x34c>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d007      	beq.n	8001662 <HAL_GPIO_Init+0x21e>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a4f      	ldr	r2, [pc, #316]	; (8001794 <HAL_GPIO_Init+0x350>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d101      	bne.n	800165e <HAL_GPIO_Init+0x21a>
 800165a:	2309      	movs	r3, #9
 800165c:	e012      	b.n	8001684 <HAL_GPIO_Init+0x240>
 800165e:	230a      	movs	r3, #10
 8001660:	e010      	b.n	8001684 <HAL_GPIO_Init+0x240>
 8001662:	2308      	movs	r3, #8
 8001664:	e00e      	b.n	8001684 <HAL_GPIO_Init+0x240>
 8001666:	2307      	movs	r3, #7
 8001668:	e00c      	b.n	8001684 <HAL_GPIO_Init+0x240>
 800166a:	2306      	movs	r3, #6
 800166c:	e00a      	b.n	8001684 <HAL_GPIO_Init+0x240>
 800166e:	2305      	movs	r3, #5
 8001670:	e008      	b.n	8001684 <HAL_GPIO_Init+0x240>
 8001672:	2304      	movs	r3, #4
 8001674:	e006      	b.n	8001684 <HAL_GPIO_Init+0x240>
 8001676:	2303      	movs	r3, #3
 8001678:	e004      	b.n	8001684 <HAL_GPIO_Init+0x240>
 800167a:	2302      	movs	r3, #2
 800167c:	e002      	b.n	8001684 <HAL_GPIO_Init+0x240>
 800167e:	2301      	movs	r3, #1
 8001680:	e000      	b.n	8001684 <HAL_GPIO_Init+0x240>
 8001682:	2300      	movs	r3, #0
 8001684:	69fa      	ldr	r2, [r7, #28]
 8001686:	f002 0203 	and.w	r2, r2, #3
 800168a:	0092      	lsls	r2, r2, #2
 800168c:	4093      	lsls	r3, r2
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	4313      	orrs	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001694:	4935      	ldr	r1, [pc, #212]	; (800176c <HAL_GPIO_Init+0x328>)
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	089b      	lsrs	r3, r3, #2
 800169a:	3302      	adds	r3, #2
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016a2:	4b3d      	ldr	r3, [pc, #244]	; (8001798 <HAL_GPIO_Init+0x354>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	43db      	mvns	r3, r3
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	4013      	ands	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d003      	beq.n	80016c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016c6:	4a34      	ldr	r2, [pc, #208]	; (8001798 <HAL_GPIO_Init+0x354>)
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80016cc:	4b32      	ldr	r3, [pc, #200]	; (8001798 <HAL_GPIO_Init+0x354>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	43db      	mvns	r3, r3
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d003      	beq.n	80016f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016f0:	4a29      	ldr	r2, [pc, #164]	; (8001798 <HAL_GPIO_Init+0x354>)
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016f6:	4b28      	ldr	r3, [pc, #160]	; (8001798 <HAL_GPIO_Init+0x354>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	43db      	mvns	r3, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4013      	ands	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d003      	beq.n	800171a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800171a:	4a1f      	ldr	r2, [pc, #124]	; (8001798 <HAL_GPIO_Init+0x354>)
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001720:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_GPIO_Init+0x354>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	43db      	mvns	r3, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4013      	ands	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d003      	beq.n	8001744 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	4313      	orrs	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001744:	4a14      	ldr	r2, [pc, #80]	; (8001798 <HAL_GPIO_Init+0x354>)
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	3301      	adds	r3, #1
 800174e:	61fb      	str	r3, [r7, #28]
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	2b0f      	cmp	r3, #15
 8001754:	f67f ae84 	bls.w	8001460 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001758:	bf00      	nop
 800175a:	bf00      	nop
 800175c:	3724      	adds	r7, #36	; 0x24
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800
 800176c:	40013800 	.word	0x40013800
 8001770:	40020000 	.word	0x40020000
 8001774:	40020400 	.word	0x40020400
 8001778:	40020800 	.word	0x40020800
 800177c:	40020c00 	.word	0x40020c00
 8001780:	40021000 	.word	0x40021000
 8001784:	40021400 	.word	0x40021400
 8001788:	40021800 	.word	0x40021800
 800178c:	40021c00 	.word	0x40021c00
 8001790:	40022000 	.word	0x40022000
 8001794:	40022400 	.word	0x40022400
 8001798:	40013c00 	.word	0x40013c00

0800179c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	460b      	mov	r3, r1
 80017a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	691a      	ldr	r2, [r3, #16]
 80017ac:	887b      	ldrh	r3, [r7, #2]
 80017ae:	4013      	ands	r3, r2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d002      	beq.n	80017ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80017b4:	2301      	movs	r3, #1
 80017b6:	73fb      	strb	r3, [r7, #15]
 80017b8:	e001      	b.n	80017be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80017ba:	2300      	movs	r3, #0
 80017bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017be:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	807b      	strh	r3, [r7, #2]
 80017d8:	4613      	mov	r3, r2
 80017da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017dc:	787b      	ldrb	r3, [r7, #1]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017e2:	887a      	ldrh	r2, [r7, #2]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017e8:	e003      	b.n	80017f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	041a      	lsls	r2, r3, #16
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	619a      	str	r2, [r3, #24]
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017fe:	b480      	push	{r7}
 8001800:	b085      	sub	sp, #20
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
 8001806:	460b      	mov	r3, r1
 8001808:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001810:	887a      	ldrh	r2, [r7, #2]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	4013      	ands	r3, r2
 8001816:	041a      	lsls	r2, r3, #16
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	43d9      	mvns	r1, r3
 800181c:	887b      	ldrh	r3, [r7, #2]
 800181e:	400b      	ands	r3, r1
 8001820:	431a      	orrs	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	619a      	str	r2, [r3, #24]
}
 8001826:	bf00      	nop
 8001828:	3714      	adds	r7, #20
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d101      	bne.n	8001846 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e12b      	b.n	8001a9e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d106      	bne.n	8001860 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f000 f92e 	bl	8001abc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2224      	movs	r2, #36	; 0x24
 8001864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f022 0201 	bic.w	r2, r2, #1
 8001876:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001886:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001896:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001898:	f001 fdde 	bl	8003458 <HAL_RCC_GetPCLK1Freq>
 800189c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	4a81      	ldr	r2, [pc, #516]	; (8001aa8 <HAL_I2C_Init+0x274>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d807      	bhi.n	80018b8 <HAL_I2C_Init+0x84>
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	4a80      	ldr	r2, [pc, #512]	; (8001aac <HAL_I2C_Init+0x278>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	bf94      	ite	ls
 80018b0:	2301      	movls	r3, #1
 80018b2:	2300      	movhi	r3, #0
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	e006      	b.n	80018c6 <HAL_I2C_Init+0x92>
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4a7d      	ldr	r2, [pc, #500]	; (8001ab0 <HAL_I2C_Init+0x27c>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	bf94      	ite	ls
 80018c0:	2301      	movls	r3, #1
 80018c2:	2300      	movhi	r3, #0
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e0e7      	b.n	8001a9e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4a78      	ldr	r2, [pc, #480]	; (8001ab4 <HAL_I2C_Init+0x280>)
 80018d2:	fba2 2303 	umull	r2, r3, r2, r3
 80018d6:	0c9b      	lsrs	r3, r3, #18
 80018d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	68ba      	ldr	r2, [r7, #8]
 80018ea:	430a      	orrs	r2, r1
 80018ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	4a6a      	ldr	r2, [pc, #424]	; (8001aa8 <HAL_I2C_Init+0x274>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d802      	bhi.n	8001908 <HAL_I2C_Init+0xd4>
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	3301      	adds	r3, #1
 8001906:	e009      	b.n	800191c <HAL_I2C_Init+0xe8>
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800190e:	fb02 f303 	mul.w	r3, r2, r3
 8001912:	4a69      	ldr	r2, [pc, #420]	; (8001ab8 <HAL_I2C_Init+0x284>)
 8001914:	fba2 2303 	umull	r2, r3, r2, r3
 8001918:	099b      	lsrs	r3, r3, #6
 800191a:	3301      	adds	r3, #1
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	6812      	ldr	r2, [r2, #0]
 8001920:	430b      	orrs	r3, r1
 8001922:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800192e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	495c      	ldr	r1, [pc, #368]	; (8001aa8 <HAL_I2C_Init+0x274>)
 8001938:	428b      	cmp	r3, r1
 800193a:	d819      	bhi.n	8001970 <HAL_I2C_Init+0x13c>
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	1e59      	subs	r1, r3, #1
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	fbb1 f3f3 	udiv	r3, r1, r3
 800194a:	1c59      	adds	r1, r3, #1
 800194c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001950:	400b      	ands	r3, r1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d00a      	beq.n	800196c <HAL_I2C_Init+0x138>
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	1e59      	subs	r1, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	fbb1 f3f3 	udiv	r3, r1, r3
 8001964:	3301      	adds	r3, #1
 8001966:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800196a:	e051      	b.n	8001a10 <HAL_I2C_Init+0x1dc>
 800196c:	2304      	movs	r3, #4
 800196e:	e04f      	b.n	8001a10 <HAL_I2C_Init+0x1dc>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d111      	bne.n	800199c <HAL_I2C_Init+0x168>
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	1e58      	subs	r0, r3, #1
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6859      	ldr	r1, [r3, #4]
 8001980:	460b      	mov	r3, r1
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	440b      	add	r3, r1
 8001986:	fbb0 f3f3 	udiv	r3, r0, r3
 800198a:	3301      	adds	r3, #1
 800198c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001990:	2b00      	cmp	r3, #0
 8001992:	bf0c      	ite	eq
 8001994:	2301      	moveq	r3, #1
 8001996:	2300      	movne	r3, #0
 8001998:	b2db      	uxtb	r3, r3
 800199a:	e012      	b.n	80019c2 <HAL_I2C_Init+0x18e>
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	1e58      	subs	r0, r3, #1
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6859      	ldr	r1, [r3, #4]
 80019a4:	460b      	mov	r3, r1
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	440b      	add	r3, r1
 80019aa:	0099      	lsls	r1, r3, #2
 80019ac:	440b      	add	r3, r1
 80019ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80019b2:	3301      	adds	r3, #1
 80019b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	bf0c      	ite	eq
 80019bc:	2301      	moveq	r3, #1
 80019be:	2300      	movne	r3, #0
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <HAL_I2C_Init+0x196>
 80019c6:	2301      	movs	r3, #1
 80019c8:	e022      	b.n	8001a10 <HAL_I2C_Init+0x1dc>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d10e      	bne.n	80019f0 <HAL_I2C_Init+0x1bc>
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	1e58      	subs	r0, r3, #1
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6859      	ldr	r1, [r3, #4]
 80019da:	460b      	mov	r3, r1
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	440b      	add	r3, r1
 80019e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80019e4:	3301      	adds	r3, #1
 80019e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019ee:	e00f      	b.n	8001a10 <HAL_I2C_Init+0x1dc>
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	1e58      	subs	r0, r3, #1
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6859      	ldr	r1, [r3, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	440b      	add	r3, r1
 80019fe:	0099      	lsls	r1, r3, #2
 8001a00:	440b      	add	r3, r1
 8001a02:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a06:	3301      	adds	r3, #1
 8001a08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a0c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	6809      	ldr	r1, [r1, #0]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	69da      	ldr	r2, [r3, #28]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	431a      	orrs	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	430a      	orrs	r2, r1
 8001a32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001a3e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6911      	ldr	r1, [r2, #16]
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68d2      	ldr	r2, [r2, #12]
 8001a4a:	4311      	orrs	r1, r2
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	6812      	ldr	r2, [r2, #0]
 8001a50:	430b      	orrs	r3, r1
 8001a52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	695a      	ldr	r2, [r3, #20]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	431a      	orrs	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 0201 	orr.w	r2, r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2220      	movs	r2, #32
 8001a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	000186a0 	.word	0x000186a0
 8001aac:	001e847f 	.word	0x001e847f
 8001ab0:	003d08ff 	.word	0x003d08ff
 8001ab4:	431bde83 	.word	0x431bde83
 8001ab8:	10624dd3 	.word	0x10624dd3

08001abc <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b088      	sub	sp, #32
 8001ad4:	af02      	add	r7, sp, #8
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	4608      	mov	r0, r1
 8001ada:	4611      	mov	r1, r2
 8001adc:	461a      	mov	r2, r3
 8001ade:	4603      	mov	r3, r0
 8001ae0:	817b      	strh	r3, [r7, #10]
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	813b      	strh	r3, [r7, #8]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001aea:	f7ff fb69 	bl	80011c0 <HAL_GetTick>
 8001aee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2b20      	cmp	r3, #32
 8001afa:	f040 80d9 	bne.w	8001cb0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	2319      	movs	r3, #25
 8001b04:	2201      	movs	r2, #1
 8001b06:	496d      	ldr	r1, [pc, #436]	; (8001cbc <HAL_I2C_Mem_Write+0x1ec>)
 8001b08:	68f8      	ldr	r0, [r7, #12]
 8001b0a:	f000 fdad 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001b14:	2302      	movs	r3, #2
 8001b16:	e0cc      	b.n	8001cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d101      	bne.n	8001b26 <HAL_I2C_Mem_Write+0x56>
 8001b22:	2302      	movs	r3, #2
 8001b24:	e0c5      	b.n	8001cb2 <HAL_I2C_Mem_Write+0x1e2>
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d007      	beq.n	8001b4c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0201 	orr.w	r2, r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2221      	movs	r2, #33	; 0x21
 8001b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2240      	movs	r2, #64	; 0x40
 8001b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6a3a      	ldr	r2, [r7, #32]
 8001b76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001b7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4a4d      	ldr	r2, [pc, #308]	; (8001cc0 <HAL_I2C_Mem_Write+0x1f0>)
 8001b8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b8e:	88f8      	ldrh	r0, [r7, #6]
 8001b90:	893a      	ldrh	r2, [r7, #8]
 8001b92:	8979      	ldrh	r1, [r7, #10]
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	68f8      	ldr	r0, [r7, #12]
 8001ba0:	f000 fbe4 	bl	800236c <I2C_RequestMemoryWrite>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d052      	beq.n	8001c50 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e081      	b.n	8001cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bae:	697a      	ldr	r2, [r7, #20]
 8001bb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	f000 fe2e 	bl	8002814 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00d      	beq.n	8001bda <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	d107      	bne.n	8001bd6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bd4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e06b      	b.n	8001cb2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bde:	781a      	ldrb	r2, [r3, #0]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bea:	1c5a      	adds	r2, r3, #1
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	3b01      	subs	r3, #1
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	d11b      	bne.n	8001c50 <HAL_I2C_Mem_Write+0x180>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d017      	beq.n	8001c50 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c24:	781a      	ldrb	r2, [r3, #0]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c30:	1c5a      	adds	r2, r3, #1
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d1aa      	bne.n	8001bae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c5c:	68f8      	ldr	r0, [r7, #12]
 8001c5e:	f000 fe1a 	bl	8002896 <I2C_WaitOnBTFFlagUntilTimeout>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d00d      	beq.n	8001c84 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	2b04      	cmp	r3, #4
 8001c6e:	d107      	bne.n	8001c80 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c7e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e016      	b.n	8001cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2220      	movs	r2, #32
 8001c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001cac:	2300      	movs	r3, #0
 8001cae:	e000      	b.n	8001cb2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001cb0:	2302      	movs	r3, #2
  }
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3718      	adds	r7, #24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	00100002 	.word	0x00100002
 8001cc0:	ffff0000 	.word	0xffff0000

08001cc4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08c      	sub	sp, #48	; 0x30
 8001cc8:	af02      	add	r7, sp, #8
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	4608      	mov	r0, r1
 8001cce:	4611      	mov	r1, r2
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	817b      	strh	r3, [r7, #10]
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	813b      	strh	r3, [r7, #8]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001cde:	f7ff fa6f 	bl	80011c0 <HAL_GetTick>
 8001ce2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b20      	cmp	r3, #32
 8001cee:	f040 8208 	bne.w	8002102 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	2319      	movs	r3, #25
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	497b      	ldr	r1, [pc, #492]	; (8001ee8 <HAL_I2C_Mem_Read+0x224>)
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f000 fcb3 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	e1fb      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <HAL_I2C_Mem_Read+0x56>
 8001d16:	2302      	movs	r3, #2
 8001d18:	e1f4      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d007      	beq.n	8001d40 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f042 0201 	orr.w	r2, r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2222      	movs	r2, #34	; 0x22
 8001d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2240      	movs	r2, #64	; 0x40
 8001d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001d70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4a5b      	ldr	r2, [pc, #364]	; (8001eec <HAL_I2C_Mem_Read+0x228>)
 8001d80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d82:	88f8      	ldrh	r0, [r7, #6]
 8001d84:	893a      	ldrh	r2, [r7, #8]
 8001d86:	8979      	ldrh	r1, [r7, #10]
 8001d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	4603      	mov	r3, r0
 8001d92:	68f8      	ldr	r0, [r7, #12]
 8001d94:	f000 fb80 	bl	8002498 <I2C_RequestMemoryRead>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e1b0      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d113      	bne.n	8001dd2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001daa:	2300      	movs	r3, #0
 8001dac:	623b      	str	r3, [r7, #32]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	695b      	ldr	r3, [r3, #20]
 8001db4:	623b      	str	r3, [r7, #32]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	623b      	str	r3, [r7, #32]
 8001dbe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	e184      	b.n	80020dc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d11b      	bne.n	8001e12 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001de8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	695b      	ldr	r3, [r3, #20]
 8001df4:	61fb      	str	r3, [r7, #28]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	61fb      	str	r3, [r7, #28]
 8001dfe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	e164      	b.n	80020dc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d11b      	bne.n	8001e52 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	695b      	ldr	r3, [r3, #20]
 8001e44:	61bb      	str	r3, [r7, #24]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	61bb      	str	r3, [r7, #24]
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	e144      	b.n	80020dc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001e68:	e138      	b.n	80020dc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	f200 80f1 	bhi.w	8002056 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d123      	bne.n	8001ec4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	f000 fd49 	bl	8002918 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e139      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	691a      	ldr	r2, [r3, #16]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9a:	b2d2      	uxtb	r2, r2
 8001e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eac:	3b01      	subs	r3, #1
 8001eae:	b29a      	uxth	r2, r3
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001ec2:	e10b      	b.n	80020dc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d14e      	bne.n	8001f6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ece:	9300      	str	r3, [sp, #0]
 8001ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	4906      	ldr	r1, [pc, #24]	; (8001ef0 <HAL_I2C_Mem_Read+0x22c>)
 8001ed6:	68f8      	ldr	r0, [r7, #12]
 8001ed8:	f000 fbc6 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d008      	beq.n	8001ef4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e10e      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
 8001ee6:	bf00      	nop
 8001ee8:	00100002 	.word	0x00100002
 8001eec:	ffff0000 	.word	0xffff0000
 8001ef0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	691a      	ldr	r2, [r3, #16]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0e:	b2d2      	uxtb	r2, r2
 8001f10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f16:	1c5a      	adds	r2, r3, #1
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f20:	3b01      	subs	r3, #1
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	b29a      	uxth	r2, r3
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	691a      	ldr	r2, [r3, #16]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f40:	b2d2      	uxtb	r2, r2
 8001f42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f48:	1c5a      	adds	r2, r3, #1
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f52:	3b01      	subs	r3, #1
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	3b01      	subs	r3, #1
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001f68:	e0b8      	b.n	80020dc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f70:	2200      	movs	r2, #0
 8001f72:	4966      	ldr	r1, [pc, #408]	; (800210c <HAL_I2C_Mem_Read+0x448>)
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f000 fb77 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e0bf      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	691a      	ldr	r2, [r3, #16]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fcc:	2200      	movs	r2, #0
 8001fce:	494f      	ldr	r1, [pc, #316]	; (800210c <HAL_I2C_Mem_Read+0x448>)
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 fb49 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e091      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691a      	ldr	r2, [r3, #16]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffa:	b2d2      	uxtb	r2, r2
 8001ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002002:	1c5a      	adds	r2, r3, #1
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800200c:	3b01      	subs	r3, #1
 800200e:	b29a      	uxth	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002018:	b29b      	uxth	r3, r3
 800201a:	3b01      	subs	r3, #1
 800201c:	b29a      	uxth	r2, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	691a      	ldr	r2, [r3, #16]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002034:	1c5a      	adds	r2, r3, #1
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800203e:	3b01      	subs	r3, #1
 8002040:	b29a      	uxth	r2, r3
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800204a:	b29b      	uxth	r3, r3
 800204c:	3b01      	subs	r3, #1
 800204e:	b29a      	uxth	r2, r3
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002054:	e042      	b.n	80020dc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002058:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	f000 fc5c 	bl	8002918 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e04c      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	691a      	ldr	r2, [r3, #16]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002074:	b2d2      	uxtb	r2, r2
 8002076:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002086:	3b01      	subs	r3, #1
 8002088:	b29a      	uxth	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002092:	b29b      	uxth	r3, r3
 8002094:	3b01      	subs	r3, #1
 8002096:	b29a      	uxth	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	f003 0304 	and.w	r3, r3, #4
 80020a6:	2b04      	cmp	r3, #4
 80020a8:	d118      	bne.n	80020dc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b4:	b2d2      	uxtb	r2, r2
 80020b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020bc:	1c5a      	adds	r2, r3, #1
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c6:	3b01      	subs	r3, #1
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	3b01      	subs	r3, #1
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	f47f aec2 	bne.w	8001e6a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2220      	movs	r2, #32
 80020ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80020fe:	2300      	movs	r3, #0
 8002100:	e000      	b.n	8002104 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002102:	2302      	movs	r3, #2
  }
}
 8002104:	4618      	mov	r0, r3
 8002106:	3728      	adds	r7, #40	; 0x28
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	00010004 	.word	0x00010004

08002110 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	; 0x28
 8002114:	af02      	add	r7, sp, #8
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	607a      	str	r2, [r7, #4]
 800211a:	603b      	str	r3, [r7, #0]
 800211c:	460b      	mov	r3, r1
 800211e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002120:	f7ff f84e 	bl	80011c0 <HAL_GetTick>
 8002124:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002126:	2301      	movs	r3, #1
 8002128:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b20      	cmp	r3, #32
 8002134:	f040 8111 	bne.w	800235a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	9300      	str	r3, [sp, #0]
 800213c:	2319      	movs	r3, #25
 800213e:	2201      	movs	r2, #1
 8002140:	4988      	ldr	r1, [pc, #544]	; (8002364 <HAL_I2C_IsDeviceReady+0x254>)
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f000 fa90 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800214e:	2302      	movs	r3, #2
 8002150:	e104      	b.n	800235c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002158:	2b01      	cmp	r3, #1
 800215a:	d101      	bne.n	8002160 <HAL_I2C_IsDeviceReady+0x50>
 800215c:	2302      	movs	r3, #2
 800215e:	e0fd      	b.n	800235c <HAL_I2C_IsDeviceReady+0x24c>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b01      	cmp	r3, #1
 8002174:	d007      	beq.n	8002186 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f042 0201 	orr.w	r2, r2, #1
 8002184:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002194:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2224      	movs	r2, #36	; 0x24
 800219a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2200      	movs	r2, #0
 80021a2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4a70      	ldr	r2, [pc, #448]	; (8002368 <HAL_I2C_IsDeviceReady+0x258>)
 80021a8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021b8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f000 fa4e 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00d      	beq.n	80021ee <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021e0:	d103      	bne.n	80021ea <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021e8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e0b6      	b.n	800235c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021ee:	897b      	ldrh	r3, [r7, #10]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	461a      	mov	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80021fc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80021fe:	f7fe ffdf 	bl	80011c0 <HAL_GetTick>
 8002202:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b02      	cmp	r3, #2
 8002210:	bf0c      	ite	eq
 8002212:	2301      	moveq	r3, #1
 8002214:	2300      	movne	r3, #0
 8002216:	b2db      	uxtb	r3, r3
 8002218:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002228:	bf0c      	ite	eq
 800222a:	2301      	moveq	r3, #1
 800222c:	2300      	movne	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002232:	e025      	b.n	8002280 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002234:	f7fe ffc4 	bl	80011c0 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	429a      	cmp	r2, r3
 8002242:	d302      	bcc.n	800224a <HAL_I2C_IsDeviceReady+0x13a>
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d103      	bne.n	8002252 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	22a0      	movs	r2, #160	; 0xa0
 800224e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	695b      	ldr	r3, [r3, #20]
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b02      	cmp	r3, #2
 800225e:	bf0c      	ite	eq
 8002260:	2301      	moveq	r3, #1
 8002262:	2300      	movne	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002276:	bf0c      	ite	eq
 8002278:	2301      	moveq	r3, #1
 800227a:	2300      	movne	r3, #0
 800227c:	b2db      	uxtb	r3, r3
 800227e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2ba0      	cmp	r3, #160	; 0xa0
 800228a:	d005      	beq.n	8002298 <HAL_I2C_IsDeviceReady+0x188>
 800228c:	7dfb      	ldrb	r3, [r7, #23]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d102      	bne.n	8002298 <HAL_I2C_IsDeviceReady+0x188>
 8002292:	7dbb      	ldrb	r3, [r7, #22]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0cd      	beq.n	8002234 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2220      	movs	r2, #32
 800229c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	695b      	ldr	r3, [r3, #20]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d129      	bne.n	8002302 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022bc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	695b      	ldr	r3, [r3, #20]
 80022c8:	613b      	str	r3, [r7, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	2319      	movs	r3, #25
 80022da:	2201      	movs	r2, #1
 80022dc:	4921      	ldr	r1, [pc, #132]	; (8002364 <HAL_I2C_IsDeviceReady+0x254>)
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 f9c2 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e036      	b.n	800235c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2220      	movs	r2, #32
 80022f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	e02c      	b.n	800235c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002310:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800231a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	2319      	movs	r3, #25
 8002322:	2201      	movs	r2, #1
 8002324:	490f      	ldr	r1, [pc, #60]	; (8002364 <HAL_I2C_IsDeviceReady+0x254>)
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f000 f99e 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e012      	b.n	800235c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	3301      	adds	r3, #1
 800233a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	429a      	cmp	r2, r3
 8002342:	f4ff af32 	bcc.w	80021aa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2220      	movs	r2, #32
 800234a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800235a:	2302      	movs	r3, #2
  }
}
 800235c:	4618      	mov	r0, r3
 800235e:	3720      	adds	r7, #32
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	00100002 	.word	0x00100002
 8002368:	ffff0000 	.word	0xffff0000

0800236c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b088      	sub	sp, #32
 8002370:	af02      	add	r7, sp, #8
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	4608      	mov	r0, r1
 8002376:	4611      	mov	r1, r2
 8002378:	461a      	mov	r2, r3
 800237a:	4603      	mov	r3, r0
 800237c:	817b      	strh	r3, [r7, #10]
 800237e:	460b      	mov	r3, r1
 8002380:	813b      	strh	r3, [r7, #8]
 8002382:	4613      	mov	r3, r2
 8002384:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002394:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	6a3b      	ldr	r3, [r7, #32]
 800239c:	2200      	movs	r2, #0
 800239e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 f960 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00d      	beq.n	80023ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023bc:	d103      	bne.n	80023c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e05f      	b.n	800248a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80023ca:	897b      	ldrh	r3, [r7, #10]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	461a      	mov	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80023d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80023da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023dc:	6a3a      	ldr	r2, [r7, #32]
 80023de:	492d      	ldr	r1, [pc, #180]	; (8002494 <I2C_RequestMemoryWrite+0x128>)
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 f998 	bl	8002716 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e04c      	b.n	800248a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	617b      	str	r3, [r7, #20]
 8002404:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002408:	6a39      	ldr	r1, [r7, #32]
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f000 fa02 	bl	8002814 <I2C_WaitOnTXEFlagUntilTimeout>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00d      	beq.n	8002432 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241a:	2b04      	cmp	r3, #4
 800241c:	d107      	bne.n	800242e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800242c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e02b      	b.n	800248a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002432:	88fb      	ldrh	r3, [r7, #6]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d105      	bne.n	8002444 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002438:	893b      	ldrh	r3, [r7, #8]
 800243a:	b2da      	uxtb	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	611a      	str	r2, [r3, #16]
 8002442:	e021      	b.n	8002488 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002444:	893b      	ldrh	r3, [r7, #8]
 8002446:	0a1b      	lsrs	r3, r3, #8
 8002448:	b29b      	uxth	r3, r3
 800244a:	b2da      	uxtb	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002454:	6a39      	ldr	r1, [r7, #32]
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 f9dc 	bl	8002814 <I2C_WaitOnTXEFlagUntilTimeout>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00d      	beq.n	800247e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	2b04      	cmp	r3, #4
 8002468:	d107      	bne.n	800247a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002478:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e005      	b.n	800248a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800247e:	893b      	ldrh	r3, [r7, #8]
 8002480:	b2da      	uxtb	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3718      	adds	r7, #24
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	00010002 	.word	0x00010002

08002498 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b088      	sub	sp, #32
 800249c:	af02      	add	r7, sp, #8
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	4608      	mov	r0, r1
 80024a2:	4611      	mov	r1, r2
 80024a4:	461a      	mov	r2, r3
 80024a6:	4603      	mov	r3, r0
 80024a8:	817b      	strh	r3, [r7, #10]
 80024aa:	460b      	mov	r3, r1
 80024ac:	813b      	strh	r3, [r7, #8]
 80024ae:	4613      	mov	r3, r2
 80024b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	6a3b      	ldr	r3, [r7, #32]
 80024d8:	2200      	movs	r2, #0
 80024da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f000 f8c2 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00d      	beq.n	8002506 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024f8:	d103      	bne.n	8002502 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002500:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e0aa      	b.n	800265c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002506:	897b      	ldrh	r3, [r7, #10]
 8002508:	b2db      	uxtb	r3, r3
 800250a:	461a      	mov	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002514:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002518:	6a3a      	ldr	r2, [r7, #32]
 800251a:	4952      	ldr	r1, [pc, #328]	; (8002664 <I2C_RequestMemoryRead+0x1cc>)
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f000 f8fa 	bl	8002716 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e097      	b.n	800265c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	617b      	str	r3, [r7, #20]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	617b      	str	r3, [r7, #20]
 8002540:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002544:	6a39      	ldr	r1, [r7, #32]
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	f000 f964 	bl	8002814 <I2C_WaitOnTXEFlagUntilTimeout>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00d      	beq.n	800256e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002556:	2b04      	cmp	r3, #4
 8002558:	d107      	bne.n	800256a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002568:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e076      	b.n	800265c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800256e:	88fb      	ldrh	r3, [r7, #6]
 8002570:	2b01      	cmp	r3, #1
 8002572:	d105      	bne.n	8002580 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002574:	893b      	ldrh	r3, [r7, #8]
 8002576:	b2da      	uxtb	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	611a      	str	r2, [r3, #16]
 800257e:	e021      	b.n	80025c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002580:	893b      	ldrh	r3, [r7, #8]
 8002582:	0a1b      	lsrs	r3, r3, #8
 8002584:	b29b      	uxth	r3, r3
 8002586:	b2da      	uxtb	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800258e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002590:	6a39      	ldr	r1, [r7, #32]
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 f93e 	bl	8002814 <I2C_WaitOnTXEFlagUntilTimeout>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00d      	beq.n	80025ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	d107      	bne.n	80025b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e050      	b.n	800265c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80025ba:	893b      	ldrh	r3, [r7, #8]
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025c6:	6a39      	ldr	r1, [r7, #32]
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f000 f923 	bl	8002814 <I2C_WaitOnTXEFlagUntilTimeout>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d00d      	beq.n	80025f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d8:	2b04      	cmp	r3, #4
 80025da:	d107      	bne.n	80025ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e035      	b.n	800265c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	2200      	movs	r2, #0
 8002608:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	f000 f82b 	bl	8002668 <I2C_WaitOnFlagUntilTimeout>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d00d      	beq.n	8002634 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002622:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002626:	d103      	bne.n	8002630 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800262e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e013      	b.n	800265c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002634:	897b      	ldrh	r3, [r7, #10]
 8002636:	b2db      	uxtb	r3, r3
 8002638:	f043 0301 	orr.w	r3, r3, #1
 800263c:	b2da      	uxtb	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002646:	6a3a      	ldr	r2, [r7, #32]
 8002648:	4906      	ldr	r1, [pc, #24]	; (8002664 <I2C_RequestMemoryRead+0x1cc>)
 800264a:	68f8      	ldr	r0, [r7, #12]
 800264c:	f000 f863 	bl	8002716 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e000      	b.n	800265c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	00010002 	.word	0x00010002

08002668 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	4613      	mov	r3, r2
 8002676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002678:	e025      	b.n	80026c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002680:	d021      	beq.n	80026c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002682:	f7fe fd9d 	bl	80011c0 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	d302      	bcc.n	8002698 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d116      	bne.n	80026c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2220      	movs	r2, #32
 80026a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	f043 0220 	orr.w	r2, r3, #32
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e023      	b.n	800270e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	0c1b      	lsrs	r3, r3, #16
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d10d      	bne.n	80026ec <I2C_WaitOnFlagUntilTimeout+0x84>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	43da      	mvns	r2, r3
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4013      	ands	r3, r2
 80026dc:	b29b      	uxth	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	bf0c      	ite	eq
 80026e2:	2301      	moveq	r3, #1
 80026e4:	2300      	movne	r3, #0
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	461a      	mov	r2, r3
 80026ea:	e00c      	b.n	8002706 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	43da      	mvns	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	4013      	ands	r3, r2
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	bf0c      	ite	eq
 80026fe:	2301      	moveq	r3, #1
 8002700:	2300      	movne	r3, #0
 8002702:	b2db      	uxtb	r3, r3
 8002704:	461a      	mov	r2, r3
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	429a      	cmp	r2, r3
 800270a:	d0b6      	beq.n	800267a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b084      	sub	sp, #16
 800271a:	af00      	add	r7, sp, #0
 800271c:	60f8      	str	r0, [r7, #12]
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	607a      	str	r2, [r7, #4]
 8002722:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002724:	e051      	b.n	80027ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002730:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002734:	d123      	bne.n	800277e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002744:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800274e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2220      	movs	r2, #32
 800275a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	f043 0204 	orr.w	r2, r3, #4
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e046      	b.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002784:	d021      	beq.n	80027ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002786:	f7fe fd1b 	bl	80011c0 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	429a      	cmp	r2, r3
 8002794:	d302      	bcc.n	800279c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d116      	bne.n	80027ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2220      	movs	r2, #32
 80027a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	f043 0220 	orr.w	r2, r3, #32
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e020      	b.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	0c1b      	lsrs	r3, r3, #16
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d10c      	bne.n	80027ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	43da      	mvns	r2, r3
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	4013      	ands	r3, r2
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	bf14      	ite	ne
 80027e6:	2301      	movne	r3, #1
 80027e8:	2300      	moveq	r3, #0
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	e00b      	b.n	8002806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	43da      	mvns	r2, r3
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	4013      	ands	r3, r2
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	bf14      	ite	ne
 8002800:	2301      	movne	r3, #1
 8002802:	2300      	moveq	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d18d      	bne.n	8002726 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002820:	e02d      	b.n	800287e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f000 f8ce 	bl	80029c4 <I2C_IsAcknowledgeFailed>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e02d      	b.n	800288e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002838:	d021      	beq.n	800287e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800283a:	f7fe fcc1 	bl	80011c0 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	68ba      	ldr	r2, [r7, #8]
 8002846:	429a      	cmp	r2, r3
 8002848:	d302      	bcc.n	8002850 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d116      	bne.n	800287e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2220      	movs	r2, #32
 800285a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	f043 0220 	orr.w	r2, r3, #32
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e007      	b.n	800288e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002888:	2b80      	cmp	r3, #128	; 0x80
 800288a:	d1ca      	bne.n	8002822 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028a2:	e02d      	b.n	8002900 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f000 f88d 	bl	80029c4 <I2C_IsAcknowledgeFailed>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e02d      	b.n	8002910 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028ba:	d021      	beq.n	8002900 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028bc:	f7fe fc80 	bl	80011c0 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	68ba      	ldr	r2, [r7, #8]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d302      	bcc.n	80028d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d116      	bne.n	8002900 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	f043 0220 	orr.w	r2, r3, #32
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e007      	b.n	8002910 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	f003 0304 	and.w	r3, r3, #4
 800290a:	2b04      	cmp	r3, #4
 800290c:	d1ca      	bne.n	80028a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002924:	e042      	b.n	80029ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b10      	cmp	r3, #16
 8002932:	d119      	bne.n	8002968 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 0210 	mvn.w	r2, #16
 800293c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2220      	movs	r2, #32
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e029      	b.n	80029bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002968:	f7fe fc2a 	bl	80011c0 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	429a      	cmp	r2, r3
 8002976:	d302      	bcc.n	800297e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d116      	bne.n	80029ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2220      	movs	r2, #32
 8002988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002998:	f043 0220 	orr.w	r2, r3, #32
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e007      	b.n	80029bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029b6:	2b40      	cmp	r3, #64	; 0x40
 80029b8:	d1b5      	bne.n	8002926 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029da:	d11b      	bne.n	8002a14 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2220      	movs	r2, #32
 80029f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a00:	f043 0204 	orr.w	r2, r3, #4
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
	...

08002a24 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b08a      	sub	sp, #40	; 0x28
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	613b      	str	r3, [r7, #16]
 8002a30:	4b23      	ldr	r3, [pc, #140]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a34:	4a22      	ldr	r2, [pc, #136]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a36:	f043 0308 	orr.w	r3, r3, #8
 8002a3a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3c:	4b20      	ldr	r3, [pc, #128]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a40:	f003 0308 	and.w	r3, r3, #8
 8002a44:	613b      	str	r3, [r7, #16]
 8002a46:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	4b1c      	ldr	r3, [pc, #112]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	4a1b      	ldr	r2, [pc, #108]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a52:	f043 0308 	orr.w	r3, r3, #8
 8002a56:	6313      	str	r3, [r2, #48]	; 0x30
 8002a58:	4b19      	ldr	r3, [pc, #100]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5c:	f003 0308 	and.w	r3, r3, #8
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8002a64:	2300      	movs	r3, #0
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	4b15      	ldr	r3, [pc, #84]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	4a14      	ldr	r2, [pc, #80]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a72:	6413      	str	r3, [r2, #64]	; 0x40
 8002a74:	4b12      	ldr	r3, [pc, #72]	; (8002ac0 <HAL_UART_MspInit+0x9c>)
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8002a80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8002a92:	2307      	movs	r3, #7
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8002a96:	f107 0314 	add.w	r3, r7, #20
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4809      	ldr	r0, [pc, #36]	; (8002ac4 <HAL_UART_MspInit+0xa0>)
 8002a9e:	f7fe fcd1 	bl	8001444 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8002aa2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002aa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8002aa8:	2307      	movs	r3, #7
 8002aaa:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8002aac:	f107 0314 	add.w	r3, r7, #20
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	4804      	ldr	r0, [pc, #16]	; (8002ac4 <HAL_UART_MspInit+0xa0>)
 8002ab4:	f7fe fcc6 	bl	8001444 <HAL_GPIO_Init>
}
 8002ab8:	bf00      	nop
 8002aba:	3728      	adds	r7, #40	; 0x28
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	40020c00 	.word	0x40020c00

08002ac8 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0

}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
	...

08002ad8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	603b      	str	r3, [r7, #0]
 8002ae6:	4b20      	ldr	r3, [pc, #128]	; (8002b68 <HAL_PWREx_EnableOverDrive+0x90>)
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aea:	4a1f      	ldr	r2, [pc, #124]	; (8002b68 <HAL_PWREx_EnableOverDrive+0x90>)
 8002aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af0:	6413      	str	r3, [r2, #64]	; 0x40
 8002af2:	4b1d      	ldr	r3, [pc, #116]	; (8002b68 <HAL_PWREx_EnableOverDrive+0x90>)
 8002af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afa:	603b      	str	r3, [r7, #0]
 8002afc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002afe:	4b1b      	ldr	r3, [pc, #108]	; (8002b6c <HAL_PWREx_EnableOverDrive+0x94>)
 8002b00:	2201      	movs	r2, #1
 8002b02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b04:	f7fe fb5c 	bl	80011c0 <HAL_GetTick>
 8002b08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b0a:	e009      	b.n	8002b20 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b0c:	f7fe fb58 	bl	80011c0 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b1a:	d901      	bls.n	8002b20 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e01f      	b.n	8002b60 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b20:	4b13      	ldr	r3, [pc, #76]	; (8002b70 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b2c:	d1ee      	bne.n	8002b0c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002b2e:	4b11      	ldr	r3, [pc, #68]	; (8002b74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b34:	f7fe fb44 	bl	80011c0 <HAL_GetTick>
 8002b38:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b3a:	e009      	b.n	8002b50 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b3c:	f7fe fb40 	bl	80011c0 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b4a:	d901      	bls.n	8002b50 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e007      	b.n	8002b60 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b50:	4b07      	ldr	r3, [pc, #28]	; (8002b70 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b5c:	d1ee      	bne.n	8002b3c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	420e0040 	.word	0x420e0040
 8002b70:	40007000 	.word	0x40007000
 8002b74:	420e0044 	.word	0x420e0044

08002b78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e267      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d075      	beq.n	8002c82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b96:	4b88      	ldr	r3, [pc, #544]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 030c 	and.w	r3, r3, #12
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	d00c      	beq.n	8002bbc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ba2:	4b85      	ldr	r3, [pc, #532]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002baa:	2b08      	cmp	r3, #8
 8002bac:	d112      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bae:	4b82      	ldr	r3, [pc, #520]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bba:	d10b      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bbc:	4b7e      	ldr	r3, [pc, #504]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d05b      	beq.n	8002c80 <HAL_RCC_OscConfig+0x108>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d157      	bne.n	8002c80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e242      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bdc:	d106      	bne.n	8002bec <HAL_RCC_OscConfig+0x74>
 8002bde:	4b76      	ldr	r3, [pc, #472]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a75      	ldr	r2, [pc, #468]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002be8:	6013      	str	r3, [r2, #0]
 8002bea:	e01d      	b.n	8002c28 <HAL_RCC_OscConfig+0xb0>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bf4:	d10c      	bne.n	8002c10 <HAL_RCC_OscConfig+0x98>
 8002bf6:	4b70      	ldr	r3, [pc, #448]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a6f      	ldr	r2, [pc, #444]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002bfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c00:	6013      	str	r3, [r2, #0]
 8002c02:	4b6d      	ldr	r3, [pc, #436]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a6c      	ldr	r2, [pc, #432]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c0c:	6013      	str	r3, [r2, #0]
 8002c0e:	e00b      	b.n	8002c28 <HAL_RCC_OscConfig+0xb0>
 8002c10:	4b69      	ldr	r3, [pc, #420]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a68      	ldr	r2, [pc, #416]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c1a:	6013      	str	r3, [r2, #0]
 8002c1c:	4b66      	ldr	r3, [pc, #408]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a65      	ldr	r2, [pc, #404]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d013      	beq.n	8002c58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c30:	f7fe fac6 	bl	80011c0 <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c36:	e008      	b.n	8002c4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c38:	f7fe fac2 	bl	80011c0 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b64      	cmp	r3, #100	; 0x64
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e207      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c4a:	4b5b      	ldr	r3, [pc, #364]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d0f0      	beq.n	8002c38 <HAL_RCC_OscConfig+0xc0>
 8002c56:	e014      	b.n	8002c82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c58:	f7fe fab2 	bl	80011c0 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c60:	f7fe faae 	bl	80011c0 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b64      	cmp	r3, #100	; 0x64
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e1f3      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c72:	4b51      	ldr	r3, [pc, #324]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1f0      	bne.n	8002c60 <HAL_RCC_OscConfig+0xe8>
 8002c7e:	e000      	b.n	8002c82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d063      	beq.n	8002d56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c8e:	4b4a      	ldr	r3, [pc, #296]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 030c 	and.w	r3, r3, #12
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00b      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c9a:	4b47      	ldr	r3, [pc, #284]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ca2:	2b08      	cmp	r3, #8
 8002ca4:	d11c      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ca6:	4b44      	ldr	r3, [pc, #272]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d116      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cb2:	4b41      	ldr	r3, [pc, #260]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d005      	beq.n	8002cca <HAL_RCC_OscConfig+0x152>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d001      	beq.n	8002cca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e1c7      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cca:	4b3b      	ldr	r3, [pc, #236]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	4937      	ldr	r1, [pc, #220]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cde:	e03a      	b.n	8002d56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d020      	beq.n	8002d2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ce8:	4b34      	ldr	r3, [pc, #208]	; (8002dbc <HAL_RCC_OscConfig+0x244>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cee:	f7fe fa67 	bl	80011c0 <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cf6:	f7fe fa63 	bl	80011c0 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e1a8      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d08:	4b2b      	ldr	r3, [pc, #172]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0f0      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d14:	4b28      	ldr	r3, [pc, #160]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4925      	ldr	r1, [pc, #148]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	600b      	str	r3, [r1, #0]
 8002d28:	e015      	b.n	8002d56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d2a:	4b24      	ldr	r3, [pc, #144]	; (8002dbc <HAL_RCC_OscConfig+0x244>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d30:	f7fe fa46 	bl	80011c0 <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d38:	f7fe fa42 	bl	80011c0 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e187      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1f0      	bne.n	8002d38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d036      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d016      	beq.n	8002d98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d6a:	4b15      	ldr	r3, [pc, #84]	; (8002dc0 <HAL_RCC_OscConfig+0x248>)
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d70:	f7fe fa26 	bl	80011c0 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d78:	f7fe fa22 	bl	80011c0 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e167      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d8a:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <HAL_RCC_OscConfig+0x240>)
 8002d8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0f0      	beq.n	8002d78 <HAL_RCC_OscConfig+0x200>
 8002d96:	e01b      	b.n	8002dd0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d98:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <HAL_RCC_OscConfig+0x248>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d9e:	f7fe fa0f 	bl	80011c0 <HAL_GetTick>
 8002da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002da4:	e00e      	b.n	8002dc4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002da6:	f7fe fa0b 	bl	80011c0 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d907      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e150      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	42470000 	.word	0x42470000
 8002dc0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dc4:	4b88      	ldr	r3, [pc, #544]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002dc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1ea      	bne.n	8002da6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 8097 	beq.w	8002f0c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dde:	2300      	movs	r3, #0
 8002de0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002de2:	4b81      	ldr	r3, [pc, #516]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10f      	bne.n	8002e0e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	60bb      	str	r3, [r7, #8]
 8002df2:	4b7d      	ldr	r3, [pc, #500]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	4a7c      	ldr	r2, [pc, #496]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dfe:	4b7a      	ldr	r3, [pc, #488]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e06:	60bb      	str	r3, [r7, #8]
 8002e08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e0e:	4b77      	ldr	r3, [pc, #476]	; (8002fec <HAL_RCC_OscConfig+0x474>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d118      	bne.n	8002e4c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e1a:	4b74      	ldr	r3, [pc, #464]	; (8002fec <HAL_RCC_OscConfig+0x474>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a73      	ldr	r2, [pc, #460]	; (8002fec <HAL_RCC_OscConfig+0x474>)
 8002e20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e26:	f7fe f9cb 	bl	80011c0 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e2e:	f7fe f9c7 	bl	80011c0 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e10c      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e40:	4b6a      	ldr	r3, [pc, #424]	; (8002fec <HAL_RCC_OscConfig+0x474>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0f0      	beq.n	8002e2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d106      	bne.n	8002e62 <HAL_RCC_OscConfig+0x2ea>
 8002e54:	4b64      	ldr	r3, [pc, #400]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e58:	4a63      	ldr	r2, [pc, #396]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	6713      	str	r3, [r2, #112]	; 0x70
 8002e60:	e01c      	b.n	8002e9c <HAL_RCC_OscConfig+0x324>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	2b05      	cmp	r3, #5
 8002e68:	d10c      	bne.n	8002e84 <HAL_RCC_OscConfig+0x30c>
 8002e6a:	4b5f      	ldr	r3, [pc, #380]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e6e:	4a5e      	ldr	r2, [pc, #376]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e70:	f043 0304 	orr.w	r3, r3, #4
 8002e74:	6713      	str	r3, [r2, #112]	; 0x70
 8002e76:	4b5c      	ldr	r3, [pc, #368]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e7a:	4a5b      	ldr	r2, [pc, #364]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e7c:	f043 0301 	orr.w	r3, r3, #1
 8002e80:	6713      	str	r3, [r2, #112]	; 0x70
 8002e82:	e00b      	b.n	8002e9c <HAL_RCC_OscConfig+0x324>
 8002e84:	4b58      	ldr	r3, [pc, #352]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e88:	4a57      	ldr	r2, [pc, #348]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e8a:	f023 0301 	bic.w	r3, r3, #1
 8002e8e:	6713      	str	r3, [r2, #112]	; 0x70
 8002e90:	4b55      	ldr	r3, [pc, #340]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e94:	4a54      	ldr	r2, [pc, #336]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002e96:	f023 0304 	bic.w	r3, r3, #4
 8002e9a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d015      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea4:	f7fe f98c 	bl	80011c0 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eaa:	e00a      	b.n	8002ec2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eac:	f7fe f988 	bl	80011c0 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e0cb      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec2:	4b49      	ldr	r3, [pc, #292]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0ee      	beq.n	8002eac <HAL_RCC_OscConfig+0x334>
 8002ece:	e014      	b.n	8002efa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ed0:	f7fe f976 	bl	80011c0 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ed6:	e00a      	b.n	8002eee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ed8:	f7fe f972 	bl	80011c0 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e0b5      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eee:	4b3e      	ldr	r3, [pc, #248]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d1ee      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002efa:	7dfb      	ldrb	r3, [r7, #23]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d105      	bne.n	8002f0c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f00:	4b39      	ldr	r3, [pc, #228]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f04:	4a38      	ldr	r2, [pc, #224]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002f06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f0a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 80a1 	beq.w	8003058 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f16:	4b34      	ldr	r3, [pc, #208]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d05c      	beq.n	8002fdc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d141      	bne.n	8002fae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f2a:	4b31      	ldr	r3, [pc, #196]	; (8002ff0 <HAL_RCC_OscConfig+0x478>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f30:	f7fe f946 	bl	80011c0 <HAL_GetTick>
 8002f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f36:	e008      	b.n	8002f4a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f38:	f7fe f942 	bl	80011c0 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d901      	bls.n	8002f4a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e087      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f4a:	4b27      	ldr	r3, [pc, #156]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f0      	bne.n	8002f38 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69da      	ldr	r2, [r3, #28]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	019b      	lsls	r3, r3, #6
 8002f66:	431a      	orrs	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6c:	085b      	lsrs	r3, r3, #1
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	041b      	lsls	r3, r3, #16
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f78:	061b      	lsls	r3, r3, #24
 8002f7a:	491b      	ldr	r1, [pc, #108]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f80:	4b1b      	ldr	r3, [pc, #108]	; (8002ff0 <HAL_RCC_OscConfig+0x478>)
 8002f82:	2201      	movs	r2, #1
 8002f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f86:	f7fe f91b 	bl	80011c0 <HAL_GetTick>
 8002f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f8c:	e008      	b.n	8002fa0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f8e:	f7fe f917 	bl	80011c0 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e05c      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fa0:	4b11      	ldr	r3, [pc, #68]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d0f0      	beq.n	8002f8e <HAL_RCC_OscConfig+0x416>
 8002fac:	e054      	b.n	8003058 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fae:	4b10      	ldr	r3, [pc, #64]	; (8002ff0 <HAL_RCC_OscConfig+0x478>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb4:	f7fe f904 	bl	80011c0 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fbc:	f7fe f900 	bl	80011c0 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e045      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fce:	4b06      	ldr	r3, [pc, #24]	; (8002fe8 <HAL_RCC_OscConfig+0x470>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f0      	bne.n	8002fbc <HAL_RCC_OscConfig+0x444>
 8002fda:	e03d      	b.n	8003058 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d107      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e038      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40007000 	.word	0x40007000
 8002ff0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ff4:	4b1b      	ldr	r3, [pc, #108]	; (8003064 <HAL_RCC_OscConfig+0x4ec>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d028      	beq.n	8003054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800300c:	429a      	cmp	r2, r3
 800300e:	d121      	bne.n	8003054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800301a:	429a      	cmp	r2, r3
 800301c:	d11a      	bne.n	8003054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003024:	4013      	ands	r3, r2
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800302a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800302c:	4293      	cmp	r3, r2
 800302e:	d111      	bne.n	8003054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303a:	085b      	lsrs	r3, r3, #1
 800303c:	3b01      	subs	r3, #1
 800303e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003040:	429a      	cmp	r2, r3
 8003042:	d107      	bne.n	8003054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003050:	429a      	cmp	r2, r3
 8003052:	d001      	beq.n	8003058 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e000      	b.n	800305a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3718      	adds	r7, #24
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40023800 	.word	0x40023800

08003068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e0cc      	b.n	8003216 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800307c:	4b68      	ldr	r3, [pc, #416]	; (8003220 <HAL_RCC_ClockConfig+0x1b8>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 030f 	and.w	r3, r3, #15
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d90c      	bls.n	80030a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308a:	4b65      	ldr	r3, [pc, #404]	; (8003220 <HAL_RCC_ClockConfig+0x1b8>)
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	b2d2      	uxtb	r2, r2
 8003090:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003092:	4b63      	ldr	r3, [pc, #396]	; (8003220 <HAL_RCC_ClockConfig+0x1b8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	683a      	ldr	r2, [r7, #0]
 800309c:	429a      	cmp	r2, r3
 800309e:	d001      	beq.n	80030a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e0b8      	b.n	8003216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d020      	beq.n	80030f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0304 	and.w	r3, r3, #4
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d005      	beq.n	80030c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030bc:	4b59      	ldr	r3, [pc, #356]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	4a58      	ldr	r2, [pc, #352]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80030c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80030c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0308 	and.w	r3, r3, #8
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d005      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030d4:	4b53      	ldr	r3, [pc, #332]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	4a52      	ldr	r2, [pc, #328]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80030da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80030de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030e0:	4b50      	ldr	r3, [pc, #320]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	494d      	ldr	r1, [pc, #308]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d044      	beq.n	8003188 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d107      	bne.n	8003116 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003106:	4b47      	ldr	r3, [pc, #284]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d119      	bne.n	8003146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e07f      	b.n	8003216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2b02      	cmp	r3, #2
 800311c:	d003      	beq.n	8003126 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003122:	2b03      	cmp	r3, #3
 8003124:	d107      	bne.n	8003136 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003126:	4b3f      	ldr	r3, [pc, #252]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d109      	bne.n	8003146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e06f      	b.n	8003216 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003136:	4b3b      	ldr	r3, [pc, #236]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e067      	b.n	8003216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003146:	4b37      	ldr	r3, [pc, #220]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f023 0203 	bic.w	r2, r3, #3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	4934      	ldr	r1, [pc, #208]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 8003154:	4313      	orrs	r3, r2
 8003156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003158:	f7fe f832 	bl	80011c0 <HAL_GetTick>
 800315c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800315e:	e00a      	b.n	8003176 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003160:	f7fe f82e 	bl	80011c0 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	f241 3288 	movw	r2, #5000	; 0x1388
 800316e:	4293      	cmp	r3, r2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e04f      	b.n	8003216 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003176:	4b2b      	ldr	r3, [pc, #172]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f003 020c 	and.w	r2, r3, #12
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	429a      	cmp	r2, r3
 8003186:	d1eb      	bne.n	8003160 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003188:	4b25      	ldr	r3, [pc, #148]	; (8003220 <HAL_RCC_ClockConfig+0x1b8>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 030f 	and.w	r3, r3, #15
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	429a      	cmp	r2, r3
 8003194:	d20c      	bcs.n	80031b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003196:	4b22      	ldr	r3, [pc, #136]	; (8003220 <HAL_RCC_ClockConfig+0x1b8>)
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	b2d2      	uxtb	r2, r2
 800319c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800319e:	4b20      	ldr	r3, [pc, #128]	; (8003220 <HAL_RCC_ClockConfig+0x1b8>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d001      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e032      	b.n	8003216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d008      	beq.n	80031ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031bc:	4b19      	ldr	r3, [pc, #100]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	4916      	ldr	r1, [pc, #88]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d009      	beq.n	80031ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031da:	4b12      	ldr	r3, [pc, #72]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	00db      	lsls	r3, r3, #3
 80031e8:	490e      	ldr	r1, [pc, #56]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031ee:	f000 f821 	bl	8003234 <HAL_RCC_GetSysClockFreq>
 80031f2:	4602      	mov	r2, r0
 80031f4:	4b0b      	ldr	r3, [pc, #44]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	091b      	lsrs	r3, r3, #4
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	490a      	ldr	r1, [pc, #40]	; (8003228 <HAL_RCC_ClockConfig+0x1c0>)
 8003200:	5ccb      	ldrb	r3, [r1, r3]
 8003202:	fa22 f303 	lsr.w	r3, r2, r3
 8003206:	4a09      	ldr	r2, [pc, #36]	; (800322c <HAL_RCC_ClockConfig+0x1c4>)
 8003208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800320a:	4b09      	ldr	r3, [pc, #36]	; (8003230 <HAL_RCC_ClockConfig+0x1c8>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd ff92 	bl	8001138 <HAL_InitTick>

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	40023c00 	.word	0x40023c00
 8003224:	40023800 	.word	0x40023800
 8003228:	08004cb0 	.word	0x08004cb0
 800322c:	20000010 	.word	0x20000010
 8003230:	20000014 	.word	0x20000014

08003234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003238:	b094      	sub	sp, #80	; 0x50
 800323a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	647b      	str	r3, [r7, #68]	; 0x44
 8003240:	2300      	movs	r3, #0
 8003242:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003244:	2300      	movs	r3, #0
 8003246:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003248:	2300      	movs	r3, #0
 800324a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800324c:	4b79      	ldr	r3, [pc, #484]	; (8003434 <HAL_RCC_GetSysClockFreq+0x200>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 030c 	and.w	r3, r3, #12
 8003254:	2b08      	cmp	r3, #8
 8003256:	d00d      	beq.n	8003274 <HAL_RCC_GetSysClockFreq+0x40>
 8003258:	2b08      	cmp	r3, #8
 800325a:	f200 80e1 	bhi.w	8003420 <HAL_RCC_GetSysClockFreq+0x1ec>
 800325e:	2b00      	cmp	r3, #0
 8003260:	d002      	beq.n	8003268 <HAL_RCC_GetSysClockFreq+0x34>
 8003262:	2b04      	cmp	r3, #4
 8003264:	d003      	beq.n	800326e <HAL_RCC_GetSysClockFreq+0x3a>
 8003266:	e0db      	b.n	8003420 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003268:	4b73      	ldr	r3, [pc, #460]	; (8003438 <HAL_RCC_GetSysClockFreq+0x204>)
 800326a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800326c:	e0db      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800326e:	4b73      	ldr	r3, [pc, #460]	; (800343c <HAL_RCC_GetSysClockFreq+0x208>)
 8003270:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003272:	e0d8      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003274:	4b6f      	ldr	r3, [pc, #444]	; (8003434 <HAL_RCC_GetSysClockFreq+0x200>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800327c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800327e:	4b6d      	ldr	r3, [pc, #436]	; (8003434 <HAL_RCC_GetSysClockFreq+0x200>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d063      	beq.n	8003352 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800328a:	4b6a      	ldr	r3, [pc, #424]	; (8003434 <HAL_RCC_GetSysClockFreq+0x200>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	099b      	lsrs	r3, r3, #6
 8003290:	2200      	movs	r2, #0
 8003292:	63bb      	str	r3, [r7, #56]	; 0x38
 8003294:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800329c:	633b      	str	r3, [r7, #48]	; 0x30
 800329e:	2300      	movs	r3, #0
 80032a0:	637b      	str	r3, [r7, #52]	; 0x34
 80032a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80032a6:	4622      	mov	r2, r4
 80032a8:	462b      	mov	r3, r5
 80032aa:	f04f 0000 	mov.w	r0, #0
 80032ae:	f04f 0100 	mov.w	r1, #0
 80032b2:	0159      	lsls	r1, r3, #5
 80032b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032b8:	0150      	lsls	r0, r2, #5
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	4621      	mov	r1, r4
 80032c0:	1a51      	subs	r1, r2, r1
 80032c2:	6139      	str	r1, [r7, #16]
 80032c4:	4629      	mov	r1, r5
 80032c6:	eb63 0301 	sbc.w	r3, r3, r1
 80032ca:	617b      	str	r3, [r7, #20]
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032d8:	4659      	mov	r1, fp
 80032da:	018b      	lsls	r3, r1, #6
 80032dc:	4651      	mov	r1, sl
 80032de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032e2:	4651      	mov	r1, sl
 80032e4:	018a      	lsls	r2, r1, #6
 80032e6:	4651      	mov	r1, sl
 80032e8:	ebb2 0801 	subs.w	r8, r2, r1
 80032ec:	4659      	mov	r1, fp
 80032ee:	eb63 0901 	sbc.w	r9, r3, r1
 80032f2:	f04f 0200 	mov.w	r2, #0
 80032f6:	f04f 0300 	mov.w	r3, #0
 80032fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003302:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003306:	4690      	mov	r8, r2
 8003308:	4699      	mov	r9, r3
 800330a:	4623      	mov	r3, r4
 800330c:	eb18 0303 	adds.w	r3, r8, r3
 8003310:	60bb      	str	r3, [r7, #8]
 8003312:	462b      	mov	r3, r5
 8003314:	eb49 0303 	adc.w	r3, r9, r3
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	f04f 0200 	mov.w	r2, #0
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003326:	4629      	mov	r1, r5
 8003328:	024b      	lsls	r3, r1, #9
 800332a:	4621      	mov	r1, r4
 800332c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003330:	4621      	mov	r1, r4
 8003332:	024a      	lsls	r2, r1, #9
 8003334:	4610      	mov	r0, r2
 8003336:	4619      	mov	r1, r3
 8003338:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800333a:	2200      	movs	r2, #0
 800333c:	62bb      	str	r3, [r7, #40]	; 0x28
 800333e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003340:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003344:	f7fc ffb4 	bl	80002b0 <__aeabi_uldivmod>
 8003348:	4602      	mov	r2, r0
 800334a:	460b      	mov	r3, r1
 800334c:	4613      	mov	r3, r2
 800334e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003350:	e058      	b.n	8003404 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003352:	4b38      	ldr	r3, [pc, #224]	; (8003434 <HAL_RCC_GetSysClockFreq+0x200>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	099b      	lsrs	r3, r3, #6
 8003358:	2200      	movs	r2, #0
 800335a:	4618      	mov	r0, r3
 800335c:	4611      	mov	r1, r2
 800335e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003362:	623b      	str	r3, [r7, #32]
 8003364:	2300      	movs	r3, #0
 8003366:	627b      	str	r3, [r7, #36]	; 0x24
 8003368:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800336c:	4642      	mov	r2, r8
 800336e:	464b      	mov	r3, r9
 8003370:	f04f 0000 	mov.w	r0, #0
 8003374:	f04f 0100 	mov.w	r1, #0
 8003378:	0159      	lsls	r1, r3, #5
 800337a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800337e:	0150      	lsls	r0, r2, #5
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	4641      	mov	r1, r8
 8003386:	ebb2 0a01 	subs.w	sl, r2, r1
 800338a:	4649      	mov	r1, r9
 800338c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003390:	f04f 0200 	mov.w	r2, #0
 8003394:	f04f 0300 	mov.w	r3, #0
 8003398:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800339c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033a4:	ebb2 040a 	subs.w	r4, r2, sl
 80033a8:	eb63 050b 	sbc.w	r5, r3, fp
 80033ac:	f04f 0200 	mov.w	r2, #0
 80033b0:	f04f 0300 	mov.w	r3, #0
 80033b4:	00eb      	lsls	r3, r5, #3
 80033b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033ba:	00e2      	lsls	r2, r4, #3
 80033bc:	4614      	mov	r4, r2
 80033be:	461d      	mov	r5, r3
 80033c0:	4643      	mov	r3, r8
 80033c2:	18e3      	adds	r3, r4, r3
 80033c4:	603b      	str	r3, [r7, #0]
 80033c6:	464b      	mov	r3, r9
 80033c8:	eb45 0303 	adc.w	r3, r5, r3
 80033cc:	607b      	str	r3, [r7, #4]
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033da:	4629      	mov	r1, r5
 80033dc:	028b      	lsls	r3, r1, #10
 80033de:	4621      	mov	r1, r4
 80033e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033e4:	4621      	mov	r1, r4
 80033e6:	028a      	lsls	r2, r1, #10
 80033e8:	4610      	mov	r0, r2
 80033ea:	4619      	mov	r1, r3
 80033ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033ee:	2200      	movs	r2, #0
 80033f0:	61bb      	str	r3, [r7, #24]
 80033f2:	61fa      	str	r2, [r7, #28]
 80033f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033f8:	f7fc ff5a 	bl	80002b0 <__aeabi_uldivmod>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4613      	mov	r3, r2
 8003402:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <HAL_RCC_GetSysClockFreq+0x200>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	0c1b      	lsrs	r3, r3, #16
 800340a:	f003 0303 	and.w	r3, r3, #3
 800340e:	3301      	adds	r3, #1
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003414:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003416:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003418:	fbb2 f3f3 	udiv	r3, r2, r3
 800341c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800341e:	e002      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003420:	4b05      	ldr	r3, [pc, #20]	; (8003438 <HAL_RCC_GetSysClockFreq+0x204>)
 8003422:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003424:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003428:	4618      	mov	r0, r3
 800342a:	3750      	adds	r7, #80	; 0x50
 800342c:	46bd      	mov	sp, r7
 800342e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003432:	bf00      	nop
 8003434:	40023800 	.word	0x40023800
 8003438:	00f42400 	.word	0x00f42400
 800343c:	007a1200 	.word	0x007a1200

08003440 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003444:	4b03      	ldr	r3, [pc, #12]	; (8003454 <HAL_RCC_GetHCLKFreq+0x14>)
 8003446:	681b      	ldr	r3, [r3, #0]
}
 8003448:	4618      	mov	r0, r3
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	20000010 	.word	0x20000010

08003458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800345c:	f7ff fff0 	bl	8003440 <HAL_RCC_GetHCLKFreq>
 8003460:	4602      	mov	r2, r0
 8003462:	4b05      	ldr	r3, [pc, #20]	; (8003478 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	0a9b      	lsrs	r3, r3, #10
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	4903      	ldr	r1, [pc, #12]	; (800347c <HAL_RCC_GetPCLK1Freq+0x24>)
 800346e:	5ccb      	ldrb	r3, [r1, r3]
 8003470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003474:	4618      	mov	r0, r3
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40023800 	.word	0x40023800
 800347c:	08004cc0 	.word	0x08004cc0

08003480 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003484:	f7ff ffdc 	bl	8003440 <HAL_RCC_GetHCLKFreq>
 8003488:	4602      	mov	r2, r0
 800348a:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	0b5b      	lsrs	r3, r3, #13
 8003490:	f003 0307 	and.w	r3, r3, #7
 8003494:	4903      	ldr	r1, [pc, #12]	; (80034a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003496:	5ccb      	ldrb	r3, [r1, r3]
 8003498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800349c:	4618      	mov	r0, r3
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40023800 	.word	0x40023800
 80034a4:	08004cc0 	.word	0x08004cc0

080034a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e03f      	b.n	800353a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d106      	bne.n	80034d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f7ff faa8 	bl	8002a24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2224      	movs	r2, #36	; 0x24
 80034d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f9cb 	bl	8003888 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003500:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	695a      	ldr	r2, [r3, #20]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003510:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68da      	ldr	r2, [r3, #12]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003520:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2220      	movs	r2, #32
 800352c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b08a      	sub	sp, #40	; 0x28
 8003546:	af02      	add	r7, sp, #8
 8003548:	60f8      	str	r0, [r7, #12]
 800354a:	60b9      	str	r1, [r7, #8]
 800354c:	603b      	str	r3, [r7, #0]
 800354e:	4613      	mov	r3, r2
 8003550:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003552:	2300      	movs	r3, #0
 8003554:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b20      	cmp	r3, #32
 8003560:	d17c      	bne.n	800365c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d002      	beq.n	800356e <HAL_UART_Transmit+0x2c>
 8003568:	88fb      	ldrh	r3, [r7, #6]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e075      	b.n	800365e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003578:	2b01      	cmp	r3, #1
 800357a:	d101      	bne.n	8003580 <HAL_UART_Transmit+0x3e>
 800357c:	2302      	movs	r3, #2
 800357e:	e06e      	b.n	800365e <HAL_UART_Transmit+0x11c>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2221      	movs	r2, #33	; 0x21
 8003592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003596:	f7fd fe13 	bl	80011c0 <HAL_GetTick>
 800359a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	88fa      	ldrh	r2, [r7, #6]
 80035a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	88fa      	ldrh	r2, [r7, #6]
 80035a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035b0:	d108      	bne.n	80035c4 <HAL_UART_Transmit+0x82>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d104      	bne.n	80035c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	61bb      	str	r3, [r7, #24]
 80035c2:	e003      	b.n	80035cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80035d4:	e02a      	b.n	800362c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	2200      	movs	r2, #0
 80035de:	2180      	movs	r1, #128	; 0x80
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 f8e2 	bl	80037aa <UART_WaitOnFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e036      	b.n	800365e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10b      	bne.n	800360e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003604:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	3302      	adds	r3, #2
 800360a:	61bb      	str	r3, [r7, #24]
 800360c:	e007      	b.n	800361e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	781a      	ldrb	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	3301      	adds	r3, #1
 800361c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003622:	b29b      	uxth	r3, r3
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003630:	b29b      	uxth	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1cf      	bne.n	80035d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	9300      	str	r3, [sp, #0]
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2200      	movs	r2, #0
 800363e:	2140      	movs	r1, #64	; 0x40
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f000 f8b2 	bl	80037aa <UART_WaitOnFlagUntilTimeout>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d001      	beq.n	8003650 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e006      	b.n	800365e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2220      	movs	r2, #32
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003658:	2300      	movs	r3, #0
 800365a:	e000      	b.n	800365e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800365c:	2302      	movs	r3, #2
  }
}
 800365e:	4618      	mov	r0, r3
 8003660:	3720      	adds	r7, #32
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b08a      	sub	sp, #40	; 0x28
 800366a:	af02      	add	r7, sp, #8
 800366c:	60f8      	str	r0, [r7, #12]
 800366e:	60b9      	str	r1, [r7, #8]
 8003670:	603b      	str	r3, [r7, #0]
 8003672:	4613      	mov	r3, r2
 8003674:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b20      	cmp	r3, #32
 8003684:	f040 808c 	bne.w	80037a0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d002      	beq.n	8003694 <HAL_UART_Receive+0x2e>
 800368e:	88fb      	ldrh	r3, [r7, #6]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e084      	b.n	80037a2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d101      	bne.n	80036a6 <HAL_UART_Receive+0x40>
 80036a2:	2302      	movs	r3, #2
 80036a4:	e07d      	b.n	80037a2 <HAL_UART_Receive+0x13c>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2222      	movs	r2, #34	; 0x22
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036c2:	f7fd fd7d 	bl	80011c0 <HAL_GetTick>
 80036c6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	88fa      	ldrh	r2, [r7, #6]
 80036cc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	88fa      	ldrh	r2, [r7, #6]
 80036d2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036dc:	d108      	bne.n	80036f0 <HAL_UART_Receive+0x8a>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d104      	bne.n	80036f0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80036e6:	2300      	movs	r3, #0
 80036e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	61bb      	str	r3, [r7, #24]
 80036ee:	e003      	b.n	80036f8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036f4:	2300      	movs	r3, #0
 80036f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003700:	e043      	b.n	800378a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	2200      	movs	r2, #0
 800370a:	2120      	movs	r1, #32
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 f84c 	bl	80037aa <UART_WaitOnFlagUntilTimeout>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e042      	b.n	80037a2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10c      	bne.n	800373c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	b29b      	uxth	r3, r3
 800372a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800372e:	b29a      	uxth	r2, r3
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	3302      	adds	r3, #2
 8003738:	61bb      	str	r3, [r7, #24]
 800373a:	e01f      	b.n	800377c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003744:	d007      	beq.n	8003756 <HAL_UART_Receive+0xf0>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10a      	bne.n	8003764 <HAL_UART_Receive+0xfe>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d106      	bne.n	8003764 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	b2da      	uxtb	r2, r3
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	701a      	strb	r2, [r3, #0]
 8003762:	e008      	b.n	8003776 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	b2db      	uxtb	r3, r3
 800376c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003770:	b2da      	uxtb	r2, r3
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	3301      	adds	r3, #1
 800377a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1b6      	bne.n	8003702 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2220      	movs	r2, #32
 8003798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	e000      	b.n	80037a2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80037a0:	2302      	movs	r3, #2
  }
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3720      	adds	r7, #32
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b090      	sub	sp, #64	; 0x40
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	60f8      	str	r0, [r7, #12]
 80037b2:	60b9      	str	r1, [r7, #8]
 80037b4:	603b      	str	r3, [r7, #0]
 80037b6:	4613      	mov	r3, r2
 80037b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037ba:	e050      	b.n	800385e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037c2:	d04c      	beq.n	800385e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d007      	beq.n	80037da <UART_WaitOnFlagUntilTimeout+0x30>
 80037ca:	f7fd fcf9 	bl	80011c0 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d241      	bcs.n	800385e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	330c      	adds	r3, #12
 80037e0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037e4:	e853 3f00 	ldrex	r3, [r3]
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	330c      	adds	r3, #12
 80037f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037fa:	637a      	str	r2, [r7, #52]	; 0x34
 80037fc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003800:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003802:	e841 2300 	strex	r3, r2, [r1]
 8003806:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1e5      	bne.n	80037da <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	3314      	adds	r3, #20
 8003814:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	e853 3f00 	ldrex	r3, [r3]
 800381c:	613b      	str	r3, [r7, #16]
   return(result);
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	f023 0301 	bic.w	r3, r3, #1
 8003824:	63bb      	str	r3, [r7, #56]	; 0x38
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3314      	adds	r3, #20
 800382c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800382e:	623a      	str	r2, [r7, #32]
 8003830:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003832:	69f9      	ldr	r1, [r7, #28]
 8003834:	6a3a      	ldr	r2, [r7, #32]
 8003836:	e841 2300 	strex	r3, r2, [r1]
 800383a:	61bb      	str	r3, [r7, #24]
   return(result);
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1e5      	bne.n	800380e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2220      	movs	r2, #32
 8003846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2220      	movs	r2, #32
 800384e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e00f      	b.n	800387e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4013      	ands	r3, r2
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	429a      	cmp	r2, r3
 800386c:	bf0c      	ite	eq
 800386e:	2301      	moveq	r3, #1
 8003870:	2300      	movne	r3, #0
 8003872:	b2db      	uxtb	r3, r3
 8003874:	461a      	mov	r2, r3
 8003876:	79fb      	ldrb	r3, [r7, #7]
 8003878:	429a      	cmp	r2, r3
 800387a:	d09f      	beq.n	80037bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3740      	adds	r7, #64	; 0x40
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
	...

08003888 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800388c:	b0c0      	sub	sp, #256	; 0x100
 800388e:	af00      	add	r7, sp, #0
 8003890:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80038a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038a4:	68d9      	ldr	r1, [r3, #12]
 80038a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	ea40 0301 	orr.w	r3, r0, r1
 80038b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	431a      	orrs	r2, r3
 80038c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	431a      	orrs	r2, r3
 80038c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80038e0:	f021 010c 	bic.w	r1, r1, #12
 80038e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80038ee:	430b      	orrs	r3, r1
 80038f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80038fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003902:	6999      	ldr	r1, [r3, #24]
 8003904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	ea40 0301 	orr.w	r3, r0, r1
 800390e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	4b8f      	ldr	r3, [pc, #572]	; (8003b54 <UART_SetConfig+0x2cc>)
 8003918:	429a      	cmp	r2, r3
 800391a:	d005      	beq.n	8003928 <UART_SetConfig+0xa0>
 800391c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	4b8d      	ldr	r3, [pc, #564]	; (8003b58 <UART_SetConfig+0x2d0>)
 8003924:	429a      	cmp	r2, r3
 8003926:	d104      	bne.n	8003932 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003928:	f7ff fdaa 	bl	8003480 <HAL_RCC_GetPCLK2Freq>
 800392c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003930:	e003      	b.n	800393a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003932:	f7ff fd91 	bl	8003458 <HAL_RCC_GetPCLK1Freq>
 8003936:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800393a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003944:	f040 810c 	bne.w	8003b60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800394c:	2200      	movs	r2, #0
 800394e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003952:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003956:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800395a:	4622      	mov	r2, r4
 800395c:	462b      	mov	r3, r5
 800395e:	1891      	adds	r1, r2, r2
 8003960:	65b9      	str	r1, [r7, #88]	; 0x58
 8003962:	415b      	adcs	r3, r3
 8003964:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003966:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800396a:	4621      	mov	r1, r4
 800396c:	eb12 0801 	adds.w	r8, r2, r1
 8003970:	4629      	mov	r1, r5
 8003972:	eb43 0901 	adc.w	r9, r3, r1
 8003976:	f04f 0200 	mov.w	r2, #0
 800397a:	f04f 0300 	mov.w	r3, #0
 800397e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003982:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003986:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800398a:	4690      	mov	r8, r2
 800398c:	4699      	mov	r9, r3
 800398e:	4623      	mov	r3, r4
 8003990:	eb18 0303 	adds.w	r3, r8, r3
 8003994:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003998:	462b      	mov	r3, r5
 800399a:	eb49 0303 	adc.w	r3, r9, r3
 800399e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80039a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80039ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80039b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80039b6:	460b      	mov	r3, r1
 80039b8:	18db      	adds	r3, r3, r3
 80039ba:	653b      	str	r3, [r7, #80]	; 0x50
 80039bc:	4613      	mov	r3, r2
 80039be:	eb42 0303 	adc.w	r3, r2, r3
 80039c2:	657b      	str	r3, [r7, #84]	; 0x54
 80039c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80039c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80039cc:	f7fc fc70 	bl	80002b0 <__aeabi_uldivmod>
 80039d0:	4602      	mov	r2, r0
 80039d2:	460b      	mov	r3, r1
 80039d4:	4b61      	ldr	r3, [pc, #388]	; (8003b5c <UART_SetConfig+0x2d4>)
 80039d6:	fba3 2302 	umull	r2, r3, r3, r2
 80039da:	095b      	lsrs	r3, r3, #5
 80039dc:	011c      	lsls	r4, r3, #4
 80039de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039e2:	2200      	movs	r2, #0
 80039e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80039e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80039ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80039f0:	4642      	mov	r2, r8
 80039f2:	464b      	mov	r3, r9
 80039f4:	1891      	adds	r1, r2, r2
 80039f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80039f8:	415b      	adcs	r3, r3
 80039fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a00:	4641      	mov	r1, r8
 8003a02:	eb12 0a01 	adds.w	sl, r2, r1
 8003a06:	4649      	mov	r1, r9
 8003a08:	eb43 0b01 	adc.w	fp, r3, r1
 8003a0c:	f04f 0200 	mov.w	r2, #0
 8003a10:	f04f 0300 	mov.w	r3, #0
 8003a14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a20:	4692      	mov	sl, r2
 8003a22:	469b      	mov	fp, r3
 8003a24:	4643      	mov	r3, r8
 8003a26:	eb1a 0303 	adds.w	r3, sl, r3
 8003a2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a2e:	464b      	mov	r3, r9
 8003a30:	eb4b 0303 	adc.w	r3, fp, r3
 8003a34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a44:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003a48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	18db      	adds	r3, r3, r3
 8003a50:	643b      	str	r3, [r7, #64]	; 0x40
 8003a52:	4613      	mov	r3, r2
 8003a54:	eb42 0303 	adc.w	r3, r2, r3
 8003a58:	647b      	str	r3, [r7, #68]	; 0x44
 8003a5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003a62:	f7fc fc25 	bl	80002b0 <__aeabi_uldivmod>
 8003a66:	4602      	mov	r2, r0
 8003a68:	460b      	mov	r3, r1
 8003a6a:	4611      	mov	r1, r2
 8003a6c:	4b3b      	ldr	r3, [pc, #236]	; (8003b5c <UART_SetConfig+0x2d4>)
 8003a6e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a72:	095b      	lsrs	r3, r3, #5
 8003a74:	2264      	movs	r2, #100	; 0x64
 8003a76:	fb02 f303 	mul.w	r3, r2, r3
 8003a7a:	1acb      	subs	r3, r1, r3
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003a82:	4b36      	ldr	r3, [pc, #216]	; (8003b5c <UART_SetConfig+0x2d4>)
 8003a84:	fba3 2302 	umull	r2, r3, r3, r2
 8003a88:	095b      	lsrs	r3, r3, #5
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a90:	441c      	add	r4, r3
 8003a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a96:	2200      	movs	r2, #0
 8003a98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003a9c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003aa0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003aa4:	4642      	mov	r2, r8
 8003aa6:	464b      	mov	r3, r9
 8003aa8:	1891      	adds	r1, r2, r2
 8003aaa:	63b9      	str	r1, [r7, #56]	; 0x38
 8003aac:	415b      	adcs	r3, r3
 8003aae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ab0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003ab4:	4641      	mov	r1, r8
 8003ab6:	1851      	adds	r1, r2, r1
 8003ab8:	6339      	str	r1, [r7, #48]	; 0x30
 8003aba:	4649      	mov	r1, r9
 8003abc:	414b      	adcs	r3, r1
 8003abe:	637b      	str	r3, [r7, #52]	; 0x34
 8003ac0:	f04f 0200 	mov.w	r2, #0
 8003ac4:	f04f 0300 	mov.w	r3, #0
 8003ac8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003acc:	4659      	mov	r1, fp
 8003ace:	00cb      	lsls	r3, r1, #3
 8003ad0:	4651      	mov	r1, sl
 8003ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ad6:	4651      	mov	r1, sl
 8003ad8:	00ca      	lsls	r2, r1, #3
 8003ada:	4610      	mov	r0, r2
 8003adc:	4619      	mov	r1, r3
 8003ade:	4603      	mov	r3, r0
 8003ae0:	4642      	mov	r2, r8
 8003ae2:	189b      	adds	r3, r3, r2
 8003ae4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ae8:	464b      	mov	r3, r9
 8003aea:	460a      	mov	r2, r1
 8003aec:	eb42 0303 	adc.w	r3, r2, r3
 8003af0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003b00:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003b04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003b08:	460b      	mov	r3, r1
 8003b0a:	18db      	adds	r3, r3, r3
 8003b0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b0e:	4613      	mov	r3, r2
 8003b10:	eb42 0303 	adc.w	r3, r2, r3
 8003b14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003b1e:	f7fc fbc7 	bl	80002b0 <__aeabi_uldivmod>
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	4b0d      	ldr	r3, [pc, #52]	; (8003b5c <UART_SetConfig+0x2d4>)
 8003b28:	fba3 1302 	umull	r1, r3, r3, r2
 8003b2c:	095b      	lsrs	r3, r3, #5
 8003b2e:	2164      	movs	r1, #100	; 0x64
 8003b30:	fb01 f303 	mul.w	r3, r1, r3
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	3332      	adds	r3, #50	; 0x32
 8003b3a:	4a08      	ldr	r2, [pc, #32]	; (8003b5c <UART_SetConfig+0x2d4>)
 8003b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b40:	095b      	lsrs	r3, r3, #5
 8003b42:	f003 0207 	and.w	r2, r3, #7
 8003b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4422      	add	r2, r4
 8003b4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b50:	e105      	b.n	8003d5e <UART_SetConfig+0x4d6>
 8003b52:	bf00      	nop
 8003b54:	40011000 	.word	0x40011000
 8003b58:	40011400 	.word	0x40011400
 8003b5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b64:	2200      	movs	r2, #0
 8003b66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003b6a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003b6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003b72:	4642      	mov	r2, r8
 8003b74:	464b      	mov	r3, r9
 8003b76:	1891      	adds	r1, r2, r2
 8003b78:	6239      	str	r1, [r7, #32]
 8003b7a:	415b      	adcs	r3, r3
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b82:	4641      	mov	r1, r8
 8003b84:	1854      	adds	r4, r2, r1
 8003b86:	4649      	mov	r1, r9
 8003b88:	eb43 0501 	adc.w	r5, r3, r1
 8003b8c:	f04f 0200 	mov.w	r2, #0
 8003b90:	f04f 0300 	mov.w	r3, #0
 8003b94:	00eb      	lsls	r3, r5, #3
 8003b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b9a:	00e2      	lsls	r2, r4, #3
 8003b9c:	4614      	mov	r4, r2
 8003b9e:	461d      	mov	r5, r3
 8003ba0:	4643      	mov	r3, r8
 8003ba2:	18e3      	adds	r3, r4, r3
 8003ba4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003ba8:	464b      	mov	r3, r9
 8003baa:	eb45 0303 	adc.w	r3, r5, r3
 8003bae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003bbe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	f04f 0300 	mov.w	r3, #0
 8003bca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003bce:	4629      	mov	r1, r5
 8003bd0:	008b      	lsls	r3, r1, #2
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bd8:	4621      	mov	r1, r4
 8003bda:	008a      	lsls	r2, r1, #2
 8003bdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003be0:	f7fc fb66 	bl	80002b0 <__aeabi_uldivmod>
 8003be4:	4602      	mov	r2, r0
 8003be6:	460b      	mov	r3, r1
 8003be8:	4b60      	ldr	r3, [pc, #384]	; (8003d6c <UART_SetConfig+0x4e4>)
 8003bea:	fba3 2302 	umull	r2, r3, r3, r2
 8003bee:	095b      	lsrs	r3, r3, #5
 8003bf0:	011c      	lsls	r4, r3, #4
 8003bf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003bfc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003c00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003c04:	4642      	mov	r2, r8
 8003c06:	464b      	mov	r3, r9
 8003c08:	1891      	adds	r1, r2, r2
 8003c0a:	61b9      	str	r1, [r7, #24]
 8003c0c:	415b      	adcs	r3, r3
 8003c0e:	61fb      	str	r3, [r7, #28]
 8003c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c14:	4641      	mov	r1, r8
 8003c16:	1851      	adds	r1, r2, r1
 8003c18:	6139      	str	r1, [r7, #16]
 8003c1a:	4649      	mov	r1, r9
 8003c1c:	414b      	adcs	r3, r1
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	f04f 0200 	mov.w	r2, #0
 8003c24:	f04f 0300 	mov.w	r3, #0
 8003c28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c2c:	4659      	mov	r1, fp
 8003c2e:	00cb      	lsls	r3, r1, #3
 8003c30:	4651      	mov	r1, sl
 8003c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c36:	4651      	mov	r1, sl
 8003c38:	00ca      	lsls	r2, r1, #3
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	4603      	mov	r3, r0
 8003c40:	4642      	mov	r2, r8
 8003c42:	189b      	adds	r3, r3, r2
 8003c44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c48:	464b      	mov	r3, r9
 8003c4a:	460a      	mov	r2, r1
 8003c4c:	eb42 0303 	adc.w	r3, r2, r3
 8003c50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003c60:	f04f 0200 	mov.w	r2, #0
 8003c64:	f04f 0300 	mov.w	r3, #0
 8003c68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003c6c:	4649      	mov	r1, r9
 8003c6e:	008b      	lsls	r3, r1, #2
 8003c70:	4641      	mov	r1, r8
 8003c72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c76:	4641      	mov	r1, r8
 8003c78:	008a      	lsls	r2, r1, #2
 8003c7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003c7e:	f7fc fb17 	bl	80002b0 <__aeabi_uldivmod>
 8003c82:	4602      	mov	r2, r0
 8003c84:	460b      	mov	r3, r1
 8003c86:	4b39      	ldr	r3, [pc, #228]	; (8003d6c <UART_SetConfig+0x4e4>)
 8003c88:	fba3 1302 	umull	r1, r3, r3, r2
 8003c8c:	095b      	lsrs	r3, r3, #5
 8003c8e:	2164      	movs	r1, #100	; 0x64
 8003c90:	fb01 f303 	mul.w	r3, r1, r3
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	011b      	lsls	r3, r3, #4
 8003c98:	3332      	adds	r3, #50	; 0x32
 8003c9a:	4a34      	ldr	r2, [pc, #208]	; (8003d6c <UART_SetConfig+0x4e4>)
 8003c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca0:	095b      	lsrs	r3, r3, #5
 8003ca2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ca6:	441c      	add	r4, r3
 8003ca8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003cac:	2200      	movs	r2, #0
 8003cae:	673b      	str	r3, [r7, #112]	; 0x70
 8003cb0:	677a      	str	r2, [r7, #116]	; 0x74
 8003cb2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003cb6:	4642      	mov	r2, r8
 8003cb8:	464b      	mov	r3, r9
 8003cba:	1891      	adds	r1, r2, r2
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	415b      	adcs	r3, r3
 8003cc0:	60fb      	str	r3, [r7, #12]
 8003cc2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cc6:	4641      	mov	r1, r8
 8003cc8:	1851      	adds	r1, r2, r1
 8003cca:	6039      	str	r1, [r7, #0]
 8003ccc:	4649      	mov	r1, r9
 8003cce:	414b      	adcs	r3, r1
 8003cd0:	607b      	str	r3, [r7, #4]
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003cde:	4659      	mov	r1, fp
 8003ce0:	00cb      	lsls	r3, r1, #3
 8003ce2:	4651      	mov	r1, sl
 8003ce4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ce8:	4651      	mov	r1, sl
 8003cea:	00ca      	lsls	r2, r1, #3
 8003cec:	4610      	mov	r0, r2
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	4642      	mov	r2, r8
 8003cf4:	189b      	adds	r3, r3, r2
 8003cf6:	66bb      	str	r3, [r7, #104]	; 0x68
 8003cf8:	464b      	mov	r3, r9
 8003cfa:	460a      	mov	r2, r1
 8003cfc:	eb42 0303 	adc.w	r3, r2, r3
 8003d00:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	663b      	str	r3, [r7, #96]	; 0x60
 8003d0c:	667a      	str	r2, [r7, #100]	; 0x64
 8003d0e:	f04f 0200 	mov.w	r2, #0
 8003d12:	f04f 0300 	mov.w	r3, #0
 8003d16:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003d1a:	4649      	mov	r1, r9
 8003d1c:	008b      	lsls	r3, r1, #2
 8003d1e:	4641      	mov	r1, r8
 8003d20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d24:	4641      	mov	r1, r8
 8003d26:	008a      	lsls	r2, r1, #2
 8003d28:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003d2c:	f7fc fac0 	bl	80002b0 <__aeabi_uldivmod>
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	4b0d      	ldr	r3, [pc, #52]	; (8003d6c <UART_SetConfig+0x4e4>)
 8003d36:	fba3 1302 	umull	r1, r3, r3, r2
 8003d3a:	095b      	lsrs	r3, r3, #5
 8003d3c:	2164      	movs	r1, #100	; 0x64
 8003d3e:	fb01 f303 	mul.w	r3, r1, r3
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	011b      	lsls	r3, r3, #4
 8003d46:	3332      	adds	r3, #50	; 0x32
 8003d48:	4a08      	ldr	r2, [pc, #32]	; (8003d6c <UART_SetConfig+0x4e4>)
 8003d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4e:	095b      	lsrs	r3, r3, #5
 8003d50:	f003 020f 	and.w	r2, r3, #15
 8003d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4422      	add	r2, r4
 8003d5c:	609a      	str	r2, [r3, #8]
}
 8003d5e:	bf00      	nop
 8003d60:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003d64:	46bd      	mov	sp, r7
 8003d66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d6a:	bf00      	nop
 8003d6c:	51eb851f 	.word	0x51eb851f

08003d70 <adxl345_FSM_init>:
static char serial_bufferRx[1024];
static uint16_t cont_txtBuffer = 0;
static HAL_StatusTypeDef msg_Received;


void adxl345_FSM_init() {
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
	uartsendString((uint8_t*) "\nInit State\r\n");
 8003d74:	480e      	ldr	r0, [pc, #56]	; (8003db0 <adxl345_FSM_init+0x40>)
 8003d76:	f7fc fe8f 	bl	8000a98 <uartsendString>
	delayInit(&accSample_delay, SAMPLE_DELAY); //!< Send samples each SAMPLE_DELAY
 8003d7a:	2164      	movs	r1, #100	; 0x64
 8003d7c:	480d      	ldr	r0, [pc, #52]	; (8003db4 <adxl345_FSM_init+0x44>)
 8003d7e:	f7fc fcd3 	bl	8000728 <delayInit>
	if (!adxl345_init()) {
 8003d82:	f7fc fed9 	bl	8000b38 <adxl345_init>
 8003d86:	4603      	mov	r3, r0
 8003d88:	f083 0301 	eor.w	r3, r3, #1
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <adxl345_FSM_init+0x26>
		Error_Handler();
 8003d92:	f000 fa47 	bl	8004224 <Error_Handler>
	}
	HAL_Delay(1000);
 8003d96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d9a:	f7fd fa1d 	bl	80011d8 <HAL_Delay>
	prev_tpState = FSM_reset;
 8003d9e:	4b06      	ldr	r3, [pc, #24]	; (8003db8 <adxl345_FSM_init+0x48>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	701a      	strb	r2, [r3, #0]
	curr_tpState = IDLE;
 8003da4:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <adxl345_FSM_init+0x4c>)
 8003da6:	2201      	movs	r2, #1
 8003da8:	701a      	strb	r2, [r3, #0]
}
 8003daa:	bf00      	nop
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	08004be8 	.word	0x08004be8
 8003db4:	2000016c 	.word	0x2000016c
 8003db8:	20000169 	.word	0x20000169
 8003dbc:	20000168 	.word	0x20000168

08003dc0 <adxl345_FSM_update>:

void adxl345_FSM_update() {
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af02      	add	r7, sp, #8
	//!< Check command received
	msg_Received = uartReceiveStringSize((uint8_t*) serial_bufferRx, 5);
 8003dc6:	2105      	movs	r1, #5
 8003dc8:	4884      	ldr	r0, [pc, #528]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003dca:	f7fc fea1 	bl	8000b10 <uartReceiveStringSize>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	4b83      	ldr	r3, [pc, #524]	; (8003fe0 <adxl345_FSM_update+0x220>)
 8003dd4:	701a      	strb	r2, [r3, #0]

	switch (curr_tpState) {
 8003dd6:	4b83      	ldr	r3, [pc, #524]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	2b03      	cmp	r3, #3
 8003ddc:	f000 8116 	beq.w	800400c <adxl345_FSM_update+0x24c>
 8003de0:	2b03      	cmp	r3, #3
 8003de2:	f300 815d 	bgt.w	80040a0 <adxl345_FSM_update+0x2e0>
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d002      	beq.n	8003df0 <adxl345_FSM_update+0x30>
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d040      	beq.n	8003e70 <adxl345_FSM_update+0xb0>
 8003dee:	e157      	b.n	80040a0 <adxl345_FSM_update+0x2e0>
	/**
	 * Waiting until button is pressed or
	 * serial command is received (SAMPLING, CONFIGURE)
	 */
	case IDLE:
		if (prev_tpState != curr_tpState) {
 8003df0:	4b7d      	ldr	r3, [pc, #500]	; (8003fe8 <adxl345_FSM_update+0x228>)
 8003df2:	781a      	ldrb	r2, [r3, #0]
 8003df4:	4b7b      	ldr	r3, [pc, #492]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d00e      	beq.n	8003e1a <adxl345_FSM_update+0x5a>
			uartsendString((uint8_t*) "\nIdle State\r\n");
 8003dfc:	487b      	ldr	r0, [pc, #492]	; (8003fec <adxl345_FSM_update+0x22c>)
 8003dfe:	f7fc fe4b 	bl	8000a98 <uartsendString>
			adxl345_Enable(false);
 8003e02:	2000      	movs	r0, #0
 8003e04:	f7fc fee8 	bl	8000bd8 <adxl345_Enable>
			BSP_LEDs_On(false,false,false);
 8003e08:	2200      	movs	r2, #0
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	2000      	movs	r0, #0
 8003e0e:	f7fc fd2d 	bl	800086c <BSP_LEDs_On>
			prev_tpState = curr_tpState;
 8003e12:	4b74      	ldr	r3, [pc, #464]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003e14:	781a      	ldrb	r2, [r3, #0]
 8003e16:	4b74      	ldr	r3, [pc, #464]	; (8003fe8 <adxl345_FSM_update+0x228>)
 8003e18:	701a      	strb	r2, [r3, #0]
		}

		BSP_LEDs_On(true,true,true);
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	2001      	movs	r0, #1
 8003e20:	f7fc fd24 	bl	800086c <BSP_LEDs_On>
		if (msg_Received == HAL_OK) {
 8003e24:	4b6e      	ldr	r3, [pc, #440]	; (8003fe0 <adxl345_FSM_update+0x220>)
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d117      	bne.n	8003e5c <adxl345_FSM_update+0x9c>
			if (strcmp((const char*) serial_bufferRx, rx_Cmds[rx_Start]) == 0)
 8003e2c:	4b70      	ldr	r3, [pc, #448]	; (8003ff0 <adxl345_FSM_update+0x230>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4619      	mov	r1, r3
 8003e32:	486a      	ldr	r0, [pc, #424]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003e34:	f7fc f9dc 	bl	80001f0 <strcmp>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d102      	bne.n	8003e44 <adxl345_FSM_update+0x84>
				curr_tpState = SAMPLING;
 8003e3e:	4b69      	ldr	r3, [pc, #420]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003e40:	2203      	movs	r2, #3
 8003e42:	701a      	strb	r2, [r3, #0]

			if (strcmp((const char*) serial_bufferRx, rx_Cmds[rx_Config]) == 0)
 8003e44:	4b6a      	ldr	r3, [pc, #424]	; (8003ff0 <adxl345_FSM_update+0x230>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4864      	ldr	r0, [pc, #400]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003e4c:	f7fc f9d0 	bl	80001f0 <strcmp>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d102      	bne.n	8003e5c <adxl345_FSM_update+0x9c>
				curr_tpState = CONFIG;
 8003e56:	4b63      	ldr	r3, [pc, #396]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003e58:	2202      	movs	r2, #2
 8003e5a:	701a      	strb	r2, [r3, #0]
		}

		if (readKey())
 8003e5c:	f7fc fc4e 	bl	80006fc <readKey>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	f000 8123 	beq.w	80040ae <adxl345_FSM_update+0x2ee>
			curr_tpState = CONFIG;
 8003e68:	4b5e      	ldr	r3, [pc, #376]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	701a      	strb	r2, [r3, #0]
		break;
 8003e6e:	e11e      	b.n	80040ae <adxl345_FSM_update+0x2ee>
		 * set gravity ranges in 2g, 4g, 8g or 16g and
		 * sample rates in normal mode from 0.1Hz (index=0)
		 * to 3.2KHz (index=15)
		 */
	case CONFIG:
		if (prev_tpState != curr_tpState) {
 8003e70:	4b5d      	ldr	r3, [pc, #372]	; (8003fe8 <adxl345_FSM_update+0x228>)
 8003e72:	781a      	ldrb	r2, [r3, #0]
 8003e74:	4b5b      	ldr	r3, [pc, #364]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d00b      	beq.n	8003e94 <adxl345_FSM_update+0xd4>
			uartsendString((uint8_t*) "\nConfig State\r\n");
 8003e7c:	485d      	ldr	r0, [pc, #372]	; (8003ff4 <adxl345_FSM_update+0x234>)
 8003e7e:	f7fc fe0b 	bl	8000a98 <uartsendString>
			prev_tpState = curr_tpState;
 8003e82:	4b58      	ldr	r3, [pc, #352]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003e84:	781a      	ldrb	r2, [r3, #0]
 8003e86:	4b58      	ldr	r3, [pc, #352]	; (8003fe8 <adxl345_FSM_update+0x228>)
 8003e88:	701a      	strb	r2, [r3, #0]
			BSP_LEDs_On(false,false,false);
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	2000      	movs	r0, #0
 8003e90:	f7fc fcec 	bl	800086c <BSP_LEDs_On>
		}
		BSP_LEDs_On(true,false,false);
 8003e94:	2200      	movs	r2, #0
 8003e96:	2100      	movs	r1, #0
 8003e98:	2001      	movs	r0, #1
 8003e9a:	f7fc fce7 	bl	800086c <BSP_LEDs_On>
		/**
		 * Commands in ASCII
		 * Range command = ran_0, ran_1, ran_2, or "ran_3
		 * Sample rate command = rt_00, rt_01, rt_02 ... rt_15
		 */
		if (msg_Received == HAL_OK) {
 8003e9e:	4b50      	ldr	r3, [pc, #320]	; (8003fe0 <adxl345_FSM_update+0x220>)
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d15b      	bne.n	8003f5e <adxl345_FSM_update+0x19e>
			if (serial_bufferRx[0] == 'r' && serial_bufferRx[1] == 'a'
 8003ea6:	4b4d      	ldr	r3, [pc, #308]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	2b72      	cmp	r3, #114	; 0x72
 8003eac:	d11a      	bne.n	8003ee4 <adxl345_FSM_update+0x124>
 8003eae:	4b4b      	ldr	r3, [pc, #300]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003eb0:	785b      	ldrb	r3, [r3, #1]
 8003eb2:	2b61      	cmp	r3, #97	; 0x61
 8003eb4:	d116      	bne.n	8003ee4 <adxl345_FSM_update+0x124>
					&& serial_bufferRx[2] == 'n' && serial_bufferRx[3] == '_'
 8003eb6:	4b49      	ldr	r3, [pc, #292]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003eb8:	789b      	ldrb	r3, [r3, #2]
 8003eba:	2b6e      	cmp	r3, #110	; 0x6e
 8003ebc:	d112      	bne.n	8003ee4 <adxl345_FSM_update+0x124>
 8003ebe:	4b47      	ldr	r3, [pc, #284]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003ec0:	78db      	ldrb	r3, [r3, #3]
 8003ec2:	2b5f      	cmp	r3, #95	; 0x5f
 8003ec4:	d10e      	bne.n	8003ee4 <adxl345_FSM_update+0x124>
					&& serial_bufferRx[4] > 47 && serial_bufferRx[4] < 52) {
 8003ec6:	4b45      	ldr	r3, [pc, #276]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003ec8:	791b      	ldrb	r3, [r3, #4]
 8003eca:	2b2f      	cmp	r3, #47	; 0x2f
 8003ecc:	d90a      	bls.n	8003ee4 <adxl345_FSM_update+0x124>
 8003ece:	4b43      	ldr	r3, [pc, #268]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003ed0:	791b      	ldrb	r3, [r3, #4]
 8003ed2:	2b33      	cmp	r3, #51	; 0x33
 8003ed4:	d806      	bhi.n	8003ee4 <adxl345_FSM_update+0x124>
				adxl345_setRange(serial_bufferRx[4] - 48);
 8003ed6:	4b41      	ldr	r3, [pc, #260]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003ed8:	791b      	ldrb	r3, [r3, #4]
 8003eda:	3b30      	subs	r3, #48	; 0x30
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fc fed0 	bl	8000c84 <adxl345_setRange>
			}

			if (serial_bufferRx[0] == 'r' && serial_bufferRx[1] == 't'
 8003ee4:	4b3d      	ldr	r3, [pc, #244]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	2b72      	cmp	r3, #114	; 0x72
 8003eea:	d12c      	bne.n	8003f46 <adxl345_FSM_update+0x186>
 8003eec:	4b3b      	ldr	r3, [pc, #236]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003eee:	785b      	ldrb	r3, [r3, #1]
 8003ef0:	2b74      	cmp	r3, #116	; 0x74
 8003ef2:	d128      	bne.n	8003f46 <adxl345_FSM_update+0x186>
					&& serial_bufferRx[2] == '_' && serial_bufferRx[3] > 47
 8003ef4:	4b39      	ldr	r3, [pc, #228]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003ef6:	789b      	ldrb	r3, [r3, #2]
 8003ef8:	2b5f      	cmp	r3, #95	; 0x5f
 8003efa:	d124      	bne.n	8003f46 <adxl345_FSM_update+0x186>
 8003efc:	4b37      	ldr	r3, [pc, #220]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003efe:	78db      	ldrb	r3, [r3, #3]
 8003f00:	2b2f      	cmp	r3, #47	; 0x2f
 8003f02:	d920      	bls.n	8003f46 <adxl345_FSM_update+0x186>
					&& serial_bufferRx[3] < 58 && serial_bufferRx[4] > 47
 8003f04:	4b35      	ldr	r3, [pc, #212]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003f06:	78db      	ldrb	r3, [r3, #3]
 8003f08:	2b39      	cmp	r3, #57	; 0x39
 8003f0a:	d81c      	bhi.n	8003f46 <adxl345_FSM_update+0x186>
 8003f0c:	4b33      	ldr	r3, [pc, #204]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003f0e:	791b      	ldrb	r3, [r3, #4]
 8003f10:	2b2f      	cmp	r3, #47	; 0x2f
 8003f12:	d918      	bls.n	8003f46 <adxl345_FSM_update+0x186>
					&& serial_bufferRx[4] < 58) {
 8003f14:	4b31      	ldr	r3, [pc, #196]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003f16:	791b      	ldrb	r3, [r3, #4]
 8003f18:	2b39      	cmp	r3, #57	; 0x39
 8003f1a:	d814      	bhi.n	8003f46 <adxl345_FSM_update+0x186>
				adxl345_setRate(
						(serial_bufferRx[3] - 48) * 10
 8003f1c:	4b2f      	ldr	r3, [pc, #188]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003f1e:	78db      	ldrb	r3, [r3, #3]
 8003f20:	3b30      	subs	r3, #48	; 0x30
								+ (serial_bufferRx[4] - 48));
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	461a      	mov	r2, r3
 8003f26:	0092      	lsls	r2, r2, #2
 8003f28:	4413      	add	r3, r2
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	4b2b      	ldr	r3, [pc, #172]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003f30:	791b      	ldrb	r3, [r3, #4]
 8003f32:	4413      	add	r3, r2
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	3b30      	subs	r3, #48	; 0x30
 8003f38:	b2db      	uxtb	r3, r3
				adxl345_setRate(
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fc fed6 	bl	8000cec <adxl345_setRate>
				msg_Received = HAL_ERROR;
 8003f40:	4b27      	ldr	r3, [pc, #156]	; (8003fe0 <adxl345_FSM_update+0x220>)
 8003f42:	2201      	movs	r2, #1
 8003f44:	701a      	strb	r2, [r3, #0]
			}

			if (strcmp((const char*) serial_bufferRx, rx_Cmds[rx_Start]) == 0)
 8003f46:	4b2a      	ldr	r3, [pc, #168]	; (8003ff0 <adxl345_FSM_update+0x230>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	4823      	ldr	r0, [pc, #140]	; (8003fdc <adxl345_FSM_update+0x21c>)
 8003f4e:	f7fc f94f 	bl	80001f0 <strcmp>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d102      	bne.n	8003f5e <adxl345_FSM_update+0x19e>
				curr_tpState = SAMPLING;
 8003f58:	4b22      	ldr	r3, [pc, #136]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003f5a:	2203      	movs	r2, #3
 8003f5c:	701a      	strb	r2, [r3, #0]

		/**
		 * Print by actual principal configuration values from ADXL345
		 * before change state
		 */
		if (readKey()) {
 8003f5e:	f7fc fbcd 	bl	80006fc <readKey>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	f000 80a4 	beq.w	80040b2 <adxl345_FSM_update+0x2f2>
			cont_txtBuffer = 0;
 8003f6a:	4b23      	ldr	r3, [pc, #140]	; (8003ff8 <adxl345_FSM_update+0x238>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	801a      	strh	r2, [r3, #0]
			acc_Range=adxl345_getRange();
 8003f70:	f7fc fe78 	bl	8000c64 <adxl345_getRange>
 8003f74:	4603      	mov	r3, r0
 8003f76:	461a      	mov	r2, r3
 8003f78:	4b20      	ldr	r3, [pc, #128]	; (8003ffc <adxl345_FSM_update+0x23c>)
 8003f7a:	701a      	strb	r2, [r3, #0]
			acc_Rate=adxl345_getRate();
 8003f7c:	f7fc fea6 	bl	8000ccc <adxl345_getRate>
 8003f80:	4603      	mov	r3, r0
 8003f82:	461a      	mov	r2, r3
 8003f84:	4b1e      	ldr	r3, [pc, #120]	; (8004000 <adxl345_FSM_update+0x240>)
 8003f86:	701a      	strb	r2, [r3, #0]
			if ((acc_Rate>>5)!=0) {
 8003f88:	4b1d      	ldr	r3, [pc, #116]	; (8004000 <adxl345_FSM_update+0x240>)
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	095b      	lsrs	r3, r3, #5
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <adxl345_FSM_update+0x1d8>
				Error_Handler();
 8003f94:	f000 f946 	bl	8004224 <Error_Handler>
			}
			cont_txtBuffer = sprintf(serial_bufferTx,
					"\n DeviceID ADXL345 = 0x%02X "
							" Range n = %d"
							" Rate  n = %d\n", adxl345_getID(),
 8003f98:	f7fc fe0e 	bl	8000bb8 <adxl345_getID>
 8003f9c:	4603      	mov	r3, r0
			cont_txtBuffer = sprintf(serial_bufferTx,
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	4b16      	ldr	r3, [pc, #88]	; (8003ffc <adxl345_FSM_update+0x23c>)
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	4b16      	ldr	r3, [pc, #88]	; (8004000 <adxl345_FSM_update+0x240>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	460b      	mov	r3, r1
 8003fae:	4915      	ldr	r1, [pc, #84]	; (8004004 <adxl345_FSM_update+0x244>)
 8003fb0:	4815      	ldr	r0, [pc, #84]	; (8004008 <adxl345_FSM_update+0x248>)
 8003fb2:	f000 f993 	bl	80042dc <siprintf>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	b29a      	uxth	r2, r3
 8003fba:	4b0f      	ldr	r3, [pc, #60]	; (8003ff8 <adxl345_FSM_update+0x238>)
 8003fbc:	801a      	strh	r2, [r3, #0]
							acc_Range,acc_Rate );
			uartSendStringSize((uint8_t*) serial_bufferTx, cont_txtBuffer);
 8003fbe:	4b0e      	ldr	r3, [pc, #56]	; (8003ff8 <adxl345_FSM_update+0x238>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	4810      	ldr	r0, [pc, #64]	; (8004008 <adxl345_FSM_update+0x248>)
 8003fc6:	f7fc fd91 	bl	8000aec <uartSendStringSize>
			curr_tpState = SAMPLING;
 8003fca:	4b06      	ldr	r3, [pc, #24]	; (8003fe4 <adxl345_FSM_update+0x224>)
 8003fcc:	2203      	movs	r2, #3
 8003fce:	701a      	strb	r2, [r3, #0]
			HAL_Delay(2500);
 8003fd0:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8003fd4:	f7fd f900 	bl	80011d8 <HAL_Delay>
		}

		break;
 8003fd8:	e06b      	b.n	80040b2 <adxl345_FSM_update+0x2f2>
 8003fda:	bf00      	nop
 8003fdc:	20000580 	.word	0x20000580
 8003fe0:	20000982 	.word	0x20000982
 8003fe4:	20000168 	.word	0x20000168
 8003fe8:	20000169 	.word	0x20000169
 8003fec:	08004bf8 	.word	0x08004bf8
 8003ff0:	2000001c 	.word	0x2000001c
 8003ff4:	08004c08 	.word	0x08004c08
 8003ff8:	20000980 	.word	0x20000980
 8003ffc:	20000178 	.word	0x20000178
 8004000:	20000179 	.word	0x20000179
 8004004:	08004c18 	.word	0x08004c18
 8004008:	20000180 	.word	0x20000180

	case SAMPLING:
		if (prev_tpState != curr_tpState) {
 800400c:	4b2c      	ldr	r3, [pc, #176]	; (80040c0 <adxl345_FSM_update+0x300>)
 800400e:	781a      	ldrb	r2, [r3, #0]
 8004010:	4b2c      	ldr	r3, [pc, #176]	; (80040c4 <adxl345_FSM_update+0x304>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	429a      	cmp	r2, r3
 8004016:	d00b      	beq.n	8004030 <adxl345_FSM_update+0x270>
			uartsendString((uint8_t*) "\nSampling State\r\n");
 8004018:	482b      	ldr	r0, [pc, #172]	; (80040c8 <adxl345_FSM_update+0x308>)
 800401a:	f7fc fd3d 	bl	8000a98 <uartsendString>
			prev_tpState = curr_tpState;
 800401e:	4b29      	ldr	r3, [pc, #164]	; (80040c4 <adxl345_FSM_update+0x304>)
 8004020:	781a      	ldrb	r2, [r3, #0]
 8004022:	4b27      	ldr	r3, [pc, #156]	; (80040c0 <adxl345_FSM_update+0x300>)
 8004024:	701a      	strb	r2, [r3, #0]
			BSP_LEDs_On(false,false,false);
 8004026:	2200      	movs	r2, #0
 8004028:	2100      	movs	r1, #0
 800402a:	2000      	movs	r0, #0
 800402c:	f7fc fc1e 	bl	800086c <BSP_LEDs_On>

		/**
		 * Get and visualize values from axis (X,Y,Z)
		 * in decimal base, negative or positive.
		 */
		if (delayRead(&accSample_delay)) {
 8004030:	4826      	ldr	r0, [pc, #152]	; (80040cc <adxl345_FSM_update+0x30c>)
 8004032:	f7fc fb90 	bl	8000756 <delayRead>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d028      	beq.n	800408e <adxl345_FSM_update+0x2ce>
			delayRead(&accSample_delay);
 800403c:	4823      	ldr	r0, [pc, #140]	; (80040cc <adxl345_FSM_update+0x30c>)
 800403e:	f7fc fb8a 	bl	8000756 <delayRead>
			adxl345_getVals(&val_axisX, &val_axisY, &val_axisZ);
 8004042:	4a23      	ldr	r2, [pc, #140]	; (80040d0 <adxl345_FSM_update+0x310>)
 8004044:	4923      	ldr	r1, [pc, #140]	; (80040d4 <adxl345_FSM_update+0x314>)
 8004046:	4824      	ldr	r0, [pc, #144]	; (80040d8 <adxl345_FSM_update+0x318>)
 8004048:	f7fc fe6a 	bl	8000d20 <adxl345_getVals>
			cont_txtBuffer = 0;
 800404c:	4b23      	ldr	r3, [pc, #140]	; (80040dc <adxl345_FSM_update+0x31c>)
 800404e:	2200      	movs	r2, #0
 8004050:	801a      	strh	r2, [r3, #0]
			cont_txtBuffer = sprintf(serial_bufferTx,
 8004052:	4b21      	ldr	r3, [pc, #132]	; (80040d8 <adxl345_FSM_update+0x318>)
 8004054:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004058:	461a      	mov	r2, r3
 800405a:	4b1e      	ldr	r3, [pc, #120]	; (80040d4 <adxl345_FSM_update+0x314>)
 800405c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004060:	4619      	mov	r1, r3
 8004062:	4b1b      	ldr	r3, [pc, #108]	; (80040d0 <adxl345_FSM_update+0x310>)
 8004064:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	460b      	mov	r3, r1
 800406c:	491c      	ldr	r1, [pc, #112]	; (80040e0 <adxl345_FSM_update+0x320>)
 800406e:	481d      	ldr	r0, [pc, #116]	; (80040e4 <adxl345_FSM_update+0x324>)
 8004070:	f000 f934 	bl	80042dc <siprintf>
 8004074:	4603      	mov	r3, r0
 8004076:	b29a      	uxth	r2, r3
 8004078:	4b18      	ldr	r3, [pc, #96]	; (80040dc <adxl345_FSM_update+0x31c>)
 800407a:	801a      	strh	r2, [r3, #0]
					"\n Valor X = %d\t Valor Y = %d\t Valor Z = %d\t\r\n",
					val_axisX, val_axisY, val_axisZ);
			uartSendStringSize((uint8_t*) serial_bufferTx, cont_txtBuffer);
 800407c:	4b17      	ldr	r3, [pc, #92]	; (80040dc <adxl345_FSM_update+0x31c>)
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	4619      	mov	r1, r3
 8004082:	4818      	ldr	r0, [pc, #96]	; (80040e4 <adxl345_FSM_update+0x324>)
 8004084:	f7fc fd32 	bl	8000aec <uartSendStringSize>

			BSP_LED_Toggle(LED2);
 8004088:	2001      	movs	r0, #1
 800408a:	f7fc ff19 	bl	8000ec0 <BSP_LED_Toggle>
		}

		if (readKey())
 800408e:	f7fc fb35 	bl	80006fc <readKey>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00e      	beq.n	80040b6 <adxl345_FSM_update+0x2f6>
			curr_tpState = IDLE;
 8004098:	4b0a      	ldr	r3, [pc, #40]	; (80040c4 <adxl345_FSM_update+0x304>)
 800409a:	2201      	movs	r2, #1
 800409c:	701a      	strb	r2, [r3, #0]
		break;
 800409e:	e00a      	b.n	80040b6 <adxl345_FSM_update+0x2f6>

	default:
		curr_tpState = IDLE;
 80040a0:	4b08      	ldr	r3, [pc, #32]	; (80040c4 <adxl345_FSM_update+0x304>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	701a      	strb	r2, [r3, #0]
		adxl345_Enable(false);
 80040a6:	2000      	movs	r0, #0
 80040a8:	f7fc fd96 	bl	8000bd8 <adxl345_Enable>
		break;
 80040ac:	e004      	b.n	80040b8 <adxl345_FSM_update+0x2f8>
		break;
 80040ae:	bf00      	nop
 80040b0:	e002      	b.n	80040b8 <adxl345_FSM_update+0x2f8>
		break;
 80040b2:	bf00      	nop
 80040b4:	e000      	b.n	80040b8 <adxl345_FSM_update+0x2f8>
		break;
 80040b6:	bf00      	nop
	}
}
 80040b8:	bf00      	nop
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000169 	.word	0x20000169
 80040c4:	20000168 	.word	0x20000168
 80040c8:	08004c50 	.word	0x08004c50
 80040cc:	2000016c 	.word	0x2000016c
 80040d0:	2000017e 	.word	0x2000017e
 80040d4:	2000017c 	.word	0x2000017c
 80040d8:	2000017a 	.word	0x2000017a
 80040dc:	20000980 	.word	0x20000980
 80040e0:	08004c64 	.word	0x08004c64
 80040e4:	20000180 	.word	0x20000180

080040e8 <main>:
/**
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void) {
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
	 duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
	 handled in milliseconds basis.
	 - Set NVIC Group Priority to 4
	 - Low Level Initialization
	 */
	HAL_Init();
 80040ec:	f7fd f808 	bl	8001100 <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80040f0:	f000 f836 	bl	8004160 <SystemClock_Config>

	/* Init Leds */
	BSP_LED_Init(LED1);
 80040f4:	2000      	movs	r0, #0
 80040f6:	f7fc fe5f 	bl	8000db8 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 80040fa:	2001      	movs	r0, #1
 80040fc:	f7fc fe5c 	bl	8000db8 <BSP_LED_Init>
	BSP_LED_Init(LED3);
 8004100:	2002      	movs	r0, #2
 8004102:	f7fc fe59 	bl	8000db8 <BSP_LED_Init>
	// Init PushButton
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO); //
 8004106:	2100      	movs	r1, #0
 8004108:	2000      	movs	r0, #0
 800410a:	f7fc fef3 	bl	8000ef4 <BSP_PB_Init>

	BSP_LEDs_On(false, false, false);
 800410e:	2200      	movs	r2, #0
 8004110:	2100      	movs	r1, #0
 8004112:	2000      	movs	r0, #0
 8004114:	f7fc fbaa 	bl	800086c <BSP_LEDs_On>
	uartinit();
 8004118:	f7fc fc92 	bl	8000a40 <uartinit>
	if (!i2cinit()) {
 800411c:	f7fc fbd2 	bl	80008c4 <i2cinit>
 8004120:	4603      	mov	r3, r0
 8004122:	f083 0301 	eor.w	r3, r3, #1
 8004126:	b2db      	uxtb	r3, r3
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <main+0x48>
		Error_Handler();
 800412c:	f000 f87a 	bl	8004224 <Error_Handler>
	}

	if (!gpiosinit()) {	//!< Initialize GPIO for I2C
 8004130:	f7fc fb4e 	bl	80007d0 <gpiosinit>
 8004134:	4603      	mov	r3, r0
 8004136:	f083 0301 	eor.w	r3, r3, #1
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <main+0x5c>
		Error_Handler();
 8004140:	f000 f870 	bl	8004224 <Error_Handler>
	}

	debounceFSM_init();	//!< DEBOUNCE USER BUTTON on NUCLEO-144
 8004144:	f7fc fa36 	bl	80005b4 <debounceFSM_init>
	adxl345_FSM_init();
 8004148:	f7ff fe12 	bl	8003d70 <adxl345_FSM_init>

	/**
	 * Notifies the start of the application through the serial port
	 */
	uartsendString((uint8_t*) "Start Application\r\n");
 800414c:	4803      	ldr	r0, [pc, #12]	; (800415c <main+0x74>)
 800414e:	f7fc fca3 	bl	8000a98 <uartsendString>

	while (1) {

		debounceFSM_update();	//!<	Check USER BUTTON
 8004152:	f7fc fa43 	bl	80005dc <debounceFSM_update>

		adxl345_FSM_update();			//!<	Run FSM adxl345
 8004156:	f7ff fe33 	bl	8003dc0 <adxl345_FSM_update>
		debounceFSM_update();	//!<	Check USER BUTTON
 800415a:	e7fa      	b.n	8004152 <main+0x6a>
 800415c:	08004c94 	.word	0x08004c94

08004160 <SystemClock_Config>:
 *            Main regulator output voltage  = Scale1 mode
 *            Flash Latency(WS)              = 5
 * @param  None
 * @retval None
 */
static void SystemClock_Config(void) {
 8004160:	b580      	push	{r7, lr}
 8004162:	b094      	sub	sp, #80	; 0x50
 8004164:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004166:	2300      	movs	r3, #0
 8004168:	60bb      	str	r3, [r7, #8]
 800416a:	4b2c      	ldr	r3, [pc, #176]	; (800421c <SystemClock_Config+0xbc>)
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	4a2b      	ldr	r2, [pc, #172]	; (800421c <SystemClock_Config+0xbc>)
 8004170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004174:	6413      	str	r3, [r2, #64]	; 0x40
 8004176:	4b29      	ldr	r3, [pc, #164]	; (800421c <SystemClock_Config+0xbc>)
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800417e:	60bb      	str	r3, [r7, #8]
 8004180:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is 
	 clocked below the maximum system frequency, to update the voltage scaling value 
	 regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004182:	2300      	movs	r3, #0
 8004184:	607b      	str	r3, [r7, #4]
 8004186:	4b26      	ldr	r3, [pc, #152]	; (8004220 <SystemClock_Config+0xc0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a25      	ldr	r2, [pc, #148]	; (8004220 <SystemClock_Config+0xc0>)
 800418c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004190:	6013      	str	r3, [r2, #0]
 8004192:	4b23      	ldr	r3, [pc, #140]	; (8004220 <SystemClock_Config+0xc0>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800419a:	607b      	str	r3, [r7, #4]
 800419c:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800419e:	2301      	movs	r3, #1
 80041a0:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80041a2:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80041a6:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041a8:	2302      	movs	r3, #2
 80041aa:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80041ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80041b0:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 80041b2:	2308      	movs	r3, #8
 80041b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 80041b6:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80041ba:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80041bc:	2302      	movs	r3, #2
 80041be:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80041c0:	2307      	movs	r3, #7
 80041c2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80041c4:	f107 030c 	add.w	r3, r7, #12
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7fe fcd5 	bl	8002b78 <HAL_RCC_OscConfig>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <SystemClock_Config+0x78>
		/* Initialization Error */
		Error_Handler();
 80041d4:	f000 f826 	bl	8004224 <Error_Handler>
	}

	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80041d8:	f7fe fc7e 	bl	8002ad8 <HAL_PWREx_EnableOverDrive>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d001      	beq.n	80041e6 <SystemClock_Config+0x86>
		/* Initialization Error */
		Error_Handler();
 80041e2:	f000 f81f 	bl	8004224 <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
	 clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 80041e6:	230f      	movs	r3, #15
 80041e8:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041ea:	2302      	movs	r3, #2
 80041ec:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041ee:	2300      	movs	r3, #0
 80041f0:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80041f2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80041f6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80041f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041fc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80041fe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004202:	2105      	movs	r1, #5
 8004204:	4618      	mov	r0, r3
 8004206:	f7fe ff2f 	bl	8003068 <HAL_RCC_ClockConfig>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d001      	beq.n	8004214 <SystemClock_Config+0xb4>
		/* Initialization Error */
		Error_Handler();
 8004210:	f000 f808 	bl	8004224 <Error_Handler>
	}
}
 8004214:	bf00      	nop
 8004216:	3750      	adds	r7, #80	; 0x50
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40023800 	.word	0x40023800
 8004220:	40007000 	.word	0x40007000

08004224 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void Error_Handler(void) {
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED3);
 8004228:	2002      	movs	r0, #2
 800422a:	f7fc fe15 	bl	8000e58 <BSP_LED_On>
  __ASM volatile ("cpsid i" : : : "memory");
 800422e:	b672      	cpsid	i
}
 8004230:	bf00      	nop
	__disable_irq();
	while (1) {
 8004232:	e7fe      	b.n	8004232 <Error_Handler+0xe>

08004234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004234:	f8df d034 	ldr.w	sp, [pc, #52]	; 800426c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004238:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800423a:	e003      	b.n	8004244 <LoopCopyDataInit>

0800423c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800423c:	4b0c      	ldr	r3, [pc, #48]	; (8004270 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800423e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004240:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004242:	3104      	adds	r1, #4

08004244 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004244:	480b      	ldr	r0, [pc, #44]	; (8004274 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004246:	4b0c      	ldr	r3, [pc, #48]	; (8004278 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004248:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800424a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800424c:	d3f6      	bcc.n	800423c <CopyDataInit>
  ldr  r2, =_sbss
 800424e:	4a0b      	ldr	r2, [pc, #44]	; (800427c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004250:	e002      	b.n	8004258 <LoopFillZerobss>

08004252 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004252:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004254:	f842 3b04 	str.w	r3, [r2], #4

08004258 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004258:	4b09      	ldr	r3, [pc, #36]	; (8004280 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800425a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800425c:	d3f9      	bcc.n	8004252 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800425e:	f7fc feb5 	bl	8000fcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004262:	f000 f817 	bl	8004294 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004266:	f7ff ff3f 	bl	80040e8 <main>
  bx  lr    
 800426a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800426c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8004270:	08004d0c 	.word	0x08004d0c
  ldr  r0, =_sdata
 8004274:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004278:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 800427c:	2000008c 	.word	0x2000008c
  ldr  r3, = _ebss
 8004280:	20000994 	.word	0x20000994

08004284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004284:	e7fe      	b.n	8004284 <ADC_IRQHandler>
	...

08004288 <__errno>:
 8004288:	4b01      	ldr	r3, [pc, #4]	; (8004290 <__errno+0x8>)
 800428a:	6818      	ldr	r0, [r3, #0]
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	20000028 	.word	0x20000028

08004294 <__libc_init_array>:
 8004294:	b570      	push	{r4, r5, r6, lr}
 8004296:	4d0d      	ldr	r5, [pc, #52]	; (80042cc <__libc_init_array+0x38>)
 8004298:	4c0d      	ldr	r4, [pc, #52]	; (80042d0 <__libc_init_array+0x3c>)
 800429a:	1b64      	subs	r4, r4, r5
 800429c:	10a4      	asrs	r4, r4, #2
 800429e:	2600      	movs	r6, #0
 80042a0:	42a6      	cmp	r6, r4
 80042a2:	d109      	bne.n	80042b8 <__libc_init_array+0x24>
 80042a4:	4d0b      	ldr	r5, [pc, #44]	; (80042d4 <__libc_init_array+0x40>)
 80042a6:	4c0c      	ldr	r4, [pc, #48]	; (80042d8 <__libc_init_array+0x44>)
 80042a8:	f000 fc86 	bl	8004bb8 <_init>
 80042ac:	1b64      	subs	r4, r4, r5
 80042ae:	10a4      	asrs	r4, r4, #2
 80042b0:	2600      	movs	r6, #0
 80042b2:	42a6      	cmp	r6, r4
 80042b4:	d105      	bne.n	80042c2 <__libc_init_array+0x2e>
 80042b6:	bd70      	pop	{r4, r5, r6, pc}
 80042b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80042bc:	4798      	blx	r3
 80042be:	3601      	adds	r6, #1
 80042c0:	e7ee      	b.n	80042a0 <__libc_init_array+0xc>
 80042c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80042c6:	4798      	blx	r3
 80042c8:	3601      	adds	r6, #1
 80042ca:	e7f2      	b.n	80042b2 <__libc_init_array+0x1e>
 80042cc:	08004d04 	.word	0x08004d04
 80042d0:	08004d04 	.word	0x08004d04
 80042d4:	08004d04 	.word	0x08004d04
 80042d8:	08004d08 	.word	0x08004d08

080042dc <siprintf>:
 80042dc:	b40e      	push	{r1, r2, r3}
 80042de:	b500      	push	{lr}
 80042e0:	b09c      	sub	sp, #112	; 0x70
 80042e2:	ab1d      	add	r3, sp, #116	; 0x74
 80042e4:	9002      	str	r0, [sp, #8]
 80042e6:	9006      	str	r0, [sp, #24]
 80042e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042ec:	4809      	ldr	r0, [pc, #36]	; (8004314 <siprintf+0x38>)
 80042ee:	9107      	str	r1, [sp, #28]
 80042f0:	9104      	str	r1, [sp, #16]
 80042f2:	4909      	ldr	r1, [pc, #36]	; (8004318 <siprintf+0x3c>)
 80042f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80042f8:	9105      	str	r1, [sp, #20]
 80042fa:	6800      	ldr	r0, [r0, #0]
 80042fc:	9301      	str	r3, [sp, #4]
 80042fe:	a902      	add	r1, sp, #8
 8004300:	f000 f868 	bl	80043d4 <_svfiprintf_r>
 8004304:	9b02      	ldr	r3, [sp, #8]
 8004306:	2200      	movs	r2, #0
 8004308:	701a      	strb	r2, [r3, #0]
 800430a:	b01c      	add	sp, #112	; 0x70
 800430c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004310:	b003      	add	sp, #12
 8004312:	4770      	bx	lr
 8004314:	20000028 	.word	0x20000028
 8004318:	ffff0208 	.word	0xffff0208

0800431c <__ssputs_r>:
 800431c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004320:	688e      	ldr	r6, [r1, #8]
 8004322:	429e      	cmp	r6, r3
 8004324:	4682      	mov	sl, r0
 8004326:	460c      	mov	r4, r1
 8004328:	4690      	mov	r8, r2
 800432a:	461f      	mov	r7, r3
 800432c:	d838      	bhi.n	80043a0 <__ssputs_r+0x84>
 800432e:	898a      	ldrh	r2, [r1, #12]
 8004330:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004334:	d032      	beq.n	800439c <__ssputs_r+0x80>
 8004336:	6825      	ldr	r5, [r4, #0]
 8004338:	6909      	ldr	r1, [r1, #16]
 800433a:	eba5 0901 	sub.w	r9, r5, r1
 800433e:	6965      	ldr	r5, [r4, #20]
 8004340:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004344:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004348:	3301      	adds	r3, #1
 800434a:	444b      	add	r3, r9
 800434c:	106d      	asrs	r5, r5, #1
 800434e:	429d      	cmp	r5, r3
 8004350:	bf38      	it	cc
 8004352:	461d      	movcc	r5, r3
 8004354:	0553      	lsls	r3, r2, #21
 8004356:	d531      	bpl.n	80043bc <__ssputs_r+0xa0>
 8004358:	4629      	mov	r1, r5
 800435a:	f000 fb63 	bl	8004a24 <_malloc_r>
 800435e:	4606      	mov	r6, r0
 8004360:	b950      	cbnz	r0, 8004378 <__ssputs_r+0x5c>
 8004362:	230c      	movs	r3, #12
 8004364:	f8ca 3000 	str.w	r3, [sl]
 8004368:	89a3      	ldrh	r3, [r4, #12]
 800436a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800436e:	81a3      	strh	r3, [r4, #12]
 8004370:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004378:	6921      	ldr	r1, [r4, #16]
 800437a:	464a      	mov	r2, r9
 800437c:	f000 fabe 	bl	80048fc <memcpy>
 8004380:	89a3      	ldrh	r3, [r4, #12]
 8004382:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004386:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800438a:	81a3      	strh	r3, [r4, #12]
 800438c:	6126      	str	r6, [r4, #16]
 800438e:	6165      	str	r5, [r4, #20]
 8004390:	444e      	add	r6, r9
 8004392:	eba5 0509 	sub.w	r5, r5, r9
 8004396:	6026      	str	r6, [r4, #0]
 8004398:	60a5      	str	r5, [r4, #8]
 800439a:	463e      	mov	r6, r7
 800439c:	42be      	cmp	r6, r7
 800439e:	d900      	bls.n	80043a2 <__ssputs_r+0x86>
 80043a0:	463e      	mov	r6, r7
 80043a2:	6820      	ldr	r0, [r4, #0]
 80043a4:	4632      	mov	r2, r6
 80043a6:	4641      	mov	r1, r8
 80043a8:	f000 fab6 	bl	8004918 <memmove>
 80043ac:	68a3      	ldr	r3, [r4, #8]
 80043ae:	1b9b      	subs	r3, r3, r6
 80043b0:	60a3      	str	r3, [r4, #8]
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	4433      	add	r3, r6
 80043b6:	6023      	str	r3, [r4, #0]
 80043b8:	2000      	movs	r0, #0
 80043ba:	e7db      	b.n	8004374 <__ssputs_r+0x58>
 80043bc:	462a      	mov	r2, r5
 80043be:	f000 fba5 	bl	8004b0c <_realloc_r>
 80043c2:	4606      	mov	r6, r0
 80043c4:	2800      	cmp	r0, #0
 80043c6:	d1e1      	bne.n	800438c <__ssputs_r+0x70>
 80043c8:	6921      	ldr	r1, [r4, #16]
 80043ca:	4650      	mov	r0, sl
 80043cc:	f000 fabe 	bl	800494c <_free_r>
 80043d0:	e7c7      	b.n	8004362 <__ssputs_r+0x46>
	...

080043d4 <_svfiprintf_r>:
 80043d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043d8:	4698      	mov	r8, r3
 80043da:	898b      	ldrh	r3, [r1, #12]
 80043dc:	061b      	lsls	r3, r3, #24
 80043de:	b09d      	sub	sp, #116	; 0x74
 80043e0:	4607      	mov	r7, r0
 80043e2:	460d      	mov	r5, r1
 80043e4:	4614      	mov	r4, r2
 80043e6:	d50e      	bpl.n	8004406 <_svfiprintf_r+0x32>
 80043e8:	690b      	ldr	r3, [r1, #16]
 80043ea:	b963      	cbnz	r3, 8004406 <_svfiprintf_r+0x32>
 80043ec:	2140      	movs	r1, #64	; 0x40
 80043ee:	f000 fb19 	bl	8004a24 <_malloc_r>
 80043f2:	6028      	str	r0, [r5, #0]
 80043f4:	6128      	str	r0, [r5, #16]
 80043f6:	b920      	cbnz	r0, 8004402 <_svfiprintf_r+0x2e>
 80043f8:	230c      	movs	r3, #12
 80043fa:	603b      	str	r3, [r7, #0]
 80043fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004400:	e0d1      	b.n	80045a6 <_svfiprintf_r+0x1d2>
 8004402:	2340      	movs	r3, #64	; 0x40
 8004404:	616b      	str	r3, [r5, #20]
 8004406:	2300      	movs	r3, #0
 8004408:	9309      	str	r3, [sp, #36]	; 0x24
 800440a:	2320      	movs	r3, #32
 800440c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004410:	f8cd 800c 	str.w	r8, [sp, #12]
 8004414:	2330      	movs	r3, #48	; 0x30
 8004416:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80045c0 <_svfiprintf_r+0x1ec>
 800441a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800441e:	f04f 0901 	mov.w	r9, #1
 8004422:	4623      	mov	r3, r4
 8004424:	469a      	mov	sl, r3
 8004426:	f813 2b01 	ldrb.w	r2, [r3], #1
 800442a:	b10a      	cbz	r2, 8004430 <_svfiprintf_r+0x5c>
 800442c:	2a25      	cmp	r2, #37	; 0x25
 800442e:	d1f9      	bne.n	8004424 <_svfiprintf_r+0x50>
 8004430:	ebba 0b04 	subs.w	fp, sl, r4
 8004434:	d00b      	beq.n	800444e <_svfiprintf_r+0x7a>
 8004436:	465b      	mov	r3, fp
 8004438:	4622      	mov	r2, r4
 800443a:	4629      	mov	r1, r5
 800443c:	4638      	mov	r0, r7
 800443e:	f7ff ff6d 	bl	800431c <__ssputs_r>
 8004442:	3001      	adds	r0, #1
 8004444:	f000 80aa 	beq.w	800459c <_svfiprintf_r+0x1c8>
 8004448:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800444a:	445a      	add	r2, fp
 800444c:	9209      	str	r2, [sp, #36]	; 0x24
 800444e:	f89a 3000 	ldrb.w	r3, [sl]
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 80a2 	beq.w	800459c <_svfiprintf_r+0x1c8>
 8004458:	2300      	movs	r3, #0
 800445a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800445e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004462:	f10a 0a01 	add.w	sl, sl, #1
 8004466:	9304      	str	r3, [sp, #16]
 8004468:	9307      	str	r3, [sp, #28]
 800446a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800446e:	931a      	str	r3, [sp, #104]	; 0x68
 8004470:	4654      	mov	r4, sl
 8004472:	2205      	movs	r2, #5
 8004474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004478:	4851      	ldr	r0, [pc, #324]	; (80045c0 <_svfiprintf_r+0x1ec>)
 800447a:	f7fb fec9 	bl	8000210 <memchr>
 800447e:	9a04      	ldr	r2, [sp, #16]
 8004480:	b9d8      	cbnz	r0, 80044ba <_svfiprintf_r+0xe6>
 8004482:	06d0      	lsls	r0, r2, #27
 8004484:	bf44      	itt	mi
 8004486:	2320      	movmi	r3, #32
 8004488:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800448c:	0711      	lsls	r1, r2, #28
 800448e:	bf44      	itt	mi
 8004490:	232b      	movmi	r3, #43	; 0x2b
 8004492:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004496:	f89a 3000 	ldrb.w	r3, [sl]
 800449a:	2b2a      	cmp	r3, #42	; 0x2a
 800449c:	d015      	beq.n	80044ca <_svfiprintf_r+0xf6>
 800449e:	9a07      	ldr	r2, [sp, #28]
 80044a0:	4654      	mov	r4, sl
 80044a2:	2000      	movs	r0, #0
 80044a4:	f04f 0c0a 	mov.w	ip, #10
 80044a8:	4621      	mov	r1, r4
 80044aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044ae:	3b30      	subs	r3, #48	; 0x30
 80044b0:	2b09      	cmp	r3, #9
 80044b2:	d94e      	bls.n	8004552 <_svfiprintf_r+0x17e>
 80044b4:	b1b0      	cbz	r0, 80044e4 <_svfiprintf_r+0x110>
 80044b6:	9207      	str	r2, [sp, #28]
 80044b8:	e014      	b.n	80044e4 <_svfiprintf_r+0x110>
 80044ba:	eba0 0308 	sub.w	r3, r0, r8
 80044be:	fa09 f303 	lsl.w	r3, r9, r3
 80044c2:	4313      	orrs	r3, r2
 80044c4:	9304      	str	r3, [sp, #16]
 80044c6:	46a2      	mov	sl, r4
 80044c8:	e7d2      	b.n	8004470 <_svfiprintf_r+0x9c>
 80044ca:	9b03      	ldr	r3, [sp, #12]
 80044cc:	1d19      	adds	r1, r3, #4
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	9103      	str	r1, [sp, #12]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	bfbb      	ittet	lt
 80044d6:	425b      	neglt	r3, r3
 80044d8:	f042 0202 	orrlt.w	r2, r2, #2
 80044dc:	9307      	strge	r3, [sp, #28]
 80044de:	9307      	strlt	r3, [sp, #28]
 80044e0:	bfb8      	it	lt
 80044e2:	9204      	strlt	r2, [sp, #16]
 80044e4:	7823      	ldrb	r3, [r4, #0]
 80044e6:	2b2e      	cmp	r3, #46	; 0x2e
 80044e8:	d10c      	bne.n	8004504 <_svfiprintf_r+0x130>
 80044ea:	7863      	ldrb	r3, [r4, #1]
 80044ec:	2b2a      	cmp	r3, #42	; 0x2a
 80044ee:	d135      	bne.n	800455c <_svfiprintf_r+0x188>
 80044f0:	9b03      	ldr	r3, [sp, #12]
 80044f2:	1d1a      	adds	r2, r3, #4
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	9203      	str	r2, [sp, #12]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	bfb8      	it	lt
 80044fc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004500:	3402      	adds	r4, #2
 8004502:	9305      	str	r3, [sp, #20]
 8004504:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80045d0 <_svfiprintf_r+0x1fc>
 8004508:	7821      	ldrb	r1, [r4, #0]
 800450a:	2203      	movs	r2, #3
 800450c:	4650      	mov	r0, sl
 800450e:	f7fb fe7f 	bl	8000210 <memchr>
 8004512:	b140      	cbz	r0, 8004526 <_svfiprintf_r+0x152>
 8004514:	2340      	movs	r3, #64	; 0x40
 8004516:	eba0 000a 	sub.w	r0, r0, sl
 800451a:	fa03 f000 	lsl.w	r0, r3, r0
 800451e:	9b04      	ldr	r3, [sp, #16]
 8004520:	4303      	orrs	r3, r0
 8004522:	3401      	adds	r4, #1
 8004524:	9304      	str	r3, [sp, #16]
 8004526:	f814 1b01 	ldrb.w	r1, [r4], #1
 800452a:	4826      	ldr	r0, [pc, #152]	; (80045c4 <_svfiprintf_r+0x1f0>)
 800452c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004530:	2206      	movs	r2, #6
 8004532:	f7fb fe6d 	bl	8000210 <memchr>
 8004536:	2800      	cmp	r0, #0
 8004538:	d038      	beq.n	80045ac <_svfiprintf_r+0x1d8>
 800453a:	4b23      	ldr	r3, [pc, #140]	; (80045c8 <_svfiprintf_r+0x1f4>)
 800453c:	bb1b      	cbnz	r3, 8004586 <_svfiprintf_r+0x1b2>
 800453e:	9b03      	ldr	r3, [sp, #12]
 8004540:	3307      	adds	r3, #7
 8004542:	f023 0307 	bic.w	r3, r3, #7
 8004546:	3308      	adds	r3, #8
 8004548:	9303      	str	r3, [sp, #12]
 800454a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800454c:	4433      	add	r3, r6
 800454e:	9309      	str	r3, [sp, #36]	; 0x24
 8004550:	e767      	b.n	8004422 <_svfiprintf_r+0x4e>
 8004552:	fb0c 3202 	mla	r2, ip, r2, r3
 8004556:	460c      	mov	r4, r1
 8004558:	2001      	movs	r0, #1
 800455a:	e7a5      	b.n	80044a8 <_svfiprintf_r+0xd4>
 800455c:	2300      	movs	r3, #0
 800455e:	3401      	adds	r4, #1
 8004560:	9305      	str	r3, [sp, #20]
 8004562:	4619      	mov	r1, r3
 8004564:	f04f 0c0a 	mov.w	ip, #10
 8004568:	4620      	mov	r0, r4
 800456a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800456e:	3a30      	subs	r2, #48	; 0x30
 8004570:	2a09      	cmp	r2, #9
 8004572:	d903      	bls.n	800457c <_svfiprintf_r+0x1a8>
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0c5      	beq.n	8004504 <_svfiprintf_r+0x130>
 8004578:	9105      	str	r1, [sp, #20]
 800457a:	e7c3      	b.n	8004504 <_svfiprintf_r+0x130>
 800457c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004580:	4604      	mov	r4, r0
 8004582:	2301      	movs	r3, #1
 8004584:	e7f0      	b.n	8004568 <_svfiprintf_r+0x194>
 8004586:	ab03      	add	r3, sp, #12
 8004588:	9300      	str	r3, [sp, #0]
 800458a:	462a      	mov	r2, r5
 800458c:	4b0f      	ldr	r3, [pc, #60]	; (80045cc <_svfiprintf_r+0x1f8>)
 800458e:	a904      	add	r1, sp, #16
 8004590:	4638      	mov	r0, r7
 8004592:	f3af 8000 	nop.w
 8004596:	1c42      	adds	r2, r0, #1
 8004598:	4606      	mov	r6, r0
 800459a:	d1d6      	bne.n	800454a <_svfiprintf_r+0x176>
 800459c:	89ab      	ldrh	r3, [r5, #12]
 800459e:	065b      	lsls	r3, r3, #25
 80045a0:	f53f af2c 	bmi.w	80043fc <_svfiprintf_r+0x28>
 80045a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80045a6:	b01d      	add	sp, #116	; 0x74
 80045a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ac:	ab03      	add	r3, sp, #12
 80045ae:	9300      	str	r3, [sp, #0]
 80045b0:	462a      	mov	r2, r5
 80045b2:	4b06      	ldr	r3, [pc, #24]	; (80045cc <_svfiprintf_r+0x1f8>)
 80045b4:	a904      	add	r1, sp, #16
 80045b6:	4638      	mov	r0, r7
 80045b8:	f000 f87a 	bl	80046b0 <_printf_i>
 80045bc:	e7eb      	b.n	8004596 <_svfiprintf_r+0x1c2>
 80045be:	bf00      	nop
 80045c0:	08004cc8 	.word	0x08004cc8
 80045c4:	08004cd2 	.word	0x08004cd2
 80045c8:	00000000 	.word	0x00000000
 80045cc:	0800431d 	.word	0x0800431d
 80045d0:	08004cce 	.word	0x08004cce

080045d4 <_printf_common>:
 80045d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045d8:	4616      	mov	r6, r2
 80045da:	4699      	mov	r9, r3
 80045dc:	688a      	ldr	r2, [r1, #8]
 80045de:	690b      	ldr	r3, [r1, #16]
 80045e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045e4:	4293      	cmp	r3, r2
 80045e6:	bfb8      	it	lt
 80045e8:	4613      	movlt	r3, r2
 80045ea:	6033      	str	r3, [r6, #0]
 80045ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045f0:	4607      	mov	r7, r0
 80045f2:	460c      	mov	r4, r1
 80045f4:	b10a      	cbz	r2, 80045fa <_printf_common+0x26>
 80045f6:	3301      	adds	r3, #1
 80045f8:	6033      	str	r3, [r6, #0]
 80045fa:	6823      	ldr	r3, [r4, #0]
 80045fc:	0699      	lsls	r1, r3, #26
 80045fe:	bf42      	ittt	mi
 8004600:	6833      	ldrmi	r3, [r6, #0]
 8004602:	3302      	addmi	r3, #2
 8004604:	6033      	strmi	r3, [r6, #0]
 8004606:	6825      	ldr	r5, [r4, #0]
 8004608:	f015 0506 	ands.w	r5, r5, #6
 800460c:	d106      	bne.n	800461c <_printf_common+0x48>
 800460e:	f104 0a19 	add.w	sl, r4, #25
 8004612:	68e3      	ldr	r3, [r4, #12]
 8004614:	6832      	ldr	r2, [r6, #0]
 8004616:	1a9b      	subs	r3, r3, r2
 8004618:	42ab      	cmp	r3, r5
 800461a:	dc26      	bgt.n	800466a <_printf_common+0x96>
 800461c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004620:	1e13      	subs	r3, r2, #0
 8004622:	6822      	ldr	r2, [r4, #0]
 8004624:	bf18      	it	ne
 8004626:	2301      	movne	r3, #1
 8004628:	0692      	lsls	r2, r2, #26
 800462a:	d42b      	bmi.n	8004684 <_printf_common+0xb0>
 800462c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004630:	4649      	mov	r1, r9
 8004632:	4638      	mov	r0, r7
 8004634:	47c0      	blx	r8
 8004636:	3001      	adds	r0, #1
 8004638:	d01e      	beq.n	8004678 <_printf_common+0xa4>
 800463a:	6823      	ldr	r3, [r4, #0]
 800463c:	68e5      	ldr	r5, [r4, #12]
 800463e:	6832      	ldr	r2, [r6, #0]
 8004640:	f003 0306 	and.w	r3, r3, #6
 8004644:	2b04      	cmp	r3, #4
 8004646:	bf08      	it	eq
 8004648:	1aad      	subeq	r5, r5, r2
 800464a:	68a3      	ldr	r3, [r4, #8]
 800464c:	6922      	ldr	r2, [r4, #16]
 800464e:	bf0c      	ite	eq
 8004650:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004654:	2500      	movne	r5, #0
 8004656:	4293      	cmp	r3, r2
 8004658:	bfc4      	itt	gt
 800465a:	1a9b      	subgt	r3, r3, r2
 800465c:	18ed      	addgt	r5, r5, r3
 800465e:	2600      	movs	r6, #0
 8004660:	341a      	adds	r4, #26
 8004662:	42b5      	cmp	r5, r6
 8004664:	d11a      	bne.n	800469c <_printf_common+0xc8>
 8004666:	2000      	movs	r0, #0
 8004668:	e008      	b.n	800467c <_printf_common+0xa8>
 800466a:	2301      	movs	r3, #1
 800466c:	4652      	mov	r2, sl
 800466e:	4649      	mov	r1, r9
 8004670:	4638      	mov	r0, r7
 8004672:	47c0      	blx	r8
 8004674:	3001      	adds	r0, #1
 8004676:	d103      	bne.n	8004680 <_printf_common+0xac>
 8004678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800467c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004680:	3501      	adds	r5, #1
 8004682:	e7c6      	b.n	8004612 <_printf_common+0x3e>
 8004684:	18e1      	adds	r1, r4, r3
 8004686:	1c5a      	adds	r2, r3, #1
 8004688:	2030      	movs	r0, #48	; 0x30
 800468a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800468e:	4422      	add	r2, r4
 8004690:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004694:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004698:	3302      	adds	r3, #2
 800469a:	e7c7      	b.n	800462c <_printf_common+0x58>
 800469c:	2301      	movs	r3, #1
 800469e:	4622      	mov	r2, r4
 80046a0:	4649      	mov	r1, r9
 80046a2:	4638      	mov	r0, r7
 80046a4:	47c0      	blx	r8
 80046a6:	3001      	adds	r0, #1
 80046a8:	d0e6      	beq.n	8004678 <_printf_common+0xa4>
 80046aa:	3601      	adds	r6, #1
 80046ac:	e7d9      	b.n	8004662 <_printf_common+0x8e>
	...

080046b0 <_printf_i>:
 80046b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046b4:	7e0f      	ldrb	r7, [r1, #24]
 80046b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80046b8:	2f78      	cmp	r7, #120	; 0x78
 80046ba:	4691      	mov	r9, r2
 80046bc:	4680      	mov	r8, r0
 80046be:	460c      	mov	r4, r1
 80046c0:	469a      	mov	sl, r3
 80046c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80046c6:	d807      	bhi.n	80046d8 <_printf_i+0x28>
 80046c8:	2f62      	cmp	r7, #98	; 0x62
 80046ca:	d80a      	bhi.n	80046e2 <_printf_i+0x32>
 80046cc:	2f00      	cmp	r7, #0
 80046ce:	f000 80d8 	beq.w	8004882 <_printf_i+0x1d2>
 80046d2:	2f58      	cmp	r7, #88	; 0x58
 80046d4:	f000 80a3 	beq.w	800481e <_printf_i+0x16e>
 80046d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80046e0:	e03a      	b.n	8004758 <_printf_i+0xa8>
 80046e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80046e6:	2b15      	cmp	r3, #21
 80046e8:	d8f6      	bhi.n	80046d8 <_printf_i+0x28>
 80046ea:	a101      	add	r1, pc, #4	; (adr r1, 80046f0 <_printf_i+0x40>)
 80046ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046f0:	08004749 	.word	0x08004749
 80046f4:	0800475d 	.word	0x0800475d
 80046f8:	080046d9 	.word	0x080046d9
 80046fc:	080046d9 	.word	0x080046d9
 8004700:	080046d9 	.word	0x080046d9
 8004704:	080046d9 	.word	0x080046d9
 8004708:	0800475d 	.word	0x0800475d
 800470c:	080046d9 	.word	0x080046d9
 8004710:	080046d9 	.word	0x080046d9
 8004714:	080046d9 	.word	0x080046d9
 8004718:	080046d9 	.word	0x080046d9
 800471c:	08004869 	.word	0x08004869
 8004720:	0800478d 	.word	0x0800478d
 8004724:	0800484b 	.word	0x0800484b
 8004728:	080046d9 	.word	0x080046d9
 800472c:	080046d9 	.word	0x080046d9
 8004730:	0800488b 	.word	0x0800488b
 8004734:	080046d9 	.word	0x080046d9
 8004738:	0800478d 	.word	0x0800478d
 800473c:	080046d9 	.word	0x080046d9
 8004740:	080046d9 	.word	0x080046d9
 8004744:	08004853 	.word	0x08004853
 8004748:	682b      	ldr	r3, [r5, #0]
 800474a:	1d1a      	adds	r2, r3, #4
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	602a      	str	r2, [r5, #0]
 8004750:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004754:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004758:	2301      	movs	r3, #1
 800475a:	e0a3      	b.n	80048a4 <_printf_i+0x1f4>
 800475c:	6820      	ldr	r0, [r4, #0]
 800475e:	6829      	ldr	r1, [r5, #0]
 8004760:	0606      	lsls	r6, r0, #24
 8004762:	f101 0304 	add.w	r3, r1, #4
 8004766:	d50a      	bpl.n	800477e <_printf_i+0xce>
 8004768:	680e      	ldr	r6, [r1, #0]
 800476a:	602b      	str	r3, [r5, #0]
 800476c:	2e00      	cmp	r6, #0
 800476e:	da03      	bge.n	8004778 <_printf_i+0xc8>
 8004770:	232d      	movs	r3, #45	; 0x2d
 8004772:	4276      	negs	r6, r6
 8004774:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004778:	485e      	ldr	r0, [pc, #376]	; (80048f4 <_printf_i+0x244>)
 800477a:	230a      	movs	r3, #10
 800477c:	e019      	b.n	80047b2 <_printf_i+0x102>
 800477e:	680e      	ldr	r6, [r1, #0]
 8004780:	602b      	str	r3, [r5, #0]
 8004782:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004786:	bf18      	it	ne
 8004788:	b236      	sxthne	r6, r6
 800478a:	e7ef      	b.n	800476c <_printf_i+0xbc>
 800478c:	682b      	ldr	r3, [r5, #0]
 800478e:	6820      	ldr	r0, [r4, #0]
 8004790:	1d19      	adds	r1, r3, #4
 8004792:	6029      	str	r1, [r5, #0]
 8004794:	0601      	lsls	r1, r0, #24
 8004796:	d501      	bpl.n	800479c <_printf_i+0xec>
 8004798:	681e      	ldr	r6, [r3, #0]
 800479a:	e002      	b.n	80047a2 <_printf_i+0xf2>
 800479c:	0646      	lsls	r6, r0, #25
 800479e:	d5fb      	bpl.n	8004798 <_printf_i+0xe8>
 80047a0:	881e      	ldrh	r6, [r3, #0]
 80047a2:	4854      	ldr	r0, [pc, #336]	; (80048f4 <_printf_i+0x244>)
 80047a4:	2f6f      	cmp	r7, #111	; 0x6f
 80047a6:	bf0c      	ite	eq
 80047a8:	2308      	moveq	r3, #8
 80047aa:	230a      	movne	r3, #10
 80047ac:	2100      	movs	r1, #0
 80047ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80047b2:	6865      	ldr	r5, [r4, #4]
 80047b4:	60a5      	str	r5, [r4, #8]
 80047b6:	2d00      	cmp	r5, #0
 80047b8:	bfa2      	ittt	ge
 80047ba:	6821      	ldrge	r1, [r4, #0]
 80047bc:	f021 0104 	bicge.w	r1, r1, #4
 80047c0:	6021      	strge	r1, [r4, #0]
 80047c2:	b90e      	cbnz	r6, 80047c8 <_printf_i+0x118>
 80047c4:	2d00      	cmp	r5, #0
 80047c6:	d04d      	beq.n	8004864 <_printf_i+0x1b4>
 80047c8:	4615      	mov	r5, r2
 80047ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80047ce:	fb03 6711 	mls	r7, r3, r1, r6
 80047d2:	5dc7      	ldrb	r7, [r0, r7]
 80047d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80047d8:	4637      	mov	r7, r6
 80047da:	42bb      	cmp	r3, r7
 80047dc:	460e      	mov	r6, r1
 80047de:	d9f4      	bls.n	80047ca <_printf_i+0x11a>
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	d10b      	bne.n	80047fc <_printf_i+0x14c>
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	07de      	lsls	r6, r3, #31
 80047e8:	d508      	bpl.n	80047fc <_printf_i+0x14c>
 80047ea:	6923      	ldr	r3, [r4, #16]
 80047ec:	6861      	ldr	r1, [r4, #4]
 80047ee:	4299      	cmp	r1, r3
 80047f0:	bfde      	ittt	le
 80047f2:	2330      	movle	r3, #48	; 0x30
 80047f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80047f8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80047fc:	1b52      	subs	r2, r2, r5
 80047fe:	6122      	str	r2, [r4, #16]
 8004800:	f8cd a000 	str.w	sl, [sp]
 8004804:	464b      	mov	r3, r9
 8004806:	aa03      	add	r2, sp, #12
 8004808:	4621      	mov	r1, r4
 800480a:	4640      	mov	r0, r8
 800480c:	f7ff fee2 	bl	80045d4 <_printf_common>
 8004810:	3001      	adds	r0, #1
 8004812:	d14c      	bne.n	80048ae <_printf_i+0x1fe>
 8004814:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004818:	b004      	add	sp, #16
 800481a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800481e:	4835      	ldr	r0, [pc, #212]	; (80048f4 <_printf_i+0x244>)
 8004820:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004824:	6829      	ldr	r1, [r5, #0]
 8004826:	6823      	ldr	r3, [r4, #0]
 8004828:	f851 6b04 	ldr.w	r6, [r1], #4
 800482c:	6029      	str	r1, [r5, #0]
 800482e:	061d      	lsls	r5, r3, #24
 8004830:	d514      	bpl.n	800485c <_printf_i+0x1ac>
 8004832:	07df      	lsls	r7, r3, #31
 8004834:	bf44      	itt	mi
 8004836:	f043 0320 	orrmi.w	r3, r3, #32
 800483a:	6023      	strmi	r3, [r4, #0]
 800483c:	b91e      	cbnz	r6, 8004846 <_printf_i+0x196>
 800483e:	6823      	ldr	r3, [r4, #0]
 8004840:	f023 0320 	bic.w	r3, r3, #32
 8004844:	6023      	str	r3, [r4, #0]
 8004846:	2310      	movs	r3, #16
 8004848:	e7b0      	b.n	80047ac <_printf_i+0xfc>
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	f043 0320 	orr.w	r3, r3, #32
 8004850:	6023      	str	r3, [r4, #0]
 8004852:	2378      	movs	r3, #120	; 0x78
 8004854:	4828      	ldr	r0, [pc, #160]	; (80048f8 <_printf_i+0x248>)
 8004856:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800485a:	e7e3      	b.n	8004824 <_printf_i+0x174>
 800485c:	0659      	lsls	r1, r3, #25
 800485e:	bf48      	it	mi
 8004860:	b2b6      	uxthmi	r6, r6
 8004862:	e7e6      	b.n	8004832 <_printf_i+0x182>
 8004864:	4615      	mov	r5, r2
 8004866:	e7bb      	b.n	80047e0 <_printf_i+0x130>
 8004868:	682b      	ldr	r3, [r5, #0]
 800486a:	6826      	ldr	r6, [r4, #0]
 800486c:	6961      	ldr	r1, [r4, #20]
 800486e:	1d18      	adds	r0, r3, #4
 8004870:	6028      	str	r0, [r5, #0]
 8004872:	0635      	lsls	r5, r6, #24
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	d501      	bpl.n	800487c <_printf_i+0x1cc>
 8004878:	6019      	str	r1, [r3, #0]
 800487a:	e002      	b.n	8004882 <_printf_i+0x1d2>
 800487c:	0670      	lsls	r0, r6, #25
 800487e:	d5fb      	bpl.n	8004878 <_printf_i+0x1c8>
 8004880:	8019      	strh	r1, [r3, #0]
 8004882:	2300      	movs	r3, #0
 8004884:	6123      	str	r3, [r4, #16]
 8004886:	4615      	mov	r5, r2
 8004888:	e7ba      	b.n	8004800 <_printf_i+0x150>
 800488a:	682b      	ldr	r3, [r5, #0]
 800488c:	1d1a      	adds	r2, r3, #4
 800488e:	602a      	str	r2, [r5, #0]
 8004890:	681d      	ldr	r5, [r3, #0]
 8004892:	6862      	ldr	r2, [r4, #4]
 8004894:	2100      	movs	r1, #0
 8004896:	4628      	mov	r0, r5
 8004898:	f7fb fcba 	bl	8000210 <memchr>
 800489c:	b108      	cbz	r0, 80048a2 <_printf_i+0x1f2>
 800489e:	1b40      	subs	r0, r0, r5
 80048a0:	6060      	str	r0, [r4, #4]
 80048a2:	6863      	ldr	r3, [r4, #4]
 80048a4:	6123      	str	r3, [r4, #16]
 80048a6:	2300      	movs	r3, #0
 80048a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048ac:	e7a8      	b.n	8004800 <_printf_i+0x150>
 80048ae:	6923      	ldr	r3, [r4, #16]
 80048b0:	462a      	mov	r2, r5
 80048b2:	4649      	mov	r1, r9
 80048b4:	4640      	mov	r0, r8
 80048b6:	47d0      	blx	sl
 80048b8:	3001      	adds	r0, #1
 80048ba:	d0ab      	beq.n	8004814 <_printf_i+0x164>
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	079b      	lsls	r3, r3, #30
 80048c0:	d413      	bmi.n	80048ea <_printf_i+0x23a>
 80048c2:	68e0      	ldr	r0, [r4, #12]
 80048c4:	9b03      	ldr	r3, [sp, #12]
 80048c6:	4298      	cmp	r0, r3
 80048c8:	bfb8      	it	lt
 80048ca:	4618      	movlt	r0, r3
 80048cc:	e7a4      	b.n	8004818 <_printf_i+0x168>
 80048ce:	2301      	movs	r3, #1
 80048d0:	4632      	mov	r2, r6
 80048d2:	4649      	mov	r1, r9
 80048d4:	4640      	mov	r0, r8
 80048d6:	47d0      	blx	sl
 80048d8:	3001      	adds	r0, #1
 80048da:	d09b      	beq.n	8004814 <_printf_i+0x164>
 80048dc:	3501      	adds	r5, #1
 80048de:	68e3      	ldr	r3, [r4, #12]
 80048e0:	9903      	ldr	r1, [sp, #12]
 80048e2:	1a5b      	subs	r3, r3, r1
 80048e4:	42ab      	cmp	r3, r5
 80048e6:	dcf2      	bgt.n	80048ce <_printf_i+0x21e>
 80048e8:	e7eb      	b.n	80048c2 <_printf_i+0x212>
 80048ea:	2500      	movs	r5, #0
 80048ec:	f104 0619 	add.w	r6, r4, #25
 80048f0:	e7f5      	b.n	80048de <_printf_i+0x22e>
 80048f2:	bf00      	nop
 80048f4:	08004cd9 	.word	0x08004cd9
 80048f8:	08004cea 	.word	0x08004cea

080048fc <memcpy>:
 80048fc:	440a      	add	r2, r1
 80048fe:	4291      	cmp	r1, r2
 8004900:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004904:	d100      	bne.n	8004908 <memcpy+0xc>
 8004906:	4770      	bx	lr
 8004908:	b510      	push	{r4, lr}
 800490a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800490e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004912:	4291      	cmp	r1, r2
 8004914:	d1f9      	bne.n	800490a <memcpy+0xe>
 8004916:	bd10      	pop	{r4, pc}

08004918 <memmove>:
 8004918:	4288      	cmp	r0, r1
 800491a:	b510      	push	{r4, lr}
 800491c:	eb01 0402 	add.w	r4, r1, r2
 8004920:	d902      	bls.n	8004928 <memmove+0x10>
 8004922:	4284      	cmp	r4, r0
 8004924:	4623      	mov	r3, r4
 8004926:	d807      	bhi.n	8004938 <memmove+0x20>
 8004928:	1e43      	subs	r3, r0, #1
 800492a:	42a1      	cmp	r1, r4
 800492c:	d008      	beq.n	8004940 <memmove+0x28>
 800492e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004932:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004936:	e7f8      	b.n	800492a <memmove+0x12>
 8004938:	4402      	add	r2, r0
 800493a:	4601      	mov	r1, r0
 800493c:	428a      	cmp	r2, r1
 800493e:	d100      	bne.n	8004942 <memmove+0x2a>
 8004940:	bd10      	pop	{r4, pc}
 8004942:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004946:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800494a:	e7f7      	b.n	800493c <memmove+0x24>

0800494c <_free_r>:
 800494c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800494e:	2900      	cmp	r1, #0
 8004950:	d044      	beq.n	80049dc <_free_r+0x90>
 8004952:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004956:	9001      	str	r0, [sp, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	f1a1 0404 	sub.w	r4, r1, #4
 800495e:	bfb8      	it	lt
 8004960:	18e4      	addlt	r4, r4, r3
 8004962:	f000 f913 	bl	8004b8c <__malloc_lock>
 8004966:	4a1e      	ldr	r2, [pc, #120]	; (80049e0 <_free_r+0x94>)
 8004968:	9801      	ldr	r0, [sp, #4]
 800496a:	6813      	ldr	r3, [r2, #0]
 800496c:	b933      	cbnz	r3, 800497c <_free_r+0x30>
 800496e:	6063      	str	r3, [r4, #4]
 8004970:	6014      	str	r4, [r2, #0]
 8004972:	b003      	add	sp, #12
 8004974:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004978:	f000 b90e 	b.w	8004b98 <__malloc_unlock>
 800497c:	42a3      	cmp	r3, r4
 800497e:	d908      	bls.n	8004992 <_free_r+0x46>
 8004980:	6825      	ldr	r5, [r4, #0]
 8004982:	1961      	adds	r1, r4, r5
 8004984:	428b      	cmp	r3, r1
 8004986:	bf01      	itttt	eq
 8004988:	6819      	ldreq	r1, [r3, #0]
 800498a:	685b      	ldreq	r3, [r3, #4]
 800498c:	1949      	addeq	r1, r1, r5
 800498e:	6021      	streq	r1, [r4, #0]
 8004990:	e7ed      	b.n	800496e <_free_r+0x22>
 8004992:	461a      	mov	r2, r3
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	b10b      	cbz	r3, 800499c <_free_r+0x50>
 8004998:	42a3      	cmp	r3, r4
 800499a:	d9fa      	bls.n	8004992 <_free_r+0x46>
 800499c:	6811      	ldr	r1, [r2, #0]
 800499e:	1855      	adds	r5, r2, r1
 80049a0:	42a5      	cmp	r5, r4
 80049a2:	d10b      	bne.n	80049bc <_free_r+0x70>
 80049a4:	6824      	ldr	r4, [r4, #0]
 80049a6:	4421      	add	r1, r4
 80049a8:	1854      	adds	r4, r2, r1
 80049aa:	42a3      	cmp	r3, r4
 80049ac:	6011      	str	r1, [r2, #0]
 80049ae:	d1e0      	bne.n	8004972 <_free_r+0x26>
 80049b0:	681c      	ldr	r4, [r3, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	6053      	str	r3, [r2, #4]
 80049b6:	4421      	add	r1, r4
 80049b8:	6011      	str	r1, [r2, #0]
 80049ba:	e7da      	b.n	8004972 <_free_r+0x26>
 80049bc:	d902      	bls.n	80049c4 <_free_r+0x78>
 80049be:	230c      	movs	r3, #12
 80049c0:	6003      	str	r3, [r0, #0]
 80049c2:	e7d6      	b.n	8004972 <_free_r+0x26>
 80049c4:	6825      	ldr	r5, [r4, #0]
 80049c6:	1961      	adds	r1, r4, r5
 80049c8:	428b      	cmp	r3, r1
 80049ca:	bf04      	itt	eq
 80049cc:	6819      	ldreq	r1, [r3, #0]
 80049ce:	685b      	ldreq	r3, [r3, #4]
 80049d0:	6063      	str	r3, [r4, #4]
 80049d2:	bf04      	itt	eq
 80049d4:	1949      	addeq	r1, r1, r5
 80049d6:	6021      	streq	r1, [r4, #0]
 80049d8:	6054      	str	r4, [r2, #4]
 80049da:	e7ca      	b.n	8004972 <_free_r+0x26>
 80049dc:	b003      	add	sp, #12
 80049de:	bd30      	pop	{r4, r5, pc}
 80049e0:	20000984 	.word	0x20000984

080049e4 <sbrk_aligned>:
 80049e4:	b570      	push	{r4, r5, r6, lr}
 80049e6:	4e0e      	ldr	r6, [pc, #56]	; (8004a20 <sbrk_aligned+0x3c>)
 80049e8:	460c      	mov	r4, r1
 80049ea:	6831      	ldr	r1, [r6, #0]
 80049ec:	4605      	mov	r5, r0
 80049ee:	b911      	cbnz	r1, 80049f6 <sbrk_aligned+0x12>
 80049f0:	f000 f8bc 	bl	8004b6c <_sbrk_r>
 80049f4:	6030      	str	r0, [r6, #0]
 80049f6:	4621      	mov	r1, r4
 80049f8:	4628      	mov	r0, r5
 80049fa:	f000 f8b7 	bl	8004b6c <_sbrk_r>
 80049fe:	1c43      	adds	r3, r0, #1
 8004a00:	d00a      	beq.n	8004a18 <sbrk_aligned+0x34>
 8004a02:	1cc4      	adds	r4, r0, #3
 8004a04:	f024 0403 	bic.w	r4, r4, #3
 8004a08:	42a0      	cmp	r0, r4
 8004a0a:	d007      	beq.n	8004a1c <sbrk_aligned+0x38>
 8004a0c:	1a21      	subs	r1, r4, r0
 8004a0e:	4628      	mov	r0, r5
 8004a10:	f000 f8ac 	bl	8004b6c <_sbrk_r>
 8004a14:	3001      	adds	r0, #1
 8004a16:	d101      	bne.n	8004a1c <sbrk_aligned+0x38>
 8004a18:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004a1c:	4620      	mov	r0, r4
 8004a1e:	bd70      	pop	{r4, r5, r6, pc}
 8004a20:	20000988 	.word	0x20000988

08004a24 <_malloc_r>:
 8004a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a28:	1ccd      	adds	r5, r1, #3
 8004a2a:	f025 0503 	bic.w	r5, r5, #3
 8004a2e:	3508      	adds	r5, #8
 8004a30:	2d0c      	cmp	r5, #12
 8004a32:	bf38      	it	cc
 8004a34:	250c      	movcc	r5, #12
 8004a36:	2d00      	cmp	r5, #0
 8004a38:	4607      	mov	r7, r0
 8004a3a:	db01      	blt.n	8004a40 <_malloc_r+0x1c>
 8004a3c:	42a9      	cmp	r1, r5
 8004a3e:	d905      	bls.n	8004a4c <_malloc_r+0x28>
 8004a40:	230c      	movs	r3, #12
 8004a42:	603b      	str	r3, [r7, #0]
 8004a44:	2600      	movs	r6, #0
 8004a46:	4630      	mov	r0, r6
 8004a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a4c:	4e2e      	ldr	r6, [pc, #184]	; (8004b08 <_malloc_r+0xe4>)
 8004a4e:	f000 f89d 	bl	8004b8c <__malloc_lock>
 8004a52:	6833      	ldr	r3, [r6, #0]
 8004a54:	461c      	mov	r4, r3
 8004a56:	bb34      	cbnz	r4, 8004aa6 <_malloc_r+0x82>
 8004a58:	4629      	mov	r1, r5
 8004a5a:	4638      	mov	r0, r7
 8004a5c:	f7ff ffc2 	bl	80049e4 <sbrk_aligned>
 8004a60:	1c43      	adds	r3, r0, #1
 8004a62:	4604      	mov	r4, r0
 8004a64:	d14d      	bne.n	8004b02 <_malloc_r+0xde>
 8004a66:	6834      	ldr	r4, [r6, #0]
 8004a68:	4626      	mov	r6, r4
 8004a6a:	2e00      	cmp	r6, #0
 8004a6c:	d140      	bne.n	8004af0 <_malloc_r+0xcc>
 8004a6e:	6823      	ldr	r3, [r4, #0]
 8004a70:	4631      	mov	r1, r6
 8004a72:	4638      	mov	r0, r7
 8004a74:	eb04 0803 	add.w	r8, r4, r3
 8004a78:	f000 f878 	bl	8004b6c <_sbrk_r>
 8004a7c:	4580      	cmp	r8, r0
 8004a7e:	d13a      	bne.n	8004af6 <_malloc_r+0xd2>
 8004a80:	6821      	ldr	r1, [r4, #0]
 8004a82:	3503      	adds	r5, #3
 8004a84:	1a6d      	subs	r5, r5, r1
 8004a86:	f025 0503 	bic.w	r5, r5, #3
 8004a8a:	3508      	adds	r5, #8
 8004a8c:	2d0c      	cmp	r5, #12
 8004a8e:	bf38      	it	cc
 8004a90:	250c      	movcc	r5, #12
 8004a92:	4629      	mov	r1, r5
 8004a94:	4638      	mov	r0, r7
 8004a96:	f7ff ffa5 	bl	80049e4 <sbrk_aligned>
 8004a9a:	3001      	adds	r0, #1
 8004a9c:	d02b      	beq.n	8004af6 <_malloc_r+0xd2>
 8004a9e:	6823      	ldr	r3, [r4, #0]
 8004aa0:	442b      	add	r3, r5
 8004aa2:	6023      	str	r3, [r4, #0]
 8004aa4:	e00e      	b.n	8004ac4 <_malloc_r+0xa0>
 8004aa6:	6822      	ldr	r2, [r4, #0]
 8004aa8:	1b52      	subs	r2, r2, r5
 8004aaa:	d41e      	bmi.n	8004aea <_malloc_r+0xc6>
 8004aac:	2a0b      	cmp	r2, #11
 8004aae:	d916      	bls.n	8004ade <_malloc_r+0xba>
 8004ab0:	1961      	adds	r1, r4, r5
 8004ab2:	42a3      	cmp	r3, r4
 8004ab4:	6025      	str	r5, [r4, #0]
 8004ab6:	bf18      	it	ne
 8004ab8:	6059      	strne	r1, [r3, #4]
 8004aba:	6863      	ldr	r3, [r4, #4]
 8004abc:	bf08      	it	eq
 8004abe:	6031      	streq	r1, [r6, #0]
 8004ac0:	5162      	str	r2, [r4, r5]
 8004ac2:	604b      	str	r3, [r1, #4]
 8004ac4:	4638      	mov	r0, r7
 8004ac6:	f104 060b 	add.w	r6, r4, #11
 8004aca:	f000 f865 	bl	8004b98 <__malloc_unlock>
 8004ace:	f026 0607 	bic.w	r6, r6, #7
 8004ad2:	1d23      	adds	r3, r4, #4
 8004ad4:	1af2      	subs	r2, r6, r3
 8004ad6:	d0b6      	beq.n	8004a46 <_malloc_r+0x22>
 8004ad8:	1b9b      	subs	r3, r3, r6
 8004ada:	50a3      	str	r3, [r4, r2]
 8004adc:	e7b3      	b.n	8004a46 <_malloc_r+0x22>
 8004ade:	6862      	ldr	r2, [r4, #4]
 8004ae0:	42a3      	cmp	r3, r4
 8004ae2:	bf0c      	ite	eq
 8004ae4:	6032      	streq	r2, [r6, #0]
 8004ae6:	605a      	strne	r2, [r3, #4]
 8004ae8:	e7ec      	b.n	8004ac4 <_malloc_r+0xa0>
 8004aea:	4623      	mov	r3, r4
 8004aec:	6864      	ldr	r4, [r4, #4]
 8004aee:	e7b2      	b.n	8004a56 <_malloc_r+0x32>
 8004af0:	4634      	mov	r4, r6
 8004af2:	6876      	ldr	r6, [r6, #4]
 8004af4:	e7b9      	b.n	8004a6a <_malloc_r+0x46>
 8004af6:	230c      	movs	r3, #12
 8004af8:	603b      	str	r3, [r7, #0]
 8004afa:	4638      	mov	r0, r7
 8004afc:	f000 f84c 	bl	8004b98 <__malloc_unlock>
 8004b00:	e7a1      	b.n	8004a46 <_malloc_r+0x22>
 8004b02:	6025      	str	r5, [r4, #0]
 8004b04:	e7de      	b.n	8004ac4 <_malloc_r+0xa0>
 8004b06:	bf00      	nop
 8004b08:	20000984 	.word	0x20000984

08004b0c <_realloc_r>:
 8004b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b10:	4680      	mov	r8, r0
 8004b12:	4614      	mov	r4, r2
 8004b14:	460e      	mov	r6, r1
 8004b16:	b921      	cbnz	r1, 8004b22 <_realloc_r+0x16>
 8004b18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b1c:	4611      	mov	r1, r2
 8004b1e:	f7ff bf81 	b.w	8004a24 <_malloc_r>
 8004b22:	b92a      	cbnz	r2, 8004b30 <_realloc_r+0x24>
 8004b24:	f7ff ff12 	bl	800494c <_free_r>
 8004b28:	4625      	mov	r5, r4
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b30:	f000 f838 	bl	8004ba4 <_malloc_usable_size_r>
 8004b34:	4284      	cmp	r4, r0
 8004b36:	4607      	mov	r7, r0
 8004b38:	d802      	bhi.n	8004b40 <_realloc_r+0x34>
 8004b3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004b3e:	d812      	bhi.n	8004b66 <_realloc_r+0x5a>
 8004b40:	4621      	mov	r1, r4
 8004b42:	4640      	mov	r0, r8
 8004b44:	f7ff ff6e 	bl	8004a24 <_malloc_r>
 8004b48:	4605      	mov	r5, r0
 8004b4a:	2800      	cmp	r0, #0
 8004b4c:	d0ed      	beq.n	8004b2a <_realloc_r+0x1e>
 8004b4e:	42bc      	cmp	r4, r7
 8004b50:	4622      	mov	r2, r4
 8004b52:	4631      	mov	r1, r6
 8004b54:	bf28      	it	cs
 8004b56:	463a      	movcs	r2, r7
 8004b58:	f7ff fed0 	bl	80048fc <memcpy>
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4640      	mov	r0, r8
 8004b60:	f7ff fef4 	bl	800494c <_free_r>
 8004b64:	e7e1      	b.n	8004b2a <_realloc_r+0x1e>
 8004b66:	4635      	mov	r5, r6
 8004b68:	e7df      	b.n	8004b2a <_realloc_r+0x1e>
	...

08004b6c <_sbrk_r>:
 8004b6c:	b538      	push	{r3, r4, r5, lr}
 8004b6e:	4d06      	ldr	r5, [pc, #24]	; (8004b88 <_sbrk_r+0x1c>)
 8004b70:	2300      	movs	r3, #0
 8004b72:	4604      	mov	r4, r0
 8004b74:	4608      	mov	r0, r1
 8004b76:	602b      	str	r3, [r5, #0]
 8004b78:	f7fc fa8c 	bl	8001094 <_sbrk>
 8004b7c:	1c43      	adds	r3, r0, #1
 8004b7e:	d102      	bne.n	8004b86 <_sbrk_r+0x1a>
 8004b80:	682b      	ldr	r3, [r5, #0]
 8004b82:	b103      	cbz	r3, 8004b86 <_sbrk_r+0x1a>
 8004b84:	6023      	str	r3, [r4, #0]
 8004b86:	bd38      	pop	{r3, r4, r5, pc}
 8004b88:	2000098c 	.word	0x2000098c

08004b8c <__malloc_lock>:
 8004b8c:	4801      	ldr	r0, [pc, #4]	; (8004b94 <__malloc_lock+0x8>)
 8004b8e:	f000 b811 	b.w	8004bb4 <__retarget_lock_acquire_recursive>
 8004b92:	bf00      	nop
 8004b94:	20000990 	.word	0x20000990

08004b98 <__malloc_unlock>:
 8004b98:	4801      	ldr	r0, [pc, #4]	; (8004ba0 <__malloc_unlock+0x8>)
 8004b9a:	f000 b80c 	b.w	8004bb6 <__retarget_lock_release_recursive>
 8004b9e:	bf00      	nop
 8004ba0:	20000990 	.word	0x20000990

08004ba4 <_malloc_usable_size_r>:
 8004ba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ba8:	1f18      	subs	r0, r3, #4
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	bfbc      	itt	lt
 8004bae:	580b      	ldrlt	r3, [r1, r0]
 8004bb0:	18c0      	addlt	r0, r0, r3
 8004bb2:	4770      	bx	lr

08004bb4 <__retarget_lock_acquire_recursive>:
 8004bb4:	4770      	bx	lr

08004bb6 <__retarget_lock_release_recursive>:
 8004bb6:	4770      	bx	lr

08004bb8 <_init>:
 8004bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bba:	bf00      	nop
 8004bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bbe:	bc08      	pop	{r3}
 8004bc0:	469e      	mov	lr, r3
 8004bc2:	4770      	bx	lr

08004bc4 <_fini>:
 8004bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bc6:	bf00      	nop
 8004bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bca:	bc08      	pop	{r3}
 8004bcc:	469e      	mov	lr, r3
 8004bce:	4770      	bx	lr
