Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: aes.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aes.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aes"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : aes
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/utils.vhd" in Library aes_v1_00_a.
Architecture utils of Entity utils is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/aes.vhd" in Library aes_v1_00_a.
Architecture example of Entity aes is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/inv_subs_box_s0.vhd" in Library work.
Architecture arch of Entity inv_subs_box_s0 is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/inv_subs_box_s1.vhd" in Library work.
Architecture arch of Entity inv_subs_box_s1 is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/add_round_key_s0_box.vhd" in Library work.
Architecture add_round_key_s0_b of Entity add_round_key_s0_box is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/add_round_key_s1_box.vhd" in Library work.
Architecture add_round_key_s1_b of Entity add_round_key_s1_box is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/aes_loop_iter.vhd" in Library work.
Architecture behavioral of Entity aes_loop_iter is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/utils.vhd" in Library work.
Architecture utils of Entity utils is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <aes> in library <aes_v1_00_a> (architecture <example>).

Analyzing hierarchy for entity <aes_loop_iter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <inv_subs_box_s0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <inv_subs_box_s1> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <add_round_key_s0_box> in library <work> (architecture <add_round_key_s0_b>).

Analyzing hierarchy for entity <add_round_key_s1_box> in library <work> (architecture <add_round_key_s1_b>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <aes> in library <aes_v1_00_a> (Architecture <example>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <aes> analyzed. Unit <aes> generated.

Analyzing Entity <aes_loop_iter> in library <work> (Architecture <behavioral>).
Entity <aes_loop_iter> analyzed. Unit <aes_loop_iter> generated.

Analyzing Entity <inv_subs_box_s0> in library <work> (Architecture <arch>).
Entity <inv_subs_box_s0> analyzed. Unit <inv_subs_box_s0> generated.

Analyzing Entity <inv_subs_box_s1> in library <work> (Architecture <arch>).
Entity <inv_subs_box_s1> analyzed. Unit <inv_subs_box_s1> generated.

Analyzing Entity <add_round_key_s0_box> in library <work> (Architecture <add_round_key_s0_b>).
Entity <add_round_key_s0_box> analyzed. Unit <add_round_key_s0_box> generated.

Analyzing Entity <add_round_key_s1_box> in library <work> (Architecture <add_round_key_s1_b>).
Entity <add_round_key_s1_box> analyzed. Unit <add_round_key_s1_box> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <inv_subs_box_s0>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/inv_subs_box_s0.vhd".
    Found 16x128-bit ROM for signal <slice0002$rom0000>.
    Found 16x128-bit ROM for signal <slice0004$rom0000>.
    Found 16x128-bit ROM for signal <slice0006$rom0000>.
    Found 16x128-bit ROM for signal <slice0008$rom0000>.
    Found 16x128-bit ROM for signal <slice0010$rom0000>.
    Found 16x128-bit ROM for signal <slice0012$rom0000>.
    Found 16x128-bit ROM for signal <slice0014$rom0000>.
    Found 16x128-bit ROM for signal <slice0000$rom0000>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0000<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0001<31:28>>.
    Summary:
	inferred   8 ROM(s).
	inferred  64 Multiplexer(s).
Unit <inv_subs_box_s0> synthesized.


Synthesizing Unit <inv_subs_box_s1>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/inv_subs_box_s1.vhd".
    Found 16x128-bit ROM for signal <slice0002$rom0000>.
    Found 16x128-bit ROM for signal <slice0004$rom0000>.
    Found 16x128-bit ROM for signal <slice0006$rom0000>.
    Found 16x128-bit ROM for signal <slice0008$rom0000>.
    Found 16x128-bit ROM for signal <slice0010$rom0000>.
    Found 16x128-bit ROM for signal <slice0012$rom0000>.
    Found 16x128-bit ROM for signal <slice0014$rom0000>.
    Found 16x128-bit ROM for signal <slice0000$rom0000>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0000<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0001<31:28>>.
    Summary:
	inferred   8 ROM(s).
	inferred  64 Multiplexer(s).
Unit <inv_subs_box_s1> synthesized.


Synthesizing Unit <add_round_key_s0_box>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/add_round_key_s0_box.vhd".
Unit <add_round_key_s0_box> synthesized.


Synthesizing Unit <add_round_key_s1_box>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/add_round_key_s1_box.vhd".
Unit <add_round_key_s1_box> synthesized.


Synthesizing Unit <aes_loop_iter>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/aes_loop_iter.vhd".
WARNING:Xst:646 - Signal <inv_subs_box_s1_result<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inv_subs_box_s1_result<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inv_subs_box_s0_result<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inv_subs_box_s0_result<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <inv_subs_box_s0_state<0><0>> equivalent to <add_round_key_s0_state<0><0>> has been removed
    Register <inv_subs_box_s0_state<0><1>> equivalent to <add_round_key_s0_state<0><1>> has been removed
    Register <inv_subs_box_s0_state<0><2>> equivalent to <add_round_key_s0_state<0><2>> has been removed
    Register <inv_subs_box_s0_state<0><3>> equivalent to <add_round_key_s0_state<0><3>> has been removed
    Register <inv_subs_box_s0_state<1><0>> equivalent to <add_round_key_s0_state<1><0>> has been removed
    Register <inv_subs_box_s0_state<1><1>> equivalent to <add_round_key_s0_state<1><1>> has been removed
    Register <inv_subs_box_s0_state<1><2>> equivalent to <add_round_key_s0_state<1><2>> has been removed
    Register <inv_subs_box_s0_state<1><3>> equivalent to <add_round_key_s0_state<1><3>> has been removed
    Register <inv_subs_box_s1_state<2><0>> equivalent to <add_round_key_s1_state<2><0>> has been removed
    Register <inv_subs_box_s1_state<2><1>> equivalent to <add_round_key_s1_state<2><1>> has been removed
    Register <inv_subs_box_s1_state<2><2>> equivalent to <add_round_key_s1_state<2><2>> has been removed
    Register <inv_subs_box_s1_state<2><3>> equivalent to <add_round_key_s1_state<2><3>> has been removed
    Register <inv_subs_box_s1_state<3><0>> equivalent to <add_round_key_s1_state<3><0>> has been removed
    Register <inv_subs_box_s1_state<3><1>> equivalent to <add_round_key_s1_state<3><1>> has been removed
    Register <inv_subs_box_s1_state<3><2>> equivalent to <add_round_key_s1_state<3><2>> has been removed
    Register <inv_subs_box_s1_state<3><3>> equivalent to <add_round_key_s1_state<3><3>> has been removed
    Found 32-bit register for signal <result<0>>.
    Found 32-bit register for signal <result<1>>.
    Found 32-bit register for signal <result<2>>.
    Found 32-bit register for signal <result<3>>.
    Found 1-bit register for signal <done>.
    Found 32-bit xor7 for signal <$n0003<31:28>>.
    Found 32-bit xor7 for signal <$n0004<31:28>>.
    Found 8-bit xor2 for signal <accum134$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum134$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum135$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum135$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum139$xor0000> created at line 237.
    Found 1-bit xor2 for signal <accum139$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum142$xor0000> created at line 239.
    Found 1-bit xor2 for signal <accum142$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum154$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum154$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum155$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum155$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum159$xor0000> created at line 237.
    Found 1-bit xor2 for signal <accum159$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum162$xor0000> created at line 239.
    Found 1-bit xor2 for signal <accum162$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum175$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum175$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum179$xor0000> created at line 237.
    Found 1-bit xor2 for signal <accum179$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum183$xor0000> created at line 237.
    Found 1-bit xor2 for signal <accum183$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum195$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum195$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum199$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum199$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum200$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum200$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum204$xor0000> created at line 237.
    Found 1-bit xor2 for signal <accum204$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum207$xor0000> created at line 239.
    Found 1-bit xor2 for signal <accum207$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum219$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum219$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum220$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum220$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum224$xor0000> created at line 237.
    Found 1-bit xor2 for signal <accum224$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum227$xor0000> created at line 239.
    Found 1-bit xor2 for signal <accum227$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum240$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum240$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum244$xor0000> created at line 237.
    Found 1-bit xor2 for signal <accum244$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum248$xor0000> created at line 237.
    Found 1-bit xor2 for signal <accum248$xor0005> created at line 216.
    Found 8-bit xor2 for signal <accum260$xor0000> created at line 241.
    Found 1-bit xor2 for signal <accum260$xor0005> created at line 216.
    Found 32-bit register for signal <add_round_key_s0_key<0>>.
    Found 32-bit register for signal <add_round_key_s0_key<1>>.
    Found 32-bit register for signal <add_round_key_s0_state<0>>.
    Found 32-bit register for signal <add_round_key_s0_state<1>>.
    Found 32-bit register for signal <add_round_key_s1_key<2>>.
    Found 32-bit register for signal <add_round_key_s1_key<3>>.
    Found 32-bit register for signal <add_round_key_s1_state<2>>.
    Found 32-bit register for signal <add_round_key_s1_state<3>>.
    Found 1-bit 4-to-1 multiplexer for signal <done$mux0001>.
    Found 1-bit register for signal <iter_stage<0>>.
    Found 1-bit 4-to-1 multiplexer for signal <iter_stage_0$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<0>_0$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<0>_1$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<0>_2$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<0>_3$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<1>_0$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<1>_1$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<1>_2$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<1>_3$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<2>_0$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<2>_1$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<2>_2$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<2>_3$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<3>_0$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<3>_1$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<3>_2$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <result<3>_3$mux0000>.
    Summary:
	inferred 386 D-type flip-flop(s).
	inferred 130 Multiplexer(s).
	inferred  64 Xor(s).
Unit <aes_loop_iter> synthesized.


Synthesizing Unit <aes>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/aes.vhd".
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <FSL_M_Control> is never assigned.
WARNING:Xst:646 - Signal <decryption_finished> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <input_state>.
    Found 16x128-bit ROM for signal <slice0018$rom0000>.
    Found 16x128-bit ROM for signal <slice0020$rom0000>.
    Found 16x128-bit ROM for signal <slice0022$rom0000>.
    Found 16x128-bit ROM for signal <slice0048$rom0000>.
    Found 16x128-bit ROM for signal <slice0050$rom0000>.
    Found 16x128-bit ROM for signal <slice0052$rom0000>.
    Found 16x128-bit ROM for signal <slice0054$rom0000>.
    Found 16x128-bit ROM for signal <slice0024$rom0000>.
    Found 16x128-bit ROM for signal <slice0026$rom0000>.
    Found 16x128-bit ROM for signal <slice0028$rom0000>.
    Found 16x128-bit ROM for signal <slice0030$rom0000>.
    Found 16x128-bit ROM for signal <slice0056$rom0000>.
    Found 16x128-bit ROM for signal <slice0058$rom0000>.
    Found 16x128-bit ROM for signal <slice0060$rom0000>.
    Found 16x128-bit ROM for signal <slice0062$rom0000>.
    Found 16x128-bit ROM for signal <slice0000$rom0000>.
    Found 16x128-bit ROM for signal <slice0002$rom0000>.
    Found 16x128-bit ROM for signal <slice0004$rom0000>.
    Found 16x128-bit ROM for signal <slice0006$rom0000>.
    Found 16x128-bit ROM for signal <slice0032$rom0000>.
    Found 16x128-bit ROM for signal <slice0034$rom0000>.
    Found 16x128-bit ROM for signal <slice0036$rom0000>.
    Found 16x128-bit ROM for signal <slice0038$rom0000>.
    Found 16x128-bit ROM for signal <slice0008$rom0000>.
    Found 16x128-bit ROM for signal <slice0010$rom0000>.
    Found 16x128-bit ROM for signal <slice0012$rom0000>.
    Found 16x128-bit ROM for signal <slice0014$rom0000>.
    Found 16x128-bit ROM for signal <slice0064$rom0000>.
    Found 16x128-bit ROM for signal <slice0066$rom0000>.
    Found 16x128-bit ROM for signal <slice0068$rom0000>.
    Found 16x128-bit ROM for signal <slice0070$rom0000>.
    Found 16x128-bit ROM for signal <slice0040$rom0000>.
    Found 16x128-bit ROM for signal <slice0042$rom0000>.
    Found 16x128-bit ROM for signal <slice0044$rom0000>.
    Found 16x128-bit ROM for signal <slice0046$rom0000>.
    Found 16x128-bit ROM for signal <slice0072$rom0000>.
    Found 16x128-bit ROM for signal <slice0074$rom0000>.
    Found 16x128-bit ROM for signal <slice0076$rom0000>.
    Found 16x128-bit ROM for signal <slice0078$rom0000>.
    Found 16x128-bit ROM for signal <slice0016$rom0000>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0003<31:28>>.
    Found 32-bit xor2 for signal <$n0005<31:28>>.
    Found 32-bit xor2 for signal <$n0006<31:28>>.
    Found 32-bit xor2 for signal <$n0007<31:28>>.
    Found 32-bit xor2 for signal <$n0008<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0010<31:28>>.
    Found 32-bit xor2 for signal <$n0012<31:28>>.
    Found 32-bit xor2 for signal <$n0013<31:28>>.
    Found 32-bit xor2 for signal <$n0014<31:28>>.
    Found 32-bit xor2 for signal <$n0015<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0017<31:28>>.
    Found 32-bit xor2 for signal <$n0019<31:28>>.
    Found 32-bit xor2 for signal <$n0020<31:28>>.
    Found 32-bit xor2 for signal <$n0021<31:28>>.
    Found 32-bit xor2 for signal <$n0022<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0024<31:28>>.
    Found 32-bit xor2 for signal <$n0026<31:28>>.
    Found 32-bit xor2 for signal <$n0027<31:28>>.
    Found 32-bit xor2 for signal <$n0028<31:28>>.
    Found 32-bit xor2 for signal <$n0029<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0031<31:28>>.
    Found 32-bit xor2 for signal <$n0033<31:28>>.
    Found 32-bit xor2 for signal <$n0034<31:28>>.
    Found 32-bit xor2 for signal <$n0035<31:28>>.
    Found 32-bit xor2 for signal <$n0036<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0038<31:28>>.
    Found 32-bit xor2 for signal <$n0040<31:28>>.
    Found 32-bit xor2 for signal <$n0041<31:28>>.
    Found 32-bit xor2 for signal <$n0042<31:28>>.
    Found 32-bit xor2 for signal <$n0043<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0045<31:28>>.
    Found 32-bit xor2 for signal <$n0047<31:28>>.
    Found 32-bit xor2 for signal <$n0048<31:28>>.
    Found 32-bit xor2 for signal <$n0049<31:28>>.
    Found 32-bit xor2 for signal <$n0050<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0052<31:28>>.
    Found 32-bit xor2 for signal <$n0054<31:28>>.
    Found 32-bit xor2 for signal <$n0055<31:28>>.
    Found 32-bit xor2 for signal <$n0056<31:28>>.
    Found 32-bit xor2 for signal <$n0057<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0059<31:28>>.
    Found 32-bit xor2 for signal <$n0061<31:28>>.
    Found 32-bit xor2 for signal <$n0062<31:28>>.
    Found 32-bit xor2 for signal <$n0063<31:28>>.
    Found 32-bit xor2 for signal <$n0064<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0066<31:28>>.
    Found 32-bit xor2 for signal <$n0068<31:28>>.
    Found 32-bit xor2 for signal <$n0069<31:28>>.
    Found 32-bit xor2 for signal <$n0070<31:28>>.
    Found 32-bit xor2 for signal <$n0071<31:28>>.
    Found 2-bit register for signal <control_index>.
    Found 32-bit register for signal <cypher_key<0>>.
    Found 32-bit register for signal <cypher_key<1>>.
    Found 32-bit register for signal <cypher_key<2>>.
    Found 32-bit register for signal <cypher_key<3>>.
    Found 32-bit register for signal <decrypt_input<0>>.
    Found 32-bit register for signal <decrypt_input<1>>.
    Found 32-bit register for signal <decrypt_input<2>>.
    Found 32-bit register for signal <decrypt_input<3>>.
    Found 8-bit 4-to-1 multiplexer for signal <decrypt_result$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <decrypt_result$mux0001>.
    Found 8-bit 4-to-1 multiplexer for signal <decrypt_result$mux0002>.
    Found 8-bit 4-to-1 multiplexer for signal <decrypt_result$mux0003>.
    Found 32-bit register for signal <decrypt_result<0>>.
    Found 32-bit register for signal <decrypt_result<1>>.
    Found 32-bit register for signal <decrypt_result<2>>.
    Found 32-bit register for signal <decrypt_result<3>>.
    Found 1-bit register for signal <enable_decrypt>.
    Found 1-bit register for signal <enable_output>.
    Found 32-bit register for signal <expanded_key<0><0>>.
    Found 32-bit register for signal <expanded_key<0><1>>.
    Found 32-bit register for signal <expanded_key<0><2>>.
    Found 32-bit register for signal <expanded_key<0><3>>.
    Found 32-bit register for signal <expanded_key<1><0>>.
    Found 32-bit register for signal <expanded_key<1><1>>.
    Found 32-bit register for signal <expanded_key<1><2>>.
    Found 32-bit register for signal <expanded_key<1><3>>.
    Found 32-bit register for signal <expanded_key<2><0>>.
    Found 32-bit register for signal <expanded_key<2><1>>.
    Found 32-bit register for signal <expanded_key<2><2>>.
    Found 32-bit register for signal <expanded_key<2><3>>.
    Found 32-bit register for signal <expanded_key<3><0>>.
    Found 32-bit register for signal <expanded_key<3><1>>.
    Found 32-bit register for signal <expanded_key<3><2>>.
    Found 32-bit register for signal <expanded_key<3><3>>.
    Found 32-bit register for signal <expanded_key<4><0>>.
    Found 32-bit register for signal <expanded_key<4><1>>.
    Found 32-bit register for signal <expanded_key<4><2>>.
    Found 32-bit register for signal <expanded_key<4><3>>.
    Found 32-bit register for signal <expanded_key<5><0>>.
    Found 32-bit register for signal <expanded_key<5><1>>.
    Found 32-bit register for signal <expanded_key<5><2>>.
    Found 32-bit register for signal <expanded_key<5><3>>.
    Found 32-bit register for signal <expanded_key<6><0>>.
    Found 32-bit register for signal <expanded_key<6><1>>.
    Found 32-bit register for signal <expanded_key<6><2>>.
    Found 32-bit register for signal <expanded_key<6><3>>.
    Found 32-bit register for signal <expanded_key<7><0>>.
    Found 32-bit register for signal <expanded_key<7><1>>.
    Found 32-bit register for signal <expanded_key<7><2>>.
    Found 32-bit register for signal <expanded_key<7><3>>.
    Found 32-bit register for signal <expanded_key<8><0>>.
    Found 32-bit register for signal <expanded_key<8><1>>.
    Found 32-bit register for signal <expanded_key<8><2>>.
    Found 32-bit register for signal <expanded_key<8><3>>.
    Found 32-bit register for signal <expanded_key<9><0>>.
    Found 32-bit register for signal <expanded_key<9><1>>.
    Found 32-bit register for signal <expanded_key<9><2>>.
    Found 32-bit register for signal <expanded_key<9><3>>.
    Found 4-bit register for signal <input_state>.
    Found 32-bit register for signal <loop_iter_key<0>>.
    Found 32-bit register for signal <loop_iter_key<1>>.
    Found 32-bit register for signal <loop_iter_key<2>>.
    Found 32-bit register for signal <loop_iter_key<3>>.
    Found 2-bit register for signal <loop_iter_stage>.
    Found 32-bit register for signal <loop_iter_state<0>>.
    Found 32-bit register for signal <loop_iter_state<1>>.
    Found 32-bit register for signal <loop_iter_state<2>>.
    Found 32-bit register for signal <loop_iter_state<3>>.
    Found 5-bit register for signal <step_num>.
    Found 4-bit adder for signal <step_num$add0000> created at line 248.
    Summary:
	inferred  40 ROM(s).
	inferred 1935 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred 352 Multiplexer(s).
Unit <aes> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 56
 16x128-bit ROM                                        : 56
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 296
 1-bit register                                        : 4
 2-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 288
# Multiplexers                                         : 78
 1-bit 4-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 56
 8-bit 4-to-1 multiplexer                              : 20
# Xors                                                 : 232
 1-bit xor2                                            : 24
 8-bit xor2                                            : 200
 8-bit xor7                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <subs_box_s0> is unconnected in block <loop_iter>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <subs_box_s1> is unconnected in block <loop_iter>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch step_num_4 hinder the constant cleaning in the block aes.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch enable_decrypt hinder the constant cleaning in the block aes.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <input_state_0> of sequential type is unconnected in block <aes>.
WARNING:Xst:2677 - Node <input_state_0> of sequential type is unconnected in block <aes>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 40
 16x128-bit ROM                                        : 40
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 2320
 Flip-Flops                                            : 2320
# Multiplexers                                         : 62
 1-bit 4-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 40
 8-bit 4-to-1 multiplexer                              : 20
# Xors                                                 : 232
 1-bit xor2                                            : 24
 8-bit xor2                                            : 200
 8-bit xor7                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch step_num_4 hinder the constant cleaning in the block aes.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch enable_decrypt hinder the constant cleaning in the block aes.
   You should achieve better results by setting this init to 1.

Optimizing unit <aes> ...

Optimizing unit <aes_loop_iter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aes, actual ratio is 45.
FlipFlop step_num_2 has been replicated 1 time(s)
FlipFlop enable_output has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2322
 Flip-Flops                                            : 2322

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : aes.ngr
Top Level Output File Name         : aes
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 74

Cell Usage :
# BELS                             : 13719
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 299
#      LUT3                        : 2351
#      LUT4                        : 8591
#      MUXF5                       : 1803
#      MUXF6                       : 640
#      MUXF7                       : 32
#      VCC                         : 1
# FlipFlops/Latches                : 2322
#      FD                          : 322
#      FDE                         : 1931
#      FDRE                        : 5
#      FDS                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 69
#      IBUF                        : 35
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                     6235  out of  14752    42%  
 Number of Slice Flip Flops:           2321  out of  29504     7%  
 Number of 4 input LUTs:              11242  out of  29504    38%  
 Number of IOs:                          74
 Number of bonded IOBs:                  70  out of    250    28%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FSL_Clk                            | BUFGP                  | 2322  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 83.550ns (Maximum Frequency: 11.969MHz)
   Minimum input arrival time before clock: 6.284ns
   Maximum output required time after clock: 6.756ns
   Maximum combinational path delay: 4.910ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL_Clk'
  Clock period: 83.550ns (frequency: 11.969MHz)
  Total number of paths / destination ports: 2733096790690997200000 / 4054
-------------------------------------------------------------------------
Delay:               83.550ns (Levels of Logic = 75)
  Source:            cypher_key<3>_3_0 (FF)
  Destination:       loop_iter_key<2>_1_2 (FF)
  Source Clock:      FSL_Clk rising
  Destination Clock: FSL_Clk rising

  Data Path: cypher_key<3>_3_0 to loop_iter_key<2>_1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            167   0.591   1.480  cypher_key<3>_3_0 (cypher_key<3>_3_0)
     LUT4:I0->O            1   0.704   0.499  Mrom_slice0004_rom0000951 (Mrom_slice0004_rom000095)
     LUT3:I1->O            1   0.704   0.000  Mmux__n0003<2>_722 (Mmux__n0003<2>_722)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0003<2>_5_f5_14 (Mmux__n0003<2>_5_f515)
     MUXF6:I1->O           1   0.521   0.455  Mmux__n0003<2>_4_f6_6 (Mmux__n0003<2>_4_f67)
     LUT4:I2->O            8   0.704   0.761  Mxor__n0005<2>_Result<7>1 (Mxor__index0045<7>)
     LUT4:I3->O          130   0.704   1.468  Mxor__n0008<2>_Result<7>1 (Mxor__index0108<7>)
     LUT3:I0->O            1   0.704   0.424  Mrom_slice0010_rom0000125_SW0 (N1273)
     LUT4:I3->O            1   0.704   0.000  Mrom_slice0010_rom0000125_F (N7994)
     MUXF5:I0->O           1   0.321   0.424  Mrom_slice0010_rom0000125 (Mrom_slice0010_rom0000125)
     LUT4:I3->O            1   0.704   0.000  Mmux__n0010<1>_85 (Mmux__n0010<1>_85)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0010<1>_6_f5_4 (Mmux__n0010<1>_6_f55)
     MUXF6:I0->O           2   0.521   0.451  Mmux__n0010<1>_4_f6_4 (Mmux__n0010<1>_4_f65)
     LUT4:I3->O           10   0.704   0.961  Mxor__n0013<1>_Result<5>1 (Mxor__index0105<5>)
     LUT2:I1->O          135   0.704   1.299  Mxor__n0015<1>_Result<5>1 (Mxor__index0138<5>)
     LUT4:I3->O            1   0.704   0.455  Mrom_slice0016_rom0000871 (Mrom_slice0016_rom000087)
     LUT4:I2->O            1   0.704   0.000  Mmux__n0017<0>_722 (Mmux__n0017<0>_722)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0017<0>_5_f5_14 (Mmux__n0017<0>_5_f515)
     MUXF6:I1->O           1   0.521   0.455  Mmux__n0017<0>_4_f6_6 (Mmux__n0017<0>_4_f67)
     LUT4:I2->O           13   0.704   0.987  Mxor__n0019<0>_Result<7>1 (Mxor__index0011<7>)
     LUT4:I3->O           79   0.704   1.281  Mxor__n0022<0>_Result<7>1 (Mxor__index0159<7>)
     LUT4:I3->O            1   0.704   0.424  Mrom_slice0030_rom0000125_SW0 (N1294)
     LUT4:I3->O            1   0.704   0.455  Mrom_slice0030_rom0000125 (Mrom_slice0030_rom0000125)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0024<3>_85 (Mmux__n0024<3>_85)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0024<3>_6_f5_4 (Mmux__n0024<3>_6_f55)
     MUXF6:I0->O           2   0.521   0.451  Mmux__n0024<3>_4_f6_4 (Mmux__n0024<3>_4_f65)
     LUT4:I3->O            8   0.704   0.761  Mxor__n0027<3>_Result<5>1 (Mxor__index0042<5>)
     LUT4:I3->O           89   0.704   1.284  Mxor__n0029<3>_Result<5>1 (Mxor__index0078<5>)
     LUT4:I3->O            1   0.704   0.455  Mrom_slice0036_rom0000125_SW0 (N1333)
     LUT4:I2->O            1   0.704   0.455  Mrom_slice0036_rom0000125 (Mrom_slice0036_rom0000125)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0031<2>_85 (Mmux__n0031<2>_85)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0031<2>_6_f5_4 (Mmux__n0031<2>_6_f55)
     MUXF6:I0->O           2   0.521   0.451  Mmux__n0031<2>_4_f6_4 (Mmux__n0031<2>_4_f65)
     LUT4:I3->O            8   0.704   0.761  Mxor__n0034<2>_Result<5>1 (Mxor__index0075<5>)
     LUT4:I3->O          140   0.704   1.331  Mxor__n0036<2>_Result<5>1 (Mxor__index0120<5>)
     LUT4:I2->O            1   0.704   0.455  Mrom_slice0042_rom000028_SW3 (N5375)
     LUT4:I2->O            1   0.704   0.455  Mrom_slice0042_rom000028 (Mrom_slice0042_rom000028)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0038<1>_612 (Mmux__n0038<1>_612)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0038<1>_4_f5_3 (Mmux__n0038<1>_4_f54)
     MUXF6:I1->O           2   0.521   0.451  Mmux__n0038<1>_3_f6_3 (Mmux__n0038<1>_3_f64)
     LUT4:I3->O            7   0.704   0.712  Mxor__n0041<1>_Result<4>1 (Mxor__index0117<4>)
     LUT4:I3->O          131   0.704   1.372  Mxor__n0043<1>_Result<4>1 (Mxor__index0148<4>)
     LUT4:I1->O            1   0.704   0.000  Mrom_slice0048_rom0000282 (Mrom_slice0048_rom0000282)
     MUXF5:I0->O           1   0.321   0.455  Mrom_slice0048_rom000028_f5 (Mrom_slice0048_rom000028)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0045<0>_612 (Mmux__n0045<0>_612)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0045<0>_4_f5_3 (Mmux__n0045<0>_4_f54)
     MUXF6:I1->O           2   0.521   0.451  Mmux__n0045<0>_3_f6_3 (Mmux__n0045<0>_3_f64)
     LUT4:I3->O           13   0.704   0.987  Mxor__n0048<0>_Result<4>1 (Mxor__index0023<4>)
     LUT4:I3->O          137   0.704   1.299  Mxor__n0050<0>_Result<4>1 (Mxor__index0003<4>)
     LUT4:I3->O            4   0.704   0.591  Mrom_slice0062_rom00003011 (N249)
     LUT4:I3->O            1   0.704   0.000  Mrom_slice0062_rom000030_F (N7976)
     MUXF5:I0->O           1   0.321   0.424  Mrom_slice0062_rom000030 (Mrom_slice0062_rom000030)
     LUT4:I3->O            1   0.704   0.000  Mmux__n0052<3>_618 (Mmux__n0052<3>_618)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0052<3>_4_f5_5 (Mmux__n0052<3>_4_f56)
     MUXF6:I1->O           2   0.521   0.451  Mmux__n0052<3>_3_f6_5 (Mmux__n0052<3>_3_f66)
     LUT4:I3->O           12   0.704   0.965  Mxor__n0055<3>_Result<6>1 (Mxor__index0050<6>)
     LUT4:I3->O          125   0.704   1.296  Mxor__n0057<3>_Result<6>1 (Mxor__index0094<6>)
     LUT4:I3->O            7   0.704   0.743  Mrom_slice0068_rom000095_SW0 (N1170)
     LUT3:I2->O            1   0.704   0.455  Mrom_slice0068_rom0000951 (Mrom_slice0068_rom000095)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0059<2>_722 (Mmux__n0059<2>_722)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0059<2>_5_f5_14 (Mmux__n0059<2>_5_f515)
     MUXF6:I1->O           2   0.521   0.451  Mmux__n0059<2>_4_f6_6 (Mmux__n0059<2>_4_f67)
     LUT4:I3->O            9   0.704   0.855  Mxor__n0062<2>_Result<7>1 (Mxor__index0092<7>)
     LUT3:I2->O          122   0.704   1.295  Mrom_slice0074_rom000077_SW0 (N4269)
     LUT4:I3->O           12   0.704   1.040  Mrom_slice0074_rom00008311 (N2307)
     LUT2:I1->O            5   0.704   0.637  Mrom_slice0074_rom00003941 (N4525)
     LUT4:I3->O            1   0.704   0.424  Mrom_slice0074_rom000069_SW1 (N1143)
     LUT4:I3->O            1   0.704   0.455  Mrom_slice0074_rom000069 (Mrom_slice0074_rom000069)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0066<1>_617 (Mmux__n0066<1>_617)
     MUXF5:I1->O           1   0.321   0.000  Mmux__n0066<1>_5_f5_10 (Mmux__n0066<1>_5_f511)
     MUXF6:I1->O           1   0.521   0.000  Mmux__n0066<1>_4_f6_4 (Mmux__n0066<1>_4_f65)
     MUXF7:I0->O           3   0.521   0.535  Mmux__n0066<1>_2_f7_4 (Mmux__index0036<5>)
     LUT4:I3->O            2   0.704   0.482  Mxor__n0070<1>_Result<5>1 (Mxor__index0144<5>)
     LUT3:I2->O            1   0.704   0.424  loop_iter_key<2>_1_mux0000<2>167_SW0 (N6474)
     LUT4:I3->O            1   0.704   0.455  loop_iter_key<2>_1_mux0000<2>167 (loop_iter_key<2>_1_mux0000<2>167)
     LUT3:I2->O            1   0.704   0.000  loop_iter_key<2>_1_mux0000<2>191 (loop_iter_key<2>_1_mux0000<2>)
     FDE:D                     0.308          loop_iter_key<2>_1_2
    ----------------------------------------
    Total                     83.550ns (46.707ns logic, 36.843ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL_Clk'
  Total number of paths / destination ports: 2470 / 2200
-------------------------------------------------------------------------
Offset:              6.284ns (Levels of Logic = 3)
  Source:            FSL_Rst (PAD)
  Destination:       decrypt_input<2>_0_7 (FF)
  Destination Clock: FSL_Clk rising

  Data Path: FSL_Rst to decrypt_input<2>_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.079  FSL_Rst_IBUF (FSL_Rst_IBUF)
     LUT3:I1->O            4   0.704   0.762  cypher_key<0>_0_not000111 (N4378)
     LUT3:I0->O           32   0.704   1.262  decrypt_input<2>_0_not00011 (decrypt_input<2>_0_not0001)
     FDE:CE                    0.555          decrypt_input<2>_0_7
    ----------------------------------------
    Total                      6.284ns (3.181ns logic, 3.103ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL_Clk'
  Total number of paths / destination ports: 225 / 33
-------------------------------------------------------------------------
Offset:              6.756ns (Levels of Logic = 3)
  Source:            control_index_0 (FF)
  Destination:       FSL_M_Data<0> (PAD)
  Source Clock:      FSL_Clk rising

  Data Path: control_index_0 to FSL_M_Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             66   0.591   1.448  control_index_0 (control_index_0)
     LUT3:I0->O            1   0.704   0.000  Mmux_decrypt_result_mux0002_3 (Mmux_decrypt_result_mux0002_3)
     MUXF5:I1->O           1   0.321   0.420  Mmux_decrypt_result_mux0002_2_f5 (FSL_M_Data_16_OBUF)
     OBUF:I->O                 3.272          FSL_M_Data_16_OBUF (FSL_M_Data<16>)
    ----------------------------------------
    Total                      6.756ns (4.888ns logic, 1.868ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.910ns (Levels of Logic = 2)
  Source:            FSL_S_Exists (PAD)
  Destination:       FSL_S_Read (PAD)

  Data Path: FSL_S_Exists to FSL_S_Read
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  FSL_S_Exists_IBUF (FSL_S_Read_OBUF)
     OBUF:I->O                 3.272          FSL_S_Read_OBUF (FSL_S_Read)
    ----------------------------------------
    Total                      4.910ns (4.490ns logic, 0.420ns route)
                                       (91.4% logic, 8.6% route)

=========================================================================


Total REAL time to Xst completion: 806.00 secs
Total CPU time to Xst completion: 806.34 secs
 
--> 

Total memory usage is 597220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    0 (   0 filtered)

