
Embed_System.elf:     file format elf32-littlenios2
Embed_System.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0400016c

Program Header:
    LOAD off    0x00001020 vaddr 0x09404020 paddr 0x04000000 align 2**12
         filesz 0x0000016c memsz 0x0000016c flags r-x
    LOAD off    0x0000216c vaddr 0x0400016c paddr 0x0400016c align 2**12
         filesz 0x00004f00 memsz 0x00004f00 flags r-x
    LOAD off    0x0000706c vaddr 0x0400506c paddr 0x04005bfc align 2**12
         filesz 0x00000b90 memsz 0x00000b90 flags rw-
    LOAD off    0x0000878c vaddr 0x0400678c paddr 0x0400678c align 2**12
         filesz 0x00000000 memsz 0x000001e4 flags rw-
    LOAD off    0x00008000 vaddr 0x09404000 paddr 0x09404000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  09404000  09404000  00008000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000016c  09404020  04000000  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004c48  0400016c  0400016c  0000216c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000002b8  04004db4  04004db4  00006db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000b90  0400506c  04005bfc  0000706c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000001e4  0400678c  0400678c  0000878c  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  04006970  04006970  00008020  2**0
                  CONTENTS
  7 .onchip_flash_0_data 00000000  09200000  09200000  00008020  2**0
                  CONTENTS
  8 .onchip_ram   00000000  0940418c  0940418c  00008020  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  00008020  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000b30  00000000  00000000  00008048  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00019f56  00000000  00000000  00008b78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000071cc  00000000  00000000  00022ace  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000075a2  00000000  00000000  00029c9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000015ac  00000000  00000000  0003123c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002f3b  00000000  00000000  000327e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000064d3  00000000  00000000  00035723  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000060  00000000  00000000  0003bbf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000848  00000000  00000000  0003bc58  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0003f186  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  0003f189  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0003f195  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0003f196  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0003f197  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0003f19b  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0003f19f  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0003f1a3  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0003f1ac  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0003f1b5  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0003f1be  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000076  00000000  00000000  0003f1c3  2**0
                  CONTENTS, READONLY
 31 .jdi          00007e42  00000000  00000000  0003f239  2**0
                  CONTENTS, READONLY
 32 .sopcinfo     000aaf51  00000000  00000000  0004707b  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
09404000 l    d  .entry	00000000 .entry
09404020 l    d  .exceptions	00000000 .exceptions
0400016c l    d  .text	00000000 .text
04004db4 l    d  .rodata	00000000 .rodata
0400506c l    d  .rwdata	00000000 .rwdata
0400678c l    d  .bss	00000000 .bss
04006970 l    d  .sdram	00000000 .sdram
09200000 l    d  .onchip_flash_0_data	00000000 .onchip_flash_0_data
0940418c l    d  .onchip_ram	00000000 .onchip_ram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../Embed_System_bsp//obj/HAL/src/crt0.o
040001b4 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 alarm_util.c
00000000 l    df *ABS*	00000000 delay_wait.c
00000000 l    df *ABS*	00000000 error_loop.c
00000000 l    df *ABS*	00000000 jtag_uart_util.c
00000000 l    df *ABS*	00000000 led_util.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_getchar.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
040051a8 l     O .rwdata	0000002c jtag_uart
0400516c l     O .rwdata	0000003c modular_adc_0
0400506c l     O .rwdata	00000100 onchip_flash_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
04000dcc l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_modular_adc.c
04000e50 l     F .text	00000064 alt_adc_irq
00000000 l    df *ABS*	00000000 altera_onchip_flash.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
04001c68 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04001eb8 l     F .text	00000074 alt_open_fd.constprop.0
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 getc.c
00000000 l    df *ABS*	00000000 impure.c
0400537c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 rget.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
04002f54 l     F .text	00000008 __fp_unlock
04002f68 l     F .text	0000019c __sinit.part.1
04003104 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 refill.c
040043a0 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00000000 l    df *ABS*	00000000 alt_lseek.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04005bf8 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
040067d4 g     O .bss	00000004 alt_instruction_exception_handler
04000fb4 g     F .text	00000020 adc_stop
04004934 g     F .text	00000054 _isatty_r
04000990 g     F .text	00000050 alt_main
0400032c g     F .text	00000014 my_alarm_callback
04006870 g     O .bss	00000100 alt_irq
04004988 g     F .text	00000060 _lseek_r
04005bfc g       *ABS*	00000000 __flash_rwdata_start
04006970 g       *ABS*	00000000 __alt_heap_start
040046bc g     F .text	0000005c __sseek
040032a4 g     F .text	00000010 __sinit
04002880 g     F .text	00000140 __swbuf_r
0400310c g     F .text	00000068 __sfmoreglue
04004bd8 g     F .text	00000004 __malloc_unlock
040067ac g     O .bss	00000004 LAST_DELAY
040067b4 g     O .bss	00000004 PRINT_STDIO_WRAP_COUNT
0400328c g     F .text	00000018 _cleanup
0400213c g     F .text	00000008 altera_nios2_gen2_irq_init
09404000 g     F .entry	0000001c __reset
04001070 g     F .text	00000018 adc_interrupt_disable
04000000 g       *ABS*	00000000 __flash_exceptions_start
040048d8 g     F .text	0000005c _fstat_r
040067d8 g     O .bss	00000004 errno
040027d4 g     F .text	00000014 __srget
04004638 g     F .text	00000008 __seofread
04000eec g     F .text	00000064 altera_modular_adc_init
040067b8 g     O .bss	00000001 LED_MASK
040067c0 g     O .bss	00000004 alt_argv
0400dba8 g       *ABS*	00000000 _gp
040067b9 g     O .bss	00000001 LED_STATE
04001a7c g     F .text	00000060 alt_onchip_flash_poll_for_status_write_passed
040051d4 g     O .rwdata	00000180 alt_fd_list
0400233c g     F .text	00000070 _getc_r
040023ac g     F .text	00000088 getc
04001cdc g     F .text	00000078 alt_find_dev
040024b0 g     F .text	00000148 memcpy
09200000 g       *ABS*	00000000 __alt_mem_onchip_flash_0_data
04002f5c g     F .text	0000000c _cleanup_r
04000ffc g     F .text	00000014 adc_set_mode_run_continuously
04001f2c g     F .text	00000074 alt_io_redirect
04002290 g     F .text	00000074 alt_exception_cause_generated_bad_addr
04000d24 g     F .text	00000074 altera_avalon_jtag_uart_read
04000734 g     F .text	00000064 .hidden __udivsi3
04004ad4 g     F .text	00000084 isatty
04001a1c g     F .text	00000060 alt_onchip_flash_poll_for_status_erase_passed
04002240 g     F .text	00000050 alt_icache_flush
040067e4 g     O .bss	00000004 __malloc_top_pad
04005bbc g     O .rwdata	00000008 altera_onchip_flash_list
04004590 g     F .text	00000054 _sbrk_r
040049e8 g     F .text	00000060 _read_r
04005bb4 g     O .rwdata	00000008 altera_modular_adc_list
04001c10 g     F .text	00000040 alt_dcache_flush
04001178 g     F .text	00000178 alt_onchip_flash_erase_block
04005bc4 g     O .rwdata	00000004 alt_max_fd
040047d4 g     F .text	000000f0 _fclose_r
04002f24 g     F .text	00000030 fflush
040067e0 g     O .bss	00000004 __malloc_max_sbrked_mem
04004b58 g     F .text	0000007c lseek
04005be8 g     O .rwdata	00000004 _global_impure_ptr
04006970 g       *ABS*	00000000 __bss_end
04001e50 g     F .text	00000068 alt_iic_isr_register
04000870 g     F .text	0000000c alt_getchar
04000b9c g     F .text	000000f4 alt_tick
04006810 g     O .bss	00000018 ALARM_100MS
040010ac g     F .text	00000014 adc_wait_for_interrupt
040032c4 g     F .text	00000018 __fp_lock_all
04001e38 g     F .text	00000018 alt_ic_irq_enabled
04000b68 g     F .text	00000034 alt_alarm_stop
040067d0 g     O .bss	00000004 alt_irq_active
04000544 g     F .text	00000014 set_delay_mode_100ms
094040fc g     F .exceptions	00000064 alt_irq_handler
04005354 g     O .rwdata	00000028 alt_dev_null
04006828 g     O .bss	00000018 ALARM_1MS
0400056c g     F .text	00000014 set_delay_mode_1ms
04000fe4 g     F .text	00000018 adc_set_mode_run_once
04001c50 g     F .text	00000018 alt_dcache_flush_all
04005bfc g       *ABS*	00000000 __ram_rwdata_end
040067b0 g     O .bss	00000004 PRINT_STDIO_MASK
04005bc8 g     O .rwdata	00000008 alt_dev_list
04004cf0 g     F .text	000000c4 write
040025f8 g     F .text	000000a0 _putc_r
04000580 g     F .text	00000008 set_delay_mode_none
0400506c g       *ABS*	00000000 __ram_rodata_end
04004a5c g     F .text	00000078 fstat
04000588 g     F .text	00000024 error_loop
04000fd4 g     F .text	00000010 adc_start
04000798 g     F .text	00000058 .hidden __umodsi3
04006970 g       *ABS*	00000000 end
0400678c g     O .bss	00000008 ALARM_250MS_CONTEXT
09404160 g     F .exceptions	0000002c alt_instruction_exception_entry
09408000 g       *ABS*	00000000 __alt_stack_pointer
04000e08 g     F .text	00000048 alt_avalon_timer_sc_init
04000d98 g     F .text	00000034 altera_avalon_jtag_uart_write
040032b4 g     F .text	00000004 __sfp_lock_acquire
04001130 g     F .text	00000048 alt_onchip_flash_get_info
04003418 g     F .text	00000310 _free_r
040009e0 g     F .text	0000017c alt_printf
04002760 g     F .text	00000074 __srget_r
04002b2c g     F .text	00000180 __call_exitprocs
04005bf0 g     O .rwdata	00000004 __malloc_sbrk_base
0400016c g     F .text	0000004c _start
040067cc g     O .bss	00000004 _alt_tick_rate
040067c8 g     O .bss	00000004 _alt_nticks
04004bdc g     F .text	000000c8 read
04000cb0 g     F .text	00000054 alt_sys_init
04006794 g     O .bss	00000008 ALARM_100MS_CONTEXT
0400506c g       *ABS*	00000000 __ram_rwdata_start
04004db4 g       *ABS*	00000000 __ram_rodata_start
040067e8 g     O .bss	00000028 __malloc_current_mallinfo
04000d04 g     F .text	00000010 altera_avalon_jtag_uart_read_fd
040021f0 g     F .text	00000050 alt_get_fd
04006840 g     O .bss	00000018 ALARM_250MS
04001adc g     F .text	00000078 alt_busy_sleep
04004780 g     F .text	00000054 _close_r
04000474 g     F .text	000000bc delay_wait
04002434 g     F .text	0000007c memcmp
0940418c g       *ABS*	00000000 __alt_stack_base
040029d8 g     F .text	00000154 __swsetup_r
0400105c g     F .text	00000014 adc_interrupt_enable
040010c0 g     F .text	00000070 alt_onchip_flash_read
04003174 g     F .text	00000118 __sfp
040057a0 g     O .rwdata	00000408 __malloc_av_
040032c0 g     F .text	00000004 __sinit_lock_release
040045e4 g     F .text	00000054 __sread
04002144 g     F .text	000000ac alt_find_file
04001c70 g     F .text	0000006c alt_dev_llist_insert
04004bd4 g     F .text	00000004 __malloc_lock
04004ca4 g     F .text	0000004c sbrk
04002ec8 g     F .text	0000005c _fflush_r
04005bdc g     O .rwdata	00000008 alt_flash_dev_list
0400678c g       *ABS*	00000000 __bss_start
04004278 g     F .text	00000128 memset
040001b8 g     F .text	00000174 main
040067bc g     O .bss	00000004 alt_envp
040067dc g     O .bss	00000004 __malloc_max_total_mem
04000d14 g     F .text	00000010 altera_avalon_jtag_uart_write_fd
040029c0 g     F .text	00000018 __swbuf
04000eb4 g     F .text	00000038 alt_adc_word_read
0400679c g     O .bss	00000008 ALARM_10MS_CONTEXT
04004718 g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
040048c4 g     F .text	00000014 fclose
04003a6c g     F .text	0000080c _malloc_r
04005bd8 g     O .rwdata	00000004 alt_errno
040019c0 g     F .text	0000005c alt_onchip_flash_poll_for_status_to_go_idle
04003728 g     F .text	000000c4 _fwalk
04002698 g     F .text	000000c8 putc
0400063c g     F .text	00000084 .hidden __divsi3
040032f4 g     F .text	00000124 _malloc_trim_r
0400171c g     F .text	000002a4 altera_onchip_flash_init
04004db4 g       *ABS*	00000000 __flash_rodata_start
04000c90 g     F .text	00000020 alt_irq_init
04002118 g     F .text	00000024 alt_release_fd
04004720 g     F .text	00000060 _write_r
04000608 g     F .text	00000034 update_led
04005bec g     O .rwdata	00000004 _impure_ptr
040067c4 g     O .bss	00000004 alt_argc
04002cac g     F .text	0000021c __sflush_r
040043bc g     F .text	000001d4 __srefill_r
04000530 g     F .text	00000014 set_delay_mode_250ms
09404020 g       .exceptions	00000000 alt_irq_entry
040032dc g     F .text	00000018 __fp_unlock_all
04005bd0 g     O .rwdata	00000008 alt_fs_list
040012f0 g     F .text	00000220 alt_onchip_flash_write_block
09404020 g       *ABS*	00000000 __ram_exceptions_start
04001dc4 g     F .text	00000004 alt_ic_isr_register
040005ac g     F .text	0000005c print_binary_count_stdio
04005bfc g       *ABS*	00000000 _edata
04001510 g     F .text	0000020c alt_onchip_flash_write
04006970 g       *ABS*	00000000 _end
04001d54 g     F .text	00000050 alt_flash_open_dev
04006858 g     O .bss	00000018 ALARM_10MS
0400109c g     F .text	00000010 adc_interrupt_asserted
0940418c g       *ABS*	00000000 __ram_exceptions_end
04001e00 g     F .text	00000038 alt_ic_irq_disable
04004640 g     F .text	0000007c __swrite
04005bf4 g     O .rwdata	00000004 __malloc_trim_threshold
04001088 g     F .text	00000014 adc_clear_interrupt_status
04002304 g     F .text	00000038 exit
040037ec g     F .text	000000c4 _fwalk_reent
04001da4 g     F .text	00000014 alt_flash_close_dev
040006c0 g     F .text	00000074 .hidden __modsi3
09408000 g       *ABS*	00000000 __alt_data_end
09404020 g     F .exceptions	00000000 alt_exception
040032b8 g     F .text	00000004 __sfp_lock_release
04000000 g       *ABS*	00000000 __alt_mem_sdram
09404000 g       *ABS*	00000000 __alt_mem_onchip_ram
04000fac g     F .text	00000008 altera_modular_adc_open
04004a48 g     F .text	00000014 _exit
040007f0 g     F .text	00000080 alt_alarm_start
040038b0 g     F .text	000001bc __smakebuf_r
040027e8 g     F .text	00000098 strlen
04001fa0 g     F .text	00000178 open
04000340 g     F .text	00000134 alarm_init
04000b5c g     F .text	0000000c alt_putchar
04001010 g     F .text	0000004c adc_recalibrate
040067a4 g     O .bss	00000008 ALARM_1MS_CONTEXT
04001db8 g     F .text	0000000c alt_icache_flush_all
04005be4 g     O .rwdata	00000004 alt_priority_mask
04001dc8 g     F .text	00000038 alt_ic_irq_enable
04000558 g     F .text	00000014 set_delay_mode_10ms
04005ba8 g     O .rwdata	00000001 DELAY_MODE
04005bac g     O .rwdata	00000008 alt_alarm_list
04001b54 g     F .text	000000bc close
0400087c g     F .text	00000114 alt_load
04000f50 g     F .text	0000005c alt_adc_register_callback
040032bc g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

09404000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 9404000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
 9404004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 9404008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 940400c:	00bffd16 	blt	zero,r2,9404004 <__alt_data_end+0xffffc004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 9404010:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 9404014:	08405b14 	ori	at,at,364
    jmp r1
 9404018:	0800683a 	jmp	at
 940401c:	00000000 	call	0 <__alt_mem_sdram-0x4000000>

Disassembly of section .exceptions:

09404020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 9404020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 9404024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 9404028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 940402c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 9404030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 9404034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 9404038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 940403c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 9404040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 9404044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 9404048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 940404c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 9404050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 9404054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 9404058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 940405c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 9404060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 9404064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 9404068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 940406c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 9404070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 9404074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 9404078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 940407c:	10000326 	beq	r2,zero,940408c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 9404080:	20000226 	beq	r4,zero,940408c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 9404084:	94040fc0 	call	94040fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 9404088:	00000706 	br	94040a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 940408c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 9404090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 9404094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 9404098:	94041600 	call	9404160 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 940409c:	1000021e 	bne	r2,zero,94040a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 94040a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 94040a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 94040a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 94040ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 94040b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 94040b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 94040b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 94040bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 94040c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 94040c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 94040c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 94040cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 94040d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 94040d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 94040d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 94040dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 94040e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 94040e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 94040e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 94040ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 94040f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 94040f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 94040f8:	ef80083a 	eret

094040fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 94040fc:	defffe04 	addi	sp,sp,-8
 9404100:	dfc00115 	stw	ra,4(sp)
 9404104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 9404108:	000b313a 	rdctl	r5,ipending
 940410c:	04010034 	movhi	r16,1024
 9404110:	841a1c04 	addi	r16,r16,26736
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 9404114:	2880004c 	andi	r2,r5,1

  active = alt_irq_pending ();

  do
  {
    i = 0;
 9404118:	0007883a 	mov	r3,zero
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 940411c:	1000051e 	bne	r2,zero,9404134 <alt_irq_handler+0x38>
 9404120:	00800044 	movi	r2,1
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 9404124:	1085883a 	add	r2,r2,r2
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 9404128:	2888703a 	and	r4,r5,r2
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
      i++;
 940412c:	18c00044 	addi	r3,r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 9404130:	203ffc26 	beq	r4,zero,9404124 <__alt_data_end+0xffffc124>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 9404134:	180690fa 	slli	r3,r3,3
 9404138:	80c7883a 	add	r3,r16,r3
 940413c:	18800017 	ldw	r2,0(r3)
 9404140:	19000117 	ldw	r4,4(r3)
 9404144:	103ee83a 	callr	r2
 9404148:	000b313a 	rdctl	r5,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 940414c:	283ff11e 	bne	r5,zero,9404114 <__alt_data_end+0xffffc114>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 9404150:	dfc00117 	ldw	ra,4(sp)
 9404154:	dc000017 	ldw	r16,0(sp)
 9404158:	dec00204 	addi	sp,sp,8
 940415c:	f800283a 	ret

09404160 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 9404160:	200b883a 	mov	r5,r4
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 9404164:	000931fa 	rdctl	r4,exception
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 9404168:	000d333a 	rdctl	r6,badaddr
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 940416c:	d0a30b17 	ldw	r2,-29652(gp)
 9404170:	10000326 	beq	r2,zero,9404180 <alt_instruction_exception_entry+0x20>
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 9404174:	21001f0c 	andi	r4,r4,124
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 9404178:	2008d0ba 	srli	r4,r4,2
 940417c:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 9404180:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
 9404184:	0005883a 	mov	r2,zero
 9404188:	f800283a 	ret

Disassembly of section .text:

0400016c <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 400016c:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 4000170:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 4000174:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
 4000178:	00bffd16 	blt	zero,r2,4000170 <__alt_data_end+0xfabf8170>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 400017c:	06c25034 	movhi	sp,2368
    ori sp, sp, %lo(__alt_stack_pointer)
 4000180:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
 4000184:	06810034 	movhi	gp,1024
    ori gp, gp, %lo(_gp)
 4000188:	d6b6ea14 	ori	gp,gp,56232
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 400018c:	00810034 	movhi	r2,1024
    ori r2, r2, %lo(__bss_start)
 4000190:	1099e314 	ori	r2,r2,26508

    movhi r3, %hi(__bss_end)
 4000194:	00c10034 	movhi	r3,1024
    ori r3, r3, %lo(__bss_end)
 4000198:	18da5c14 	ori	r3,r3,26992

    beq r2, r3, 1f
 400019c:	10c00326 	beq	r2,r3,40001ac <_start+0x40>

0:
    stw zero, (r2)
 40001a0:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 40001a4:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 40001a8:	10fffd36 	bltu	r2,r3,40001a0 <__alt_data_end+0xfabf81a0>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 40001ac:	400087c0 	call	400087c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 40001b0:	40009900 	call	4000990 <alt_main>

040001b4 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 40001b4:	003fff06 	br	40001b4 <__alt_data_end+0xfabf81b4>

040001b8 <main>:
  alt_u8 binary_count;
  char input;
  int dir;
  
  // announce that we're running on STDOUT
  alt_printf("\nled_control program starting...\n\n");
 40001b8:	01010034 	movhi	r4,1024

#define MAX_COUNT 0xFF  //use a 8-bit maximum count value since we have a 8-bit LED PIO

// the main() application routine
int main(void)
{
 40001bc:	defffa04 	addi	sp,sp,-24
  alt_u8 binary_count;
  char input;
  int dir;
  
  // announce that we're running on STDOUT
  alt_printf("\nled_control program starting...\n\n");
 40001c0:	21136d04 	addi	r4,r4,19892

#define MAX_COUNT 0xFF  //use a 8-bit maximum count value since we have a 8-bit LED PIO

// the main() application routine
int main(void)
{
 40001c4:	dfc00515 	stw	ra,20(sp)
 40001c8:	dd000415 	stw	r20,16(sp)
 40001cc:	dcc00315 	stw	r19,12(sp)
 40001d0:	dc800215 	stw	r18,8(sp)
 40001d4:	dc400115 	stw	r17,4(sp)
 40001d8:	dc000015 	stw	r16,0(sp)
  alt_u8 binary_count;
  char input;
  int dir;
  
  // announce that we're running on STDOUT
  alt_printf("\nled_control program starting...\n\n");
 40001dc:	40009e00 	call	40009e0 <alt_printf>
  alt_printf ("CONGRATULATIONS!  You have successfully compiled a Nios II project!\n");
 40001e0:	01010034 	movhi	r4,1024
 40001e4:	21137604 	addi	r4,r4,19928
        alt_printf(" -  counting up by 3\n");
    }
    else {
        dir = 1;
        binary_count = MAX_COUNT;
        alt_printf("INVALID ENTRY");
 40001e8:	04c03fc4 	movi	r19,255
        dir = 1;
    	binary_count = 0;
        alt_printf(" -  counting up by 1\n");
    }
    else if (input == 'd') {
        dir = -1;
 40001ec:	053fffc4 	movi	r20,-1
  char input;
  int dir;
  
  // announce that we're running on STDOUT
  alt_printf("\nled_control program starting...\n\n");
  alt_printf ("CONGRATULATIONS!  You have successfully compiled a Nios II project!\n");
 40001f0:	40009e00 	call	40009e0 <alt_printf>

  // initialize some peripherals and helper routines
  alarm_init();           // see src/alarm_util.c
 40001f4:	40003400 	call	4000340 <alarm_init>
  
  // start an infinite loop

  while(1) {

    alt_printf("\nPress 'u' to count up\n");
 40001f8:	01010034 	movhi	r4,1024
 40001fc:	21138804 	addi	r4,r4,20000
 4000200:	40009e00 	call	40009e0 <alt_printf>
    alt_printf("Press 'd' to count down\n");
 4000204:	01010034 	movhi	r4,1024
 4000208:	21138e04 	addi	r4,r4,20024
 400020c:	40009e00 	call	40009e0 <alt_printf>
    alt_printf("Press '3' to count by threes\n");
 4000210:	01010034 	movhi	r4,1024
 4000214:	21139504 	addi	r4,r4,20052
 4000218:	40009e00 	call	40009e0 <alt_printf>
    input = alt_getchar();
 400021c:	40008700 	call	4000870 <alt_getchar>
 4000220:	1021883a 	mov	r16,r2
    alt_getchar();
    alt_printf("You selected: '%c'\n",input);
 4000224:	84003fcc 	andi	r16,r16,255

    alt_printf("\nPress 'u' to count up\n");
    alt_printf("Press 'd' to count down\n");
    alt_printf("Press '3' to count by threes\n");
    input = alt_getchar();
    alt_getchar();
 4000228:	40008700 	call	4000870 <alt_getchar>
    alt_printf("You selected: '%c'\n",input);
 400022c:	8400201c 	xori	r16,r16,128
 4000230:	01010034 	movhi	r4,1024
 4000234:	843fe004 	addi	r16,r16,-128
 4000238:	21139d04 	addi	r4,r4,20084
 400023c:	800b883a 	mov	r5,r16
 4000240:	40009e00 	call	40009e0 <alt_printf>
	if (input == 'u') {
 4000244:	00801d44 	movi	r2,117
 4000248:	80802a26 	beq	r16,r2,40002f4 <main+0x13c>
        dir = 1;
    	binary_count = 0;
        alt_printf(" -  counting up by 1\n");
    }
    else if (input == 'd') {
 400024c:	00801904 	movi	r2,100
 4000250:	80802f26 	beq	r16,r2,4000310 <main+0x158>
        dir = -1;
    	binary_count = MAX_COUNT;
        alt_printf(" -  counting down by 1\n");
    }
    else if (input == '3') {
 4000254:	00800cc4 	movi	r2,51
 4000258:	80801f26 	beq	r16,r2,40002d8 <main+0x120>
        alt_printf(" -  counting up by 3\n");
    }
    else {
        dir = 1;
        binary_count = MAX_COUNT;
        alt_printf("INVALID ENTRY");
 400025c:	01010034 	movhi	r4,1024
 4000260:	2113b404 	addi	r4,r4,20176
 4000264:	04403fc4 	movi	r17,255
        dir = 3;
    	binary_count = 0;
        alt_printf(" -  counting up by 3\n");
    }
    else {
        dir = 1;
 4000268:	04800044 	movi	r18,1
        binary_count = MAX_COUNT;
        alt_printf("INVALID ENTRY");
 400026c:	40009e00 	call	40009e0 <alt_printf>
    	binary_count = 0;
        alt_printf(" -  counting up by 3\n");
    }
    else {
        dir = 1;
        binary_count = MAX_COUNT;
 4000270:	043fffc4 	movi	r16,-1
        
    // initialize the line wrap count variable
    PRINT_STDIO_WRAP_COUNT = 0;

    // print the binary count out the STDOUT
    print_binary_count_stdio(binary_count);         // see src/jtag_uart_util.c
 4000274:	8809883a 	mov	r4,r17
        binary_count = MAX_COUNT;
        alt_printf("INVALID ENTRY");
    }
        
    // initialize the line wrap count variable
    PRINT_STDIO_WRAP_COUNT = 0;
 4000278:	d0230315 	stw	zero,-29684(gp)

    // print the binary count out the STDOUT
    print_binary_count_stdio(binary_count);         // see src/jtag_uart_util.c
 400027c:	40005ac0 	call	40005ac <print_binary_count_stdio>

    // update the green led display with the binary count
    update_led(binary_count);                      // see src/led_util.c
 4000280:	8809883a 	mov	r4,r17
 4000284:	40006080 	call	4000608 <update_led>

    // wait for the delay period
    delay_wait();                                   // see src/delay_wait.c
 4000288:	40004740 	call	4000474 <delay_wait>

    // count until we reach all the maximum count
    while( (binary_count < MAX_COUNT && dir > 0) || (binary_count > 0 && dir < 0) )
 400028c:	00000406 	br	40002a0 <main+0xe8>
    {
        // increment the binary counter
        binary_count= binary_count + dir;

        // print the binary count out the STDOUT
        print_binary_count_stdio(binary_count);         // see src/jtag_uart_util.c
 4000290:	40005ac0 	call	40005ac <print_binary_count_stdio>
            
        // update the green led display with the binary count
        update_led(binary_count);                      // see src/led_util.c
 4000294:	8809883a 	mov	r4,r17
 4000298:	40006080 	call	4000608 <update_led>
    
        // wait for the delay period
        delay_wait();                                   // see src/delay_wait.c
 400029c:	40004740 	call	4000474 <delay_wait>
 40002a0:	9405883a 	add	r2,r18,r16
    {
        // increment the binary counter
        binary_count= binary_count + dir;

        // print the binary count out the STDOUT
        print_binary_count_stdio(binary_count);         // see src/jtag_uart_util.c
 40002a4:	14403fcc 	andi	r17,r2,255

    // wait for the delay period
    delay_wait();                                   // see src/delay_wait.c

    // count until we reach all the maximum count
    while( (binary_count < MAX_COUNT && dir > 0) || (binary_count > 0 && dir < 0) )
 40002a8:	80c03fcc 	andi	r3,r16,255
    {
        // increment the binary counter
        binary_count= binary_count + dir;

        // print the binary count out the STDOUT
        print_binary_count_stdio(binary_count);         // see src/jtag_uart_util.c
 40002ac:	8809883a 	mov	r4,r17
 40002b0:	1021883a 	mov	r16,r2

    // wait for the delay period
    delay_wait();                                   // see src/delay_wait.c

    // count until we reach all the maximum count
    while( (binary_count < MAX_COUNT && dir > 0) || (binary_count > 0 && dir < 0) )
 40002b4:	1cc00226 	beq	r3,r19,40002c0 <main+0x108>
 40002b8:	04bff516 	blt	zero,r18,4000290 <__alt_data_end+0xfabf8290>
 40002bc:	18000126 	beq	r3,zero,40002c4 <main+0x10c>
 40002c0:	953ff326 	beq	r18,r20,4000290 <__alt_data_end+0xfabf8290>
    
        // wait for the delay period
        delay_wait();                                   // see src/delay_wait.c
    }
    // announce loop completion on STDOUT and the UART
    alt_printf("\n\n LED control program completed its loop ...\n\n");
 40002c4:	01010034 	movhi	r4,1024
 40002c8:	2113b804 	addi	r4,r4,20192
 40002cc:	40009e00 	call	40009e0 <alt_printf>

    // wait for the delay period
    delay_wait();                                   // see src/delay_wait.c
 40002d0:	40004740 	call	4000474 <delay_wait>
        
  }
 40002d4:	003fc806 	br	40001f8 <__alt_data_end+0xfabf81f8>
        alt_printf(" -  counting down by 1\n");
    }
    else if (input == '3') {
        dir = 3;
    	binary_count = 0;
        alt_printf(" -  counting up by 3\n");
 40002d8:	01010034 	movhi	r4,1024
 40002dc:	2113ae04 	addi	r4,r4,20152
 40002e0:	0023883a 	mov	r17,zero
        dir = -1;
    	binary_count = MAX_COUNT;
        alt_printf(" -  counting down by 1\n");
    }
    else if (input == '3') {
        dir = 3;
 40002e4:	048000c4 	movi	r18,3
    	binary_count = 0;
        alt_printf(" -  counting up by 3\n");
 40002e8:	40009e00 	call	40009e0 <alt_printf>
    	binary_count = MAX_COUNT;
        alt_printf(" -  counting down by 1\n");
    }
    else if (input == '3') {
        dir = 3;
    	binary_count = 0;
 40002ec:	0021883a 	mov	r16,zero
 40002f0:	003fe006 	br	4000274 <__alt_data_end+0xfabf8274>
    alt_getchar();
    alt_printf("You selected: '%c'\n",input);
	if (input == 'u') {
        dir = 1;
    	binary_count = 0;
        alt_printf(" -  counting up by 1\n");
 40002f4:	01010034 	movhi	r4,1024
 40002f8:	2113a204 	addi	r4,r4,20104
 40002fc:	0023883a 	mov	r17,zero
    alt_printf("Press '3' to count by threes\n");
    input = alt_getchar();
    alt_getchar();
    alt_printf("You selected: '%c'\n",input);
	if (input == 'u') {
        dir = 1;
 4000300:	04800044 	movi	r18,1
    	binary_count = 0;
        alt_printf(" -  counting up by 1\n");
 4000304:	40009e00 	call	40009e0 <alt_printf>
    input = alt_getchar();
    alt_getchar();
    alt_printf("You selected: '%c'\n",input);
	if (input == 'u') {
        dir = 1;
    	binary_count = 0;
 4000308:	0021883a 	mov	r16,zero
 400030c:	003fd906 	br	4000274 <__alt_data_end+0xfabf8274>
        alt_printf(" -  counting up by 1\n");
    }
    else if (input == 'd') {
        dir = -1;
    	binary_count = MAX_COUNT;
        alt_printf(" -  counting down by 1\n");
 4000310:	01010034 	movhi	r4,1024
 4000314:	2113a804 	addi	r4,r4,20128
        dir = 1;
    	binary_count = 0;
        alt_printf(" -  counting up by 1\n");
    }
    else if (input == 'd') {
        dir = -1;
 4000318:	04bfffc4 	movi	r18,-1
 400031c:	04403fc4 	movi	r17,255
    	binary_count = MAX_COUNT;
        alt_printf(" -  counting down by 1\n");
 4000320:	40009e00 	call	40009e0 <alt_printf>
    	binary_count = 0;
        alt_printf(" -  counting up by 1\n");
    }
    else if (input == 'd') {
        dir = -1;
    	binary_count = MAX_COUNT;
 4000324:	9021883a 	mov	r16,r18
 4000328:	003fd206 	br	4000274 <__alt_data_end+0xfabf8274>

0400032c <my_alarm_callback>:

    // cast the context pointer into our alarm context structure pointer
    my_alarm_context = context;

    // increment the alarm count
    my_alarm_context->alarm_count++;
 400032c:	20800117 	ldw	r2,4(r4)
 4000330:	10800044 	addi	r2,r2,1
 4000334:	20800115 	stw	r2,4(r4)

    // return the timeout value for this alarm
    return (my_alarm_context->alarm_timeout);
 4000338:	20800017 	ldw	r2,0(r4)
}
 400033c:	f800283a 	ret

04000340 <alarm_init>:
void alarm_init(void)
{
    int return_result;

    // initialize the context structure for the 250ms alarm and start it running
    ALARM_250MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/4;
 4000340:	d0a30917 	ldw	r2,-29660(gp)
    ALARM_250MS_CONTEXT.alarm_count = 0;
    return_result = alt_alarm_start (
 4000344:	01810034 	movhi	r6,1024
 4000348:	01010034 	movhi	r4,1024
void alarm_init(void)
{
    int return_result;

    // initialize the context structure for the 250ms alarm and start it running
    ALARM_250MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/4;
 400034c:	1004d0ba 	srli	r2,r2,2
alt_alarm ALARM_1MS;
MY_ALARM_STRUCT ALARM_1MS_CONTEXT;

// main() should call this initialization routine when it starts to get the alarms running
void alarm_init(void)
{
 4000350:	deffff04 	addi	sp,sp,-4
    int return_result;

    // initialize the context structure for the 250ms alarm and start it running
    ALARM_250MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/4;
    ALARM_250MS_CONTEXT.alarm_count = 0;
    return_result = alt_alarm_start (
 4000354:	3180cb04 	addi	r6,r6,812
void alarm_init(void)
{
    int return_result;

    // initialize the context structure for the 250ms alarm and start it running
    ALARM_250MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/4;
 4000358:	d0a2f915 	stw	r2,-29724(gp)
    ALARM_250MS_CONTEXT.alarm_count = 0;
 400035c:	d022fa15 	stw	zero,-29720(gp)
    return_result = alt_alarm_start (
 4000360:	d162f917 	ldw	r5,-29724(gp)
 4000364:	211a1004 	addi	r4,r4,26688
 4000368:	d1e2f904 	addi	r7,gp,-29724
alt_alarm ALARM_1MS;
MY_ALARM_STRUCT ALARM_1MS_CONTEXT;

// main() should call this initialization routine when it starts to get the alarms running
void alarm_init(void)
{
 400036c:	dfc00015 	stw	ra,0(sp)
    int return_result;

    // initialize the context structure for the 250ms alarm and start it running
    ALARM_250MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/4;
    ALARM_250MS_CONTEXT.alarm_count = 0;
    return_result = alt_alarm_start (
 4000370:	40007f00 	call	40007f0 <alt_alarm_start>
                        ALARM_250MS_CONTEXT.alarm_timeout,  //alt_u32 nticks
                        my_alarm_callback,                  //alt_u32 (*callback) (void* context)
                        (void*)(&ALARM_250MS_CONTEXT)       //void* context
                    );

    if(return_result)
 4000374:	10003a1e 	bne	r2,zero,4000460 <alarm_init+0x120>
        alt_printf("\n\nError when starting 250ms alarm...\n");
        error_loop();
    }

    // initialize the context structure for the 100ms alarm and start it running
    ALARM_100MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/10;
 4000378:	d1230917 	ldw	r4,-29660(gp)
 400037c:	01400284 	movi	r5,10
 4000380:	40007340 	call	4000734 <__udivsi3>
 4000384:	d0a2fb15 	stw	r2,-29716(gp)
    ALARM_100MS_CONTEXT.alarm_count = 0;
 4000388:	d022fc15 	stw	zero,-29712(gp)
    return_result = alt_alarm_start (
 400038c:	d162fb17 	ldw	r5,-29716(gp)
 4000390:	01810034 	movhi	r6,1024
 4000394:	01010034 	movhi	r4,1024
 4000398:	3180cb04 	addi	r6,r6,812
 400039c:	211a0404 	addi	r4,r4,26640
 40003a0:	d1e2fb04 	addi	r7,gp,-29716
 40003a4:	40007f00 	call	40007f0 <alt_alarm_start>
                        ALARM_100MS_CONTEXT.alarm_timeout,  //alt_u32 nticks
                        my_alarm_callback,                  //alt_u32 (*callback) (void* context)
                        (void*)(&ALARM_100MS_CONTEXT)       //void* context
                    );

    if(return_result)
 40003a8:	1000281e 	bne	r2,zero,400044c <alarm_init+0x10c>
        alt_printf("\n\nError when starting 100ms alarm...\n");
        error_loop();
    }

    // initialize the context structure for the 10ms alarm and start it running
    ALARM_10MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/100;
 40003ac:	d1230917 	ldw	r4,-29660(gp)
 40003b0:	01401904 	movi	r5,100
 40003b4:	40007340 	call	4000734 <__udivsi3>
 40003b8:	d0a2fd15 	stw	r2,-29708(gp)
    ALARM_10MS_CONTEXT.alarm_count = 0;
 40003bc:	d022fe15 	stw	zero,-29704(gp)
    return_result = alt_alarm_start (
 40003c0:	d162fd17 	ldw	r5,-29708(gp)
 40003c4:	01810034 	movhi	r6,1024
 40003c8:	01010034 	movhi	r4,1024
 40003cc:	3180cb04 	addi	r6,r6,812
 40003d0:	211a1604 	addi	r4,r4,26712
 40003d4:	d1e2fd04 	addi	r7,gp,-29708
 40003d8:	40007f00 	call	40007f0 <alt_alarm_start>
                        ALARM_10MS_CONTEXT.alarm_timeout,   //alt_u32 nticks
                        my_alarm_callback,                  //alt_u32 (*callback) (void* context)
                        (void*)(&ALARM_10MS_CONTEXT)        //void* context
                    );

    if(return_result)
 40003dc:	1000161e 	bne	r2,zero,4000438 <alarm_init+0xf8>
        alt_printf("\n\nError when starting 10ms alarm...\n");
        error_loop();
    }

    // initialize the context structure for the 1ms alarm and start it running
    ALARM_1MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/1000;
 40003e0:	d1230917 	ldw	r4,-29660(gp)
 40003e4:	0140fa04 	movi	r5,1000
 40003e8:	40007340 	call	4000734 <__udivsi3>
 40003ec:	d0a2ff15 	stw	r2,-29700(gp)
    ALARM_1MS_CONTEXT.alarm_count = 0;
 40003f0:	d0230015 	stw	zero,-29696(gp)
    return_result = alt_alarm_start (
 40003f4:	d162ff17 	ldw	r5,-29700(gp)
 40003f8:	01810034 	movhi	r6,1024
 40003fc:	01010034 	movhi	r4,1024
 4000400:	3180cb04 	addi	r6,r6,812
 4000404:	211a0a04 	addi	r4,r4,26664
 4000408:	d1e2ff04 	addi	r7,gp,-29700
 400040c:	40007f00 	call	40007f0 <alt_alarm_start>
                        ALARM_1MS_CONTEXT.alarm_timeout,    //alt_u32 nticks
                        my_alarm_callback,                  //alt_u32 (*callback) (void* context)
                        (void*)(&ALARM_1MS_CONTEXT)         //void* context
                    );

    if(return_result)
 4000410:	1000031e 	bne	r2,zero,4000420 <alarm_init+0xe0>
    {
        alt_printf("\n\nError when starting 1ms alarm...\n");
        error_loop();
    }

}
 4000414:	dfc00017 	ldw	ra,0(sp)
 4000418:	dec00104 	addi	sp,sp,4
 400041c:	f800283a 	ret
                        (void*)(&ALARM_1MS_CONTEXT)         //void* context
                    );

    if(return_result)
    {
        alt_printf("\n\nError when starting 1ms alarm...\n");
 4000420:	01010034 	movhi	r4,1024
 4000424:	2113e204 	addi	r4,r4,20360
 4000428:	40009e00 	call	40009e0 <alt_printf>
        error_loop();
    }

}
 400042c:	dfc00017 	ldw	ra,0(sp)
 4000430:	dec00104 	addi	sp,sp,4
                    );

    if(return_result)
    {
        alt_printf("\n\nError when starting 1ms alarm...\n");
        error_loop();
 4000434:	40005881 	jmpi	4000588 <error_loop>
                        (void*)(&ALARM_10MS_CONTEXT)        //void* context
                    );

    if(return_result)
    {
        alt_printf("\n\nError when starting 10ms alarm...\n");
 4000438:	01010034 	movhi	r4,1024
 400043c:	2113d804 	addi	r4,r4,20320
 4000440:	40009e00 	call	40009e0 <alt_printf>
        error_loop();
 4000444:	40005880 	call	4000588 <error_loop>
 4000448:	003fe506 	br	40003e0 <__alt_data_end+0xfabf83e0>
                        (void*)(&ALARM_100MS_CONTEXT)       //void* context
                    );

    if(return_result)
    {
        alt_printf("\n\nError when starting 100ms alarm...\n");
 400044c:	01010034 	movhi	r4,1024
 4000450:	2113ce04 	addi	r4,r4,20280
 4000454:	40009e00 	call	40009e0 <alt_printf>
        error_loop();
 4000458:	40005880 	call	4000588 <error_loop>
 400045c:	003fd306 	br	40003ac <__alt_data_end+0xfabf83ac>
                        (void*)(&ALARM_250MS_CONTEXT)       //void* context
                    );

    if(return_result)
    {
        alt_printf("\n\nError when starting 250ms alarm...\n");
 4000460:	01010034 	movhi	r4,1024
 4000464:	2113c404 	addi	r4,r4,20240
 4000468:	40009e00 	call	40009e0 <alt_printf>
        error_loop();
 400046c:	40005880 	call	4000588 <error_loop>
 4000470:	003fc106 	br	4000378 <__alt_data_end+0xfabf8378>

04000474 <delay_wait>:
volatile alt_u32 LAST_DELAY = 0;
volatile alt_u8  DELAY_MODE = DELAY_MODE_100MS;

// the main() loop can call this routine to delay based on the current delay mode
void delay_wait(void)
{
 4000474:	defffa04 	addi	sp,sp,-24
 4000478:	dc000015 	stw	r16,0(sp)
    alt_u32 this_delay = LAST_DELAY;
 400047c:	d4230117 	ldw	r16,-29692(gp)

    if(DELAY_MODE != DELAY_MODE_NONE)
 4000480:	d0a00003 	ldbu	r2,-32768(gp)
volatile alt_u32 LAST_DELAY = 0;
volatile alt_u8  DELAY_MODE = DELAY_MODE_100MS;

// the main() loop can call this routine to delay based on the current delay mode
void delay_wait(void)
{
 4000484:	dfc00515 	stw	ra,20(sp)
 4000488:	dd000415 	stw	r20,16(sp)
 400048c:	dcc00315 	stw	r19,12(sp)
 4000490:	dc800215 	stw	r18,8(sp)
 4000494:	dc400115 	stw	r17,4(sp)
    alt_u32 this_delay = LAST_DELAY;

    if(DELAY_MODE != DELAY_MODE_NONE)
 4000498:	10803fcc 	andi	r2,r2,255
 400049c:	10001326 	beq	r2,zero,40004ec <delay_wait+0x78>
    {
        do      // wait until we see the proper delay count increment
        {
            switch(DELAY_MODE)
 40004a0:	04400084 	movi	r17,2
 40004a4:	048000c4 	movi	r18,3
 40004a8:	05000104 	movi	r20,4
 40004ac:	04c00044 	movi	r19,1
 40004b0:	00000506 	br	40004c8 <delay_wait+0x54>
 40004b4:	14801c26 	beq	r2,r18,4000528 <delay_wait+0xb4>
 40004b8:	1500161e 	bne	r2,r20,4000514 <delay_wait+0xa0>
            {
                case(DELAY_MODE_250MS):
                    this_delay = ALARM_250MS_CONTEXT.alarm_count;
 40004bc:	d422fa17 	ldw	r16,-29720(gp)
                    break;
                default:
                    alt_printf("Error: invalid delay mode detected...\n");
                    error_loop();
            }
        } while(LAST_DELAY == this_delay);
 40004c0:	d0a30117 	ldw	r2,-29692(gp)
 40004c4:	8080081e 	bne	r16,r2,40004e8 <delay_wait+0x74>

    if(DELAY_MODE != DELAY_MODE_NONE)
    {
        do      // wait until we see the proper delay count increment
        {
            switch(DELAY_MODE)
 40004c8:	d0a00003 	ldbu	r2,-32768(gp)
 40004cc:	10803fcc 	andi	r2,r2,255
 40004d0:	14400e26 	beq	r2,r17,400050c <delay_wait+0x98>
 40004d4:	88bff736 	bltu	r17,r2,40004b4 <__alt_data_end+0xfabf84b4>
 40004d8:	14c00e1e 	bne	r2,r19,4000514 <delay_wait+0xa0>
                    break;
                case(DELAY_MODE_10MS):
                    this_delay = ALARM_10MS_CONTEXT.alarm_count;
                    break;
                case(DELAY_MODE_1MS):
                    this_delay = ALARM_1MS_CONTEXT.alarm_count;
 40004dc:	d4230017 	ldw	r16,-29696(gp)
                    break;
                default:
                    alt_printf("Error: invalid delay mode detected...\n");
                    error_loop();
            }
        } while(LAST_DELAY == this_delay);
 40004e0:	d0a30117 	ldw	r2,-29692(gp)
 40004e4:	80bff826 	beq	r16,r2,40004c8 <__alt_data_end+0xfabf84c8>

        LAST_DELAY = this_delay;
 40004e8:	d4230115 	stw	r16,-29692(gp)
    }

}
 40004ec:	dfc00517 	ldw	ra,20(sp)
 40004f0:	dd000417 	ldw	r20,16(sp)
 40004f4:	dcc00317 	ldw	r19,12(sp)
 40004f8:	dc800217 	ldw	r18,8(sp)
 40004fc:	dc400117 	ldw	r17,4(sp)
 4000500:	dc000017 	ldw	r16,0(sp)
 4000504:	dec00604 	addi	sp,sp,24
 4000508:	f800283a 	ret
                    break;
                case(DELAY_MODE_100MS):
                    this_delay = ALARM_100MS_CONTEXT.alarm_count;
                    break;
                case(DELAY_MODE_10MS):
                    this_delay = ALARM_10MS_CONTEXT.alarm_count;
 400050c:	d422fe17 	ldw	r16,-29704(gp)
                    break;
 4000510:	003feb06 	br	40004c0 <__alt_data_end+0xfabf84c0>
                case(DELAY_MODE_1MS):
                    this_delay = ALARM_1MS_CONTEXT.alarm_count;
                    break;
                default:
                    alt_printf("Error: invalid delay mode detected...\n");
 4000514:	01010034 	movhi	r4,1024
 4000518:	2113eb04 	addi	r4,r4,20396
 400051c:	40009e00 	call	40009e0 <alt_printf>
                    error_loop();
 4000520:	40005880 	call	4000588 <error_loop>
 4000524:	003fe606 	br	40004c0 <__alt_data_end+0xfabf84c0>
            {
                case(DELAY_MODE_250MS):
                    this_delay = ALARM_250MS_CONTEXT.alarm_count;
                    break;
                case(DELAY_MODE_100MS):
                    this_delay = ALARM_100MS_CONTEXT.alarm_count;
 4000528:	d422fc17 	ldw	r16,-29712(gp)
                    break;
 400052c:	003fe406 	br	40004c0 <__alt_data_end+0xfabf84c0>

04000530 <set_delay_mode_250ms>:
}

// these are convenience routines for setting the delay modes
void set_delay_mode_250ms(void)
{
   DELAY_MODE = DELAY_MODE_250MS;
 4000530:	00800104 	movi	r2,4
 4000534:	d0a00005 	stb	r2,-32768(gp)
   LAST_DELAY = ALARM_250MS_CONTEXT.alarm_count;
 4000538:	d0a2fa17 	ldw	r2,-29720(gp)
 400053c:	d0a30115 	stw	r2,-29692(gp)
 4000540:	f800283a 	ret

04000544 <set_delay_mode_100ms>:
}

void set_delay_mode_100ms(void)
{
   DELAY_MODE = DELAY_MODE_100MS;
 4000544:	008000c4 	movi	r2,3
 4000548:	d0a00005 	stb	r2,-32768(gp)
   LAST_DELAY = ALARM_100MS_CONTEXT.alarm_count;
 400054c:	d0a2fc17 	ldw	r2,-29712(gp)
 4000550:	d0a30115 	stw	r2,-29692(gp)
 4000554:	f800283a 	ret

04000558 <set_delay_mode_10ms>:
}

void set_delay_mode_10ms(void)
{
   DELAY_MODE = DELAY_MODE_10MS;
 4000558:	00800084 	movi	r2,2
 400055c:	d0a00005 	stb	r2,-32768(gp)
   LAST_DELAY = ALARM_10MS_CONTEXT.alarm_count;
 4000560:	d0a2fe17 	ldw	r2,-29704(gp)
 4000564:	d0a30115 	stw	r2,-29692(gp)
 4000568:	f800283a 	ret

0400056c <set_delay_mode_1ms>:
}

void set_delay_mode_1ms(void)
{
   DELAY_MODE = DELAY_MODE_1MS;
 400056c:	00800044 	movi	r2,1
 4000570:	d0a00005 	stb	r2,-32768(gp)
   LAST_DELAY = ALARM_1MS_CONTEXT.alarm_count;
 4000574:	d0a30017 	ldw	r2,-29696(gp)
 4000578:	d0a30115 	stw	r2,-29692(gp)
 400057c:	f800283a 	ret

04000580 <set_delay_mode_none>:
}

void set_delay_mode_none(void)
{
   DELAY_MODE = DELAY_MODE_NONE;
 4000580:	d0200005 	stb	zero,-32768(gp)
 4000584:	f800283a 	ret

04000588 <error_loop>:

// any non-recoverable errors that are detected in the application can jump to here
void error_loop(void)
{
    // indicate that we got into the error loop
    alt_printf("\nError loop entered...\n");
 4000588:	01010034 	movhi	r4,1024

#include "../inc/main_includes.h"

// any non-recoverable errors that are detected in the application can jump to here
void error_loop(void)
{
 400058c:	deffff04 	addi	sp,sp,-4
    // indicate that we got into the error loop
    alt_printf("\nError loop entered...\n");
 4000590:	2113f504 	addi	r4,r4,20436

#include "../inc/main_includes.h"

// any non-recoverable errors that are detected in the application can jump to here
void error_loop(void)
{
 4000594:	dfc00015 	stw	ra,0(sp)
    // indicate that we got into the error loop
    alt_printf("\nError loop entered...\n");
 4000598:	40009e00 	call	40009e0 <alt_printf>
    alt_printf("\nApplication halted...\n");
 400059c:	01010034 	movhi	r4,1024
 40005a0:	2113fb04 	addi	r4,r4,20460
 40005a4:	40009e00 	call	40009e0 <alt_printf>
 40005a8:	003fff06 	br	40005a8 <__alt_data_end+0xfabf85a8>

040005ac <print_binary_count_stdio>:

// this routine is called by the main() loop
void print_binary_count_stdio(alt_u16 binary_count)
{
    // print if we aren't masked off
    if(!PRINT_STDIO_MASK)
 40005ac:	d0a30217 	ldw	r2,-29688(gp)
 40005b0:	10000126 	beq	r2,zero,40005b8 <print_binary_count_stdio+0xc>
        {
            alt_printf("\n");
            PRINT_STDIO_WRAP_COUNT = 0;
        }
    }
}
 40005b4:	f800283a 	ret
 40005b8:	200b883a 	mov	r5,r4
{
    // print if we aren't masked off
    if(!PRINT_STDIO_MASK)
    {
        // print the binary count
        alt_printf("0x%x ", binary_count);
 40005bc:	01010034 	movhi	r4,1024
volatile int PRINT_STDIO_WRAP_COUNT = 0;
volatile int PRINT_STDIO_MASK = 0;

// this routine is called by the main() loop
void print_binary_count_stdio(alt_u16 binary_count)
{
 40005c0:	deffff04 	addi	sp,sp,-4
    // print if we aren't masked off
    if(!PRINT_STDIO_MASK)
    {
        // print the binary count
        alt_printf("0x%x ", binary_count);
 40005c4:	21140104 	addi	r4,r4,20484
 40005c8:	297fffcc 	andi	r5,r5,65535
volatile int PRINT_STDIO_WRAP_COUNT = 0;
volatile int PRINT_STDIO_MASK = 0;

// this routine is called by the main() loop
void print_binary_count_stdio(alt_u16 binary_count)
{
 40005cc:	dfc00015 	stw	ra,0(sp)
    // print if we aren't masked off
    if(!PRINT_STDIO_MASK)
    {
        // print the binary count
        alt_printf("0x%x ", binary_count);
 40005d0:	40009e00 	call	40009e0 <alt_printf>

        // print a new line character after every 16 prints
        PRINT_STDIO_WRAP_COUNT++;
 40005d4:	d0a30317 	ldw	r2,-29684(gp)
        if(PRINT_STDIO_WRAP_COUNT >= 16)
 40005d8:	00c003c4 	movi	r3,15
    {
        // print the binary count
        alt_printf("0x%x ", binary_count);

        // print a new line character after every 16 prints
        PRINT_STDIO_WRAP_COUNT++;
 40005dc:	10800044 	addi	r2,r2,1
 40005e0:	d0a30315 	stw	r2,-29684(gp)
        if(PRINT_STDIO_WRAP_COUNT >= 16)
 40005e4:	d0a30317 	ldw	r2,-29684(gp)
 40005e8:	1880040e 	bge	r3,r2,40005fc <print_binary_count_stdio+0x50>
        {
            alt_printf("\n");
 40005ec:	01010034 	movhi	r4,1024
 40005f0:	2113d704 	addi	r4,r4,20316
 40005f4:	40009e00 	call	40009e0 <alt_printf>
            PRINT_STDIO_WRAP_COUNT = 0;
 40005f8:	d0230315 	stw	zero,-29684(gp)
        }
    }
}
 40005fc:	dfc00017 	ldw	ra,0(sp)
 4000600:	dec00104 	addi	sp,sp,4
 4000604:	f800283a 	ret

04000608 <update_led>:
volatile alt_u8  LED_MASK = 0;

// convenience routine for updating the bank of leds
void update_led(alt_u8 display_value)
{
            LED_STATE = display_value & 0xFF;
 4000608:	d1230445 	stb	r4,-29679(gp)
            LED_STATE &= ~LED_MASK;
 400060c:	d0a30403 	ldbu	r2,-29680(gp)
 4000610:	d0e30443 	ldbu	r3,-29679(gp)
 4000614:	10803fcc 	andi	r2,r2,255
 4000618:	0084303a 	nor	r2,zero,r2
 400061c:	10c4703a 	and	r2,r2,r3
 4000620:	d0a30445 	stb	r2,-29679(gp)
            IOWR_ALTERA_AVALON_PIO_DATA(LED_PIO_BASE, LED_STATE);
 4000624:	d0a30443 	ldbu	r2,-29679(gp)
 4000628:	00c20034 	movhi	r3,2048
 400062c:	18c00804 	addi	r3,r3,32
 4000630:	10803fcc 	andi	r2,r2,255
 4000634:	18800035 	stwio	r2,0(r3)
 4000638:	f800283a 	ret

0400063c <__divsi3>:
 400063c:	20001b16 	blt	r4,zero,40006ac <__divsi3+0x70>
 4000640:	000f883a 	mov	r7,zero
 4000644:	28001616 	blt	r5,zero,40006a0 <__divsi3+0x64>
 4000648:	200d883a 	mov	r6,r4
 400064c:	29001a2e 	bgeu	r5,r4,40006b8 <__divsi3+0x7c>
 4000650:	00800804 	movi	r2,32
 4000654:	00c00044 	movi	r3,1
 4000658:	00000106 	br	4000660 <__divsi3+0x24>
 400065c:	10000d26 	beq	r2,zero,4000694 <__divsi3+0x58>
 4000660:	294b883a 	add	r5,r5,r5
 4000664:	10bfffc4 	addi	r2,r2,-1
 4000668:	18c7883a 	add	r3,r3,r3
 400066c:	293ffb36 	bltu	r5,r4,400065c <__alt_data_end+0xfabf865c>
 4000670:	0005883a 	mov	r2,zero
 4000674:	18000726 	beq	r3,zero,4000694 <__divsi3+0x58>
 4000678:	0005883a 	mov	r2,zero
 400067c:	31400236 	bltu	r6,r5,4000688 <__divsi3+0x4c>
 4000680:	314dc83a 	sub	r6,r6,r5
 4000684:	10c4b03a 	or	r2,r2,r3
 4000688:	1806d07a 	srli	r3,r3,1
 400068c:	280ad07a 	srli	r5,r5,1
 4000690:	183ffa1e 	bne	r3,zero,400067c <__alt_data_end+0xfabf867c>
 4000694:	38000126 	beq	r7,zero,400069c <__divsi3+0x60>
 4000698:	0085c83a 	sub	r2,zero,r2
 400069c:	f800283a 	ret
 40006a0:	014bc83a 	sub	r5,zero,r5
 40006a4:	39c0005c 	xori	r7,r7,1
 40006a8:	003fe706 	br	4000648 <__alt_data_end+0xfabf8648>
 40006ac:	0109c83a 	sub	r4,zero,r4
 40006b0:	01c00044 	movi	r7,1
 40006b4:	003fe306 	br	4000644 <__alt_data_end+0xfabf8644>
 40006b8:	00c00044 	movi	r3,1
 40006bc:	003fee06 	br	4000678 <__alt_data_end+0xfabf8678>

040006c0 <__modsi3>:
 40006c0:	20001716 	blt	r4,zero,4000720 <__modsi3+0x60>
 40006c4:	000f883a 	mov	r7,zero
 40006c8:	2005883a 	mov	r2,r4
 40006cc:	28001216 	blt	r5,zero,4000718 <__modsi3+0x58>
 40006d0:	2900162e 	bgeu	r5,r4,400072c <__modsi3+0x6c>
 40006d4:	01800804 	movi	r6,32
 40006d8:	00c00044 	movi	r3,1
 40006dc:	00000106 	br	40006e4 <__modsi3+0x24>
 40006e0:	30000a26 	beq	r6,zero,400070c <__modsi3+0x4c>
 40006e4:	294b883a 	add	r5,r5,r5
 40006e8:	31bfffc4 	addi	r6,r6,-1
 40006ec:	18c7883a 	add	r3,r3,r3
 40006f0:	293ffb36 	bltu	r5,r4,40006e0 <__alt_data_end+0xfabf86e0>
 40006f4:	18000526 	beq	r3,zero,400070c <__modsi3+0x4c>
 40006f8:	1806d07a 	srli	r3,r3,1
 40006fc:	11400136 	bltu	r2,r5,4000704 <__modsi3+0x44>
 4000700:	1145c83a 	sub	r2,r2,r5
 4000704:	280ad07a 	srli	r5,r5,1
 4000708:	183ffb1e 	bne	r3,zero,40006f8 <__alt_data_end+0xfabf86f8>
 400070c:	38000126 	beq	r7,zero,4000714 <__modsi3+0x54>
 4000710:	0085c83a 	sub	r2,zero,r2
 4000714:	f800283a 	ret
 4000718:	014bc83a 	sub	r5,zero,r5
 400071c:	003fec06 	br	40006d0 <__alt_data_end+0xfabf86d0>
 4000720:	0109c83a 	sub	r4,zero,r4
 4000724:	01c00044 	movi	r7,1
 4000728:	003fe706 	br	40006c8 <__alt_data_end+0xfabf86c8>
 400072c:	00c00044 	movi	r3,1
 4000730:	003ff106 	br	40006f8 <__alt_data_end+0xfabf86f8>

04000734 <__udivsi3>:
 4000734:	200d883a 	mov	r6,r4
 4000738:	2900152e 	bgeu	r5,r4,4000790 <__udivsi3+0x5c>
 400073c:	28001416 	blt	r5,zero,4000790 <__udivsi3+0x5c>
 4000740:	00800804 	movi	r2,32
 4000744:	00c00044 	movi	r3,1
 4000748:	00000206 	br	4000754 <__udivsi3+0x20>
 400074c:	10000e26 	beq	r2,zero,4000788 <__udivsi3+0x54>
 4000750:	28000516 	blt	r5,zero,4000768 <__udivsi3+0x34>
 4000754:	294b883a 	add	r5,r5,r5
 4000758:	10bfffc4 	addi	r2,r2,-1
 400075c:	18c7883a 	add	r3,r3,r3
 4000760:	293ffa36 	bltu	r5,r4,400074c <__alt_data_end+0xfabf874c>
 4000764:	18000826 	beq	r3,zero,4000788 <__udivsi3+0x54>
 4000768:	0005883a 	mov	r2,zero
 400076c:	31400236 	bltu	r6,r5,4000778 <__udivsi3+0x44>
 4000770:	314dc83a 	sub	r6,r6,r5
 4000774:	10c4b03a 	or	r2,r2,r3
 4000778:	1806d07a 	srli	r3,r3,1
 400077c:	280ad07a 	srli	r5,r5,1
 4000780:	183ffa1e 	bne	r3,zero,400076c <__alt_data_end+0xfabf876c>
 4000784:	f800283a 	ret
 4000788:	0005883a 	mov	r2,zero
 400078c:	f800283a 	ret
 4000790:	00c00044 	movi	r3,1
 4000794:	003ff406 	br	4000768 <__alt_data_end+0xfabf8768>

04000798 <__umodsi3>:
 4000798:	2005883a 	mov	r2,r4
 400079c:	2900122e 	bgeu	r5,r4,40007e8 <__umodsi3+0x50>
 40007a0:	28001116 	blt	r5,zero,40007e8 <__umodsi3+0x50>
 40007a4:	01800804 	movi	r6,32
 40007a8:	00c00044 	movi	r3,1
 40007ac:	00000206 	br	40007b8 <__umodsi3+0x20>
 40007b0:	30000c26 	beq	r6,zero,40007e4 <__umodsi3+0x4c>
 40007b4:	28000516 	blt	r5,zero,40007cc <__umodsi3+0x34>
 40007b8:	294b883a 	add	r5,r5,r5
 40007bc:	31bfffc4 	addi	r6,r6,-1
 40007c0:	18c7883a 	add	r3,r3,r3
 40007c4:	293ffa36 	bltu	r5,r4,40007b0 <__alt_data_end+0xfabf87b0>
 40007c8:	18000626 	beq	r3,zero,40007e4 <__umodsi3+0x4c>
 40007cc:	1806d07a 	srli	r3,r3,1
 40007d0:	11400136 	bltu	r2,r5,40007d8 <__umodsi3+0x40>
 40007d4:	1145c83a 	sub	r2,r2,r5
 40007d8:	280ad07a 	srli	r5,r5,1
 40007dc:	183ffb1e 	bne	r3,zero,40007cc <__alt_data_end+0xfabf87cc>
 40007e0:	f800283a 	ret
 40007e4:	f800283a 	ret
 40007e8:	00c00044 	movi	r3,1
 40007ec:	003ff706 	br	40007cc <__alt_data_end+0xfabf87cc>

040007f0 <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
 40007f0:	d0a30917 	ldw	r2,-29660(gp)
 40007f4:	10001a26 	beq	r2,zero,4000860 <alt_alarm_start+0x70>
  {
    if (alarm)
 40007f8:	20001b26 	beq	r4,zero,4000868 <alt_alarm_start+0x78>
    {
      alarm->callback = callback;
 40007fc:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
 4000800:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000804:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000808:	00bfff84 	movi	r2,-2
 400080c:	1884703a 	and	r2,r3,r2
 4000810:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4000814:	d0a30817 	ldw	r2,-29664(gp)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
 4000818:	11800044 	addi	r6,r2,1
 400081c:	314b883a 	add	r5,r6,r5
 4000820:	21400215 	stw	r5,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4000824:	28800b36 	bltu	r5,r2,4000854 <alt_alarm_start+0x64>
      {
        alarm->rollover = 1;
      }
      else
      {
        alarm->rollover = 0;
 4000828:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 400082c:	d0a00104 	addi	r2,gp,-32764
 4000830:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
 4000834:	d0a00117 	ldw	r2,-32764(gp)
 4000838:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
 400083c:	d0a00117 	ldw	r2,-32764(gp)
  list->next           = entry;
 4000840:	d1200115 	stw	r4,-32764(gp)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
 4000844:	11000115 	stw	r4,4(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4000848:	1801703a 	wrctl	status,r3
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
      alt_irq_enable_all (irq_context);

      return 0;
 400084c:	0005883a 	mov	r2,zero
 4000850:	f800283a 	ret
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
      {
        alarm->rollover = 1;
 4000854:	00800044 	movi	r2,1
 4000858:	20800405 	stb	r2,16(r4)
 400085c:	003ff306 	br	400082c <__alt_data_end+0xfabf882c>
      return -EINVAL;
    }
  }
  else
  {
    return -ENOTSUP;
 4000860:	00bfde84 	movi	r2,-134
 4000864:	f800283a 	ret

      return 0;
    }
    else
    {
      return -EINVAL;
 4000868:	00bffa84 	movi	r2,-22
  }
  else
  {
    return -ENOTSUP;
  }
}
 400086c:	f800283a 	ret

04000870 <alt_getchar>:
    if (ALT_DRIVER_READ(ALT_STDIN_DEV, &c, 1, alt_fd_list[STDIN_FILENO].fd_flags) <= 0) {
        return -1;
    }
    return c;
#else
    return getchar();
 4000870:	d0a01117 	ldw	r2,-32700(gp)
 4000874:	11000117 	ldw	r4,4(r2)
 4000878:	40023ac1 	jmpi	40023ac <getc>

0400087c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 400087c:	deffff04 	addi	sp,sp,-4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 4000880:	01810034 	movhi	r6,1024
 4000884:	01c10034 	movhi	r7,1024
 4000888:	dfc00015 	stw	ra,0(sp)
 400088c:	31941b04 	addi	r6,r6,20588
 4000890:	39d6ff04 	addi	r7,r7,23548
 4000894:	31c01026 	beq	r6,r7,40008d8 <alt_load+0x5c>
  {
    while( to != end )
 4000898:	00810034 	movhi	r2,1024
 400089c:	1096ff04 	addi	r2,r2,23548
 40008a0:	30800d26 	beq	r6,r2,40008d8 <alt_load+0x5c>
 40008a4:	30c00104 	addi	r3,r6,4
 40008a8:	10c7c83a 	sub	r3,r2,r3
 40008ac:	1806d0ba 	srli	r3,r3,2
 40008b0:	0005883a 	mov	r2,zero
 40008b4:	18c00044 	addi	r3,r3,1
 40008b8:	18c7883a 	add	r3,r3,r3
 40008bc:	18c7883a 	add	r3,r3,r3
    {
      *to++ = *from++;
 40008c0:	11c9883a 	add	r4,r2,r7
 40008c4:	21400017 	ldw	r5,0(r4)
 40008c8:	1189883a 	add	r4,r2,r6
 40008cc:	10800104 	addi	r2,r2,4
 40008d0:	21400015 	stw	r5,0(r4)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 40008d4:	10fffa1e 	bne	r2,r3,40008c0 <__alt_data_end+0xfabf88c0>

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 40008d8:	01825034 	movhi	r6,2368
 40008dc:	01c10034 	movhi	r7,1024
 40008e0:	31900804 	addi	r6,r6,16416
 40008e4:	39c00004 	addi	r7,r7,0
 40008e8:	31c01026 	beq	r6,r7,400092c <alt_load+0xb0>
  {
    while( to != end )
 40008ec:	00825034 	movhi	r2,2368
 40008f0:	10906304 	addi	r2,r2,16780
 40008f4:	30800d26 	beq	r6,r2,400092c <alt_load+0xb0>
 40008f8:	30c00104 	addi	r3,r6,4
 40008fc:	10c7c83a 	sub	r3,r2,r3
 4000900:	1806d0ba 	srli	r3,r3,2
 4000904:	0005883a 	mov	r2,zero
 4000908:	18c00044 	addi	r3,r3,1
 400090c:	18c7883a 	add	r3,r3,r3
 4000910:	18c7883a 	add	r3,r3,r3
    {
      *to++ = *from++;
 4000914:	11c9883a 	add	r4,r2,r7
 4000918:	21400017 	ldw	r5,0(r4)
 400091c:	1189883a 	add	r4,r2,r6
 4000920:	10800104 	addi	r2,r2,4
 4000924:	21400015 	stw	r5,0(r4)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 4000928:	18bffa1e 	bne	r3,r2,4000914 <__alt_data_end+0xfabf8914>

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 400092c:	01810034 	movhi	r6,1024
 4000930:	01c10034 	movhi	r7,1024
 4000934:	31936d04 	addi	r6,r6,19892
 4000938:	39d36d04 	addi	r7,r7,19892
 400093c:	31c01026 	beq	r6,r7,4000980 <alt_load+0x104>
  {
    while( to != end )
 4000940:	00810034 	movhi	r2,1024
 4000944:	10941b04 	addi	r2,r2,20588
 4000948:	30800d26 	beq	r6,r2,4000980 <alt_load+0x104>
 400094c:	30c00104 	addi	r3,r6,4
 4000950:	10c7c83a 	sub	r3,r2,r3
 4000954:	1806d0ba 	srli	r3,r3,2
 4000958:	0005883a 	mov	r2,zero
 400095c:	18c00044 	addi	r3,r3,1
 4000960:	18c7883a 	add	r3,r3,r3
 4000964:	18c7883a 	add	r3,r3,r3
    {
      *to++ = *from++;
 4000968:	11c9883a 	add	r4,r2,r7
 400096c:	21400017 	ldw	r5,0(r4)
 4000970:	1189883a 	add	r4,r2,r6
 4000974:	10800104 	addi	r2,r2,4
 4000978:	21400015 	stw	r5,0(r4)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 400097c:	10fffa1e 	bne	r2,r3,4000968 <__alt_data_end+0xfabf8968>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4000980:	4001c500 	call	4001c50 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
 4000984:	dfc00017 	ldw	ra,0(sp)
 4000988:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
 400098c:	4001db81 	jmpi	4001db8 <alt_icache_flush_all>

04000990 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4000990:	defffe04 	addi	sp,sp,-8
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 4000994:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4000998:	dfc00115 	stw	ra,4(sp)
 400099c:	dc000015 	stw	r16,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 40009a0:	4000c900 	call	4000c90 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 40009a4:	4000cb00 	call	4000cb0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 40009a8:	01810034 	movhi	r6,1024
 40009ac:	31940304 	addi	r6,r6,20492
 40009b0:	300b883a 	mov	r5,r6
 40009b4:	3009883a 	mov	r4,r6
 40009b8:	4001f2c0 	call	4001f2c <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 40009bc:	d1a30517 	ldw	r6,-29676(gp)
 40009c0:	d1630617 	ldw	r5,-29672(gp)
 40009c4:	d1230717 	ldw	r4,-29668(gp)
 40009c8:	40001b80 	call	40001b8 <main>
  close(STDOUT_FILENO);
 40009cc:	01000044 	movi	r4,1
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 40009d0:	1021883a 	mov	r16,r2
  close(STDOUT_FILENO);
 40009d4:	4001b540 	call	4001b54 <close>
  exit (result);
 40009d8:	8009883a 	mov	r4,r16
 40009dc:	40023040 	call	4002304 <exit>

040009e0 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
 40009e0:	defff304 	addi	sp,sp,-52
 40009e4:	dc000015 	stw	r16,0(sp)
 40009e8:	2021883a 	mov	r16,r4
 40009ec:	dfc00915 	stw	ra,36(sp)
 40009f0:	df000815 	stw	fp,32(sp)
 40009f4:	ddc00715 	stw	r23,28(sp)
 40009f8:	dd800615 	stw	r22,24(sp)
 40009fc:	dd400515 	stw	r21,20(sp)
 4000a00:	dd000415 	stw	r20,16(sp)
 4000a04:	dcc00315 	stw	r19,12(sp)
 4000a08:	dc800215 	stw	r18,8(sp)
 4000a0c:	dc400115 	stw	r17,4(sp)
 4000a10:	d9400a15 	stw	r5,40(sp)
 4000a14:	d9800b15 	stw	r6,44(sp)
 4000a18:	d9c00c15 	stw	r7,48(sp)
    w = fmt;
    while ((c = *w++) != 0)
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 4000a1c:	04400944 	movi	r17,37
 */
void 
alt_printf(const char* fmt, ... )
{
	va_list args;
	va_start(args, fmt);
 4000a20:	dcc00a04 	addi	r19,sp,40
                if (c == '%')
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
 4000a24:	054018c4 	movi	r21,99
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
                }
                else if (c == 'x')
 4000a28:	05801e04 	movi	r22,120
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4000a2c:	048003c4 	movi	r18,15
                        if (digit <= 9)
 4000a30:	05000244 	movi	r20,9
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 4000a34:	81000007 	ldb	r4,0(r16)
 4000a38:	20000526 	beq	r4,zero,4000a50 <alt_printf+0x70>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 4000a3c:	24401026 	beq	r4,r17,4000a80 <alt_printf+0xa0>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 4000a40:	84000044 	addi	r16,r16,1
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
        {
            alt_putchar(c);
 4000a44:	4000b5c0 	call	4000b5c <alt_putchar>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 4000a48:	81000007 	ldb	r4,0(r16)
 4000a4c:	203ffb1e 	bne	r4,zero,4000a3c <__alt_data_end+0xfabf8a3c>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 4000a50:	dfc00917 	ldw	ra,36(sp)
 4000a54:	df000817 	ldw	fp,32(sp)
 4000a58:	ddc00717 	ldw	r23,28(sp)
 4000a5c:	dd800617 	ldw	r22,24(sp)
 4000a60:	dd400517 	ldw	r21,20(sp)
 4000a64:	dd000417 	ldw	r20,16(sp)
 4000a68:	dcc00317 	ldw	r19,12(sp)
 4000a6c:	dc800217 	ldw	r18,8(sp)
 4000a70:	dc400117 	ldw	r17,4(sp)
 4000a74:	dc000017 	ldw	r16,0(sp)
 4000a78:	dec00d04 	addi	sp,sp,52
 4000a7c:	f800283a 	ret
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
 4000a80:	80800047 	ldb	r2,1(r16)
 4000a84:	84000084 	addi	r16,r16,2
 4000a88:	103ff126 	beq	r2,zero,4000a50 <__alt_data_end+0xfabf8a50>
            {
                if (c == '%')
 4000a8c:	14402926 	beq	r2,r17,4000b34 <alt_printf+0x154>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
 4000a90:	15402b26 	beq	r2,r21,4000b40 <alt_printf+0x160>
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
                }
                else if (c == 'x')
 4000a94:	15800b26 	beq	r2,r22,4000ac4 <alt_printf+0xe4>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
 4000a98:	00c01cc4 	movi	r3,115
 4000a9c:	10ffe51e 	bne	r2,r3,4000a34 <__alt_data_end+0xfabf8a34>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
 4000aa0:	9f000017 	ldw	fp,0(r19)
 4000aa4:	9cc00104 	addi	r19,r19,4

                    while(*s)
 4000aa8:	e1000007 	ldb	r4,0(fp)
 4000aac:	203fe126 	beq	r4,zero,4000a34 <__alt_data_end+0xfabf8a34>
                      alt_putchar(*s++);
 4000ab0:	e7000044 	addi	fp,fp,1
 4000ab4:	4000b5c0 	call	4000b5c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
 4000ab8:	e1000007 	ldb	r4,0(fp)
 4000abc:	203ffc1e 	bne	r4,zero,4000ab0 <__alt_data_end+0xfabf8ab0>
 4000ac0:	003fdc06 	br	4000a34 <__alt_data_end+0xfabf8a34>
                    alt_putchar(v);
                }
                else if (c == 'x')
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
 4000ac4:	9dc00017 	ldw	r23,0(r19)
 4000ac8:	9cc00104 	addi	r19,r19,4
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
 4000acc:	b8002026 	beq	r23,zero,4000b50 <alt_printf+0x170>
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 4000ad0:	b8bc002c 	andhi	r2,r23,61440
 4000ad4:	07000704 	movi	fp,28
 4000ad8:	1000101e 	bne	r2,zero,4000b1c <alt_printf+0x13c>
                        digit_shift -= 4;
 4000adc:	e73fff04 	addi	fp,fp,-4
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 4000ae0:	9704983a 	sll	r2,r18,fp
 4000ae4:	15c4703a 	and	r2,r2,r23
 4000ae8:	103ffc26 	beq	r2,zero,4000adc <__alt_data_end+0xfabf8adc>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4000aec:	e03fd116 	blt	fp,zero,4000a34 <__alt_data_end+0xfabf8a34>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4000af0:	9708983a 	sll	r4,r18,fp
 4000af4:	25c8703a 	and	r4,r4,r23
 4000af8:	2708d83a 	srl	r4,r4,fp
                        if (digit <= 9)
 4000afc:	a1000b36 	bltu	r20,r4,4000b2c <alt_printf+0x14c>
                            c = '0' + digit;
 4000b00:	21000c04 	addi	r4,r4,48
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
 4000b04:	21003fcc 	andi	r4,r4,255
 4000b08:	2100201c 	xori	r4,r4,128
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4000b0c:	e73fff04 	addi	fp,fp,-4
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
                        if (digit <= 9)
                            c = '0' + digit;
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
 4000b10:	213fe004 	addi	r4,r4,-128
 4000b14:	4000b5c0 	call	4000b5c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4000b18:	e03fc616 	blt	fp,zero,4000a34 <__alt_data_end+0xfabf8a34>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4000b1c:	9708983a 	sll	r4,r18,fp
 4000b20:	25c8703a 	and	r4,r4,r23
 4000b24:	2708d83a 	srl	r4,r4,fp
                        if (digit <= 9)
 4000b28:	a13ff52e 	bgeu	r20,r4,4000b00 <__alt_data_end+0xfabf8b00>
                            c = '0' + digit;
                        else
                            c = 'a' + digit - 10;
 4000b2c:	210015c4 	addi	r4,r4,87
 4000b30:	003ff406 	br	4000b04 <__alt_data_end+0xfabf8b04>
            if ((c = *w++) != 0)
            {
                if (c == '%')
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
 4000b34:	8809883a 	mov	r4,r17
 4000b38:	4000b5c0 	call	4000b5c <alt_putchar>
 4000b3c:	003fbd06 	br	4000a34 <__alt_data_end+0xfabf8a34>
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
 4000b40:	99000017 	ldw	r4,0(r19)
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
 4000b44:	9cc00104 	addi	r19,r19,4
                    alt_putchar(v);
 4000b48:	4000b5c0 	call	4000b5c <alt_putchar>
 4000b4c:	003fb906 	br	4000a34 <__alt_data_end+0xfabf8a34>
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
                    {
                        alt_putchar('0');
 4000b50:	01000c04 	movi	r4,48
 4000b54:	4000b5c0 	call	4000b5c <alt_putchar>
                        continue;
 4000b58:	003fb606 	br	4000a34 <__alt_data_end+0xfabf8a34>

04000b5c <alt_putchar>:
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
 4000b5c:	d0a01117 	ldw	r2,-32700(gp)
 4000b60:	11400217 	ldw	r5,8(r2)
 4000b64:	40026981 	jmpi	4002698 <putc>

04000b68 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000b68:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000b6c:	00bfff84 	movi	r2,-2
 4000b70:	1884703a 	and	r2,r3,r2
 4000b74:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4000b78:	21400117 	ldw	r5,4(r4)
 4000b7c:	20800017 	ldw	r2,0(r4)
 4000b80:	11400115 	stw	r5,4(r2)
  entry->previous->next = entry->next;
 4000b84:	21400117 	ldw	r5,4(r4)
 4000b88:	28800015 	stw	r2,0(r5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4000b8c:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
 4000b90:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4000b94:	1801703a 	wrctl	status,r3
 4000b98:	f800283a 	ret

04000b9c <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4000b9c:	d0a30817 	ldw	r2,-29664(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4000ba0:	defffa04 	addi	sp,sp,-24
 4000ba4:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4000ba8:	d4200117 	ldw	r16,-32764(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4000bac:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4000bb0:	dc800215 	stw	r18,8(sp)
 4000bb4:	dfc00515 	stw	ra,20(sp)
 4000bb8:	dd000415 	stw	r20,16(sp)
 4000bbc:	dcc00315 	stw	r19,12(sp)
 4000bc0:	dc400115 	stw	r17,4(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4000bc4:	d4a00104 	addi	r18,gp,-32764

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4000bc8:	d0a30815 	stw	r2,-29664(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4000bcc:	84801126 	beq	r16,r18,4000c14 <alt_tick+0x78>
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
 4000bd0:	04c00044 	movi	r19,1
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000bd4:	053fff84 	movi	r20,-2
 4000bd8:	00000606 	br	4000bf4 <alt_tick+0x58>
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    {
      alarm->rollover = 0;
 4000bdc:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4000be0:	d0e30817 	ldw	r3,-29664(gp)
 4000be4:	80800217 	ldw	r2,8(r16)
 4000be8:	1880122e 	bgeu	r3,r2,4000c34 <alt_tick+0x98>
 4000bec:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4000bf0:	8c800826 	beq	r17,r18,4000c14 <alt_tick+0x78>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4000bf4:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
 4000bf8:	84400017 	ldw	r17,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4000bfc:	103ff826 	beq	r2,zero,4000be0 <__alt_data_end+0xfabf8be0>
 4000c00:	d0a30817 	ldw	r2,-29664(gp)
 4000c04:	103ff526 	beq	r2,zero,4000bdc <__alt_data_end+0xfabf8bdc>
    {
      alarm->rollover = 0;
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4000c08:	d0a30817 	ldw	r2,-29664(gp)
 4000c0c:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4000c10:	8cbff81e 	bne	r17,r18,4000bf4 <__alt_data_end+0xfabf8bf4>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 4000c14:	dfc00517 	ldw	ra,20(sp)
 4000c18:	dd000417 	ldw	r20,16(sp)
 4000c1c:	dcc00317 	ldw	r19,12(sp)
 4000c20:	dc800217 	ldw	r18,8(sp)
 4000c24:	dc400117 	ldw	r17,4(sp)
 4000c28:	dc000017 	ldw	r16,0(sp)
 4000c2c:	dec00604 	addi	sp,sp,24
 4000c30:	f800283a 	ret
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    {
      next_callback = alarm->callback (alarm->context);
 4000c34:	80800317 	ldw	r2,12(r16)
 4000c38:	81000517 	ldw	r4,20(r16)
 4000c3c:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4000c40:	10000726 	beq	r2,zero,4000c60 <alt_tick+0xc4>
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
 4000c44:	80c00217 	ldw	r3,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4000c48:	d1230817 	ldw	r4,-29664(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
 4000c4c:	10c5883a 	add	r2,r2,r3
 4000c50:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4000c54:	113fe52e 	bgeu	r2,r4,4000bec <__alt_data_end+0xfabf8bec>
        {
          alarm->rollover = 1;
 4000c58:	84c00405 	stb	r19,16(r16)
 4000c5c:	003fe306 	br	4000bec <__alt_data_end+0xfabf8bec>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000c60:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000c64:	1506703a 	and	r3,r2,r20
 4000c68:	1801703a 	wrctl	status,r3
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4000c6c:	81000117 	ldw	r4,4(r16)
 4000c70:	80c00017 	ldw	r3,0(r16)
 4000c74:	19000115 	stw	r4,4(r3)
  entry->previous->next = entry->next;
 4000c78:	81000117 	ldw	r4,4(r16)
 4000c7c:	20c00015 	stw	r3,0(r4)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4000c80:	84000115 	stw	r16,4(r16)
  entry->next     = entry;
 4000c84:	84000015 	stw	r16,0(r16)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4000c88:	1001703a 	wrctl	status,r2
 4000c8c:	003fd706 	br	4000bec <__alt_data_end+0xfabf8bec>

04000c90 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4000c90:	deffff04 	addi	sp,sp,-4
 4000c94:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 4000c98:	400213c0 	call	400213c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4000c9c:	00800044 	movi	r2,1
 4000ca0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4000ca4:	dfc00017 	ldw	ra,0(sp)
 4000ca8:	dec00104 	addi	sp,sp,4
 4000cac:	f800283a 	ret

04000cb0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4000cb0:	deffff04 	addi	sp,sp,-4
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 4000cb4:	01c0fa04 	movi	r7,1000
 4000cb8:	01800084 	movi	r6,2
 4000cbc:	000b883a 	mov	r5,zero
 4000cc0:	01020034 	movhi	r4,2048
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4000cc4:	dfc00015 	stw	ra,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 4000cc8:	4000e080 	call	4000e08 <alt_avalon_timer_sc_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 4000ccc:	01010034 	movhi	r4,1024
 4000cd0:	21146a04 	addi	r4,r4,20904
 4000cd4:	d1600804 	addi	r5,gp,-32736
 4000cd8:	4001c700 	call	4001c70 <alt_dev_llist_insert>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_MODULAR_ADC_INIT ( MODULAR_ADC_0, modular_adc_0);
 4000cdc:	01010034 	movhi	r4,1024
 4000ce0:	21145b04 	addi	r4,r4,20844
 4000ce4:	01800044 	movi	r6,1
 4000ce8:	000b883a 	mov	r5,zero
 4000cec:	4000eec0 	call	4000eec <altera_modular_adc_init>
    ALTERA_ONCHIP_FLASH_INIT ( ONCHIP_FLASH_0, onchip_flash_0);
 4000cf0:	01010034 	movhi	r4,1024
 4000cf4:	21141b04 	addi	r4,r4,20588
}
 4000cf8:	dfc00017 	ldw	ra,0(sp)
 4000cfc:	dec00104 	addi	sp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_MODULAR_ADC_INIT ( MODULAR_ADC_0, modular_adc_0);
    ALTERA_ONCHIP_FLASH_INIT ( ONCHIP_FLASH_0, onchip_flash_0);
 4000d00:	400171c1 	jmpi	400171c <altera_onchip_flash_init>

04000d04 <altera_avalon_jtag_uart_read_fd>:
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4000d04:	20800017 	ldw	r2,0(r4)
 4000d08:	21c00217 	ldw	r7,8(r4)
 4000d0c:	11000a04 	addi	r4,r2,40
 4000d10:	4000d241 	jmpi	4000d24 <altera_avalon_jtag_uart_read>

04000d14 <altera_avalon_jtag_uart_write_fd>:
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4000d14:	20800017 	ldw	r2,0(r4)
 4000d18:	21c00217 	ldw	r7,8(r4)
 4000d1c:	11000a04 	addi	r4,r2,40
 4000d20:	4000d981 	jmpi	4000d98 <altera_avalon_jtag_uart_write>

04000d24 <altera_avalon_jtag_uart_read>:
  char* buffer, int space, int flags)
{
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;
 4000d24:	298d883a 	add	r6,r5,r6

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
  unsigned int base = sp->base;
 4000d28:	22400017 	ldw	r9,0(r4)

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
 4000d2c:	2980162e 	bgeu	r5,r6,4000d88 <altera_avalon_jtag_uart_read+0x64>
 4000d30:	2807883a 	mov	r3,r5

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    else if(flags & O_NONBLOCK)
 4000d34:	3a90000c 	andi	r10,r7,16384
 4000d38:	00000306 	br	4000d48 <altera_avalon_jtag_uart_read+0x24>
  while (ptr < end)
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4000d3c:	19000005 	stb	r4,0(r3)
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
 4000d40:	1180092e 	bgeu	r2,r6,4000d68 <altera_avalon_jtag_uart_read+0x44>
 4000d44:	1007883a 	mov	r3,r2
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4000d48:	49000037 	ldwio	r4,0(r9)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
 4000d4c:	2220000c 	andi	r8,r4,32768
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4000d50:	18800044 	addi	r2,r3,1

  while (ptr < end)
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
 4000d54:	403ff91e 	bne	r8,zero,4000d3c <__alt_data_end+0xfabf8d3c>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
 4000d58:	28c0061e 	bne	r5,r3,4000d74 <altera_avalon_jtag_uart_read+0x50>
      break;
    else if(flags & O_NONBLOCK)
 4000d5c:	5000081e 	bne	r10,zero,4000d80 <altera_avalon_jtag_uart_read+0x5c>
 4000d60:	2805883a 	mov	r2,r5
 4000d64:	003ff706 	br	4000d44 <__alt_data_end+0xfabf8d44>
      break;   
    
  }

  if (ptr != buffer)
 4000d68:	28800726 	beq	r5,r2,4000d88 <altera_avalon_jtag_uart_read+0x64>
    return ptr - buffer;
 4000d6c:	1145c83a 	sub	r2,r2,r5
 4000d70:	f800283a 	ret
 4000d74:	1805883a 	mov	r2,r3
 4000d78:	1145c83a 	sub	r2,r2,r5
 4000d7c:	f800283a 	ret
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
 4000d80:	00bffd44 	movi	r2,-11
 4000d84:	f800283a 	ret
    
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
 4000d88:	39d0000c 	andi	r7,r7,16384
 4000d8c:	383ffc1e 	bne	r7,zero,4000d80 <__alt_data_end+0xfabf8d80>
    return -EWOULDBLOCK;
  else
    return -EIO;
 4000d90:	00bffec4 	movi	r2,-5
}
 4000d94:	f800283a 	ret

04000d98 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
 4000d98:	21c00017 	ldw	r7,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4000d9c:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
 4000da0:	298d883a 	add	r6,r5,r6
 4000da4:	39000104 	addi	r4,r7,4

  while (ptr < end)
 4000da8:	2980072e 	bgeu	r5,r6,4000dc8 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
 4000dac:	20c00037 	ldwio	r3,0(r4)
 4000db0:	18ffffec 	andhi	r3,r3,65535
 4000db4:	183ffd26 	beq	r3,zero,4000dac <__alt_data_end+0xfabf8dac>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
 4000db8:	28c00007 	ldb	r3,0(r5)
 4000dbc:	38c00035 	stwio	r3,0(r7)
 4000dc0:	29400044 	addi	r5,r5,1
 4000dc4:	003ff806 	br	4000da8 <__alt_data_end+0xfabf8da8>

  return count;
}
 4000dc8:	f800283a 	ret

04000dcc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 4000dcc:	defffe04 	addi	sp,sp,-8
 4000dd0:	dfc00115 	stw	ra,4(sp)
 4000dd4:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 4000dd8:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 4000ddc:	20800137 	ldwio	r2,4(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000de0:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000de4:	00bfff84 	movi	r2,-2
 4000de8:	8084703a 	and	r2,r16,r2
 4000dec:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
 4000df0:	4000b9c0 	call	4000b9c <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4000df4:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
 4000df8:	dfc00117 	ldw	ra,4(sp)
 4000dfc:	dc000017 	ldw	r16,0(sp)
 4000e00:	dec00204 	addi	sp,sp,8
 4000e04:	f800283a 	ret

04000e08 <alt_avalon_timer_sc_init>:
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 4000e08:	d0e30917 	ldw	r3,-29660(gp)
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 4000e0c:	defffe04 	addi	sp,sp,-8
 4000e10:	dfc00115 	stw	ra,4(sp)
 4000e14:	2005883a 	mov	r2,r4
 4000e18:	2809883a 	mov	r4,r5
 4000e1c:	300b883a 	mov	r5,r6
 4000e20:	1800011e 	bne	r3,zero,4000e28 <alt_avalon_timer_sc_init+0x20>
  {
    _alt_tick_rate = nticks;
 4000e24:	d1e30915 	stw	r7,-29660(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 4000e28:	00c001c4 	movi	r3,7
 4000e2c:	10c00135 	stwio	r3,4(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 4000e30:	01810034 	movhi	r6,1024
 4000e34:	31837304 	addi	r6,r6,3532
 4000e38:	d8000015 	stw	zero,0(sp)
 4000e3c:	100f883a 	mov	r7,r2
 4000e40:	4001dc40 	call	4001dc4 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 4000e44:	dfc00117 	ldw	ra,4(sp)
 4000e48:	dec00204 	addi	sp,sp,8
 4000e4c:	f800283a 	ret

04000e50 <alt_adc_irq>:
static void alt_adc_irq(void *context)
{
    alt_modular_adc_dev *dev = (alt_modular_adc_dev *) context;
    alt_irq_context cpu_sr = 0;

	if(NULL != dev)
 4000e50:	20001726 	beq	r4,zero,4000eb0 <alt_adc_irq+0x60>
 * alt_adc_irq()
 *
 * Interrupt handler for the altera modular adc.
 */
static void alt_adc_irq(void *context)
{
 4000e54:	defffd04 	addi	sp,sp,-12
 4000e58:	dc000015 	stw	r16,0(sp)
 4000e5c:	2021883a 	mov	r16,r4
 4000e60:	dfc00215 	stw	ra,8(sp)
 4000e64:	dc400115 	stw	r17,4(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000e68:	0023303a 	rdctl	r17,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000e6c:	00bfff84 	movi	r2,-2
 4000e70:	8884703a 	and	r2,r17,r2
 4000e74:	1001703a 	wrctl	status,r2
		* Other interrupts are explicitly disabled if callbacks
		* are registered because there is no guarantee that they are 
		* pre-emption-safe. This allows the driver to support 
		* interrupt pre-emption.
		*/
		if(dev->callback) 
 4000e78:	20800a17 	ldw	r2,40(r4)
 4000e7c:	10000226 	beq	r2,zero,4000e88 <alt_adc_irq+0x38>
		{
			dev->callback (dev->callback_context);
 4000e80:	21000b17 	ldw	r4,44(r4)
 4000e84:	103ee83a 	callr	r2
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_DISABLE(sample_store_base);
}

void adc_clear_interrupt_status(int sample_store_base)
{
    CLEAR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base);
 4000e88:	80800c17 	ldw	r2,48(r16)
 4000e8c:	10804104 	addi	r2,r2,260
 4000e90:	10c00037 	ldwio	r3,0(r2)
 4000e94:	18c00054 	ori	r3,r3,1
 4000e98:	10c00035 	stwio	r3,0(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4000e9c:	8801703a 	wrctl	status,r17
	    
		alt_irq_enable_all(cpu_sr);
	}
	
    return;
}
 4000ea0:	dfc00217 	ldw	ra,8(sp)
 4000ea4:	dc400117 	ldw	r17,4(sp)
 4000ea8:	dc000017 	ldw	r16,0(sp)
 4000eac:	dec00304 	addi	sp,sp,12
 4000eb0:	f800283a 	ret

04000eb4 <alt_adc_word_read>:
    alt_u32 word_length = len;
    alt_u32* dest_buf = dest_ptr;
    alt_u32 base = sample_store_base;
     
    /* return -EINVAL if invalid arguments passed into function */
    if(NULL == dest_buf)
 4000eb4:	28000b26 	beq	r5,zero,4000ee4 <alt_adc_word_read+0x30>
    {
    	return -EINVAL;
    }

    for(word = 0; word < word_length; word++)
 4000eb8:	30000826 	beq	r6,zero,4000edc <alt_adc_word_read+0x28>
 4000ebc:	0005883a 	mov	r2,zero
 4000ec0:	2149c83a 	sub	r4,r4,r5
    {
       *dest_buf = IORD_32DIRECT((base + (word * 4)),0);
 4000ec4:	2907883a 	add	r3,r5,r4
 4000ec8:	18c00037 	ldwio	r3,0(r3)
 4000ecc:	28c00015 	stw	r3,0(r5)
    if(NULL == dest_buf)
    {
    	return -EINVAL;
    }

    for(word = 0; word < word_length; word++)
 4000ed0:	10800044 	addi	r2,r2,1
    {
       *dest_buf = IORD_32DIRECT((base + (word * 4)),0);

       dest_buf++;
 4000ed4:	29400104 	addi	r5,r5,4
    if(NULL == dest_buf)
    {
    	return -EINVAL;
    }

    for(word = 0; word < word_length; word++)
 4000ed8:	30bffa1e 	bne	r6,r2,4000ec4 <__alt_data_end+0xfabf8ec4>
       *dest_buf = IORD_32DIRECT((base + (word * 4)),0);

       dest_buf++;
    }

    return 0;
 4000edc:	0005883a 	mov	r2,zero
 4000ee0:	f800283a 	ret
    alt_u32 base = sample_store_base;
     
    /* return -EINVAL if invalid arguments passed into function */
    if(NULL == dest_buf)
    {
    	return -EINVAL;
 4000ee4:	00bffa84 	movi	r2,-22
       dest_buf++;
    }

    return 0;

}
 4000ee8:	f800283a 	ret

04000eec <altera_modular_adc_init>:


void altera_modular_adc_init(alt_modular_adc_dev* dev, alt_32 ic_id, alt_32 irq)
{
 4000eec:	defffb04 	addi	sp,sp,-20
 4000ef0:	dc000115 	stw	r16,4(sp)
 4000ef4:	2821883a 	mov	r16,r5
    extern alt_llist altera_modular_adc_list;
    alt_dev_llist_insert((alt_dev_llist*) dev, &altera_modular_adc_list);
 4000ef8:	d1600304 	addi	r5,gp,-32756

}


void altera_modular_adc_init(alt_modular_adc_dev* dev, alt_32 ic_id, alt_32 irq)
{
 4000efc:	dc800315 	stw	r18,12(sp)
 4000f00:	dc400215 	stw	r17,8(sp)
 4000f04:	dfc00415 	stw	ra,16(sp)
 4000f08:	2025883a 	mov	r18,r4
 4000f0c:	3023883a 	mov	r17,r6
    extern alt_llist altera_modular_adc_list;
    alt_dev_llist_insert((alt_dev_llist*) dev, &altera_modular_adc_list);
 4000f10:	4001c700 	call	4001c70 <alt_dev_llist_insert>
	
	if ((0 <= ic_id) && (0 <= irq))
 4000f14:	80000816 	blt	r16,zero,4000f38 <altera_modular_adc_init+0x4c>
 4000f18:	88000716 	blt	r17,zero,4000f38 <altera_modular_adc_init+0x4c>
	{
          /* Install IRQ handler */
	  #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
              alt_ic_isr_register(ic_id, irq, alt_adc_irq, 
 4000f1c:	01810034 	movhi	r6,1024
 4000f20:	31839404 	addi	r6,r6,3664
 4000f24:	d8000015 	stw	zero,0(sp)
 4000f28:	900f883a 	mov	r7,r18
 4000f2c:	880b883a 	mov	r5,r17
 4000f30:	8009883a 	mov	r4,r16
 4000f34:	4001dc40 	call	4001dc4 <alt_ic_isr_register>
                      dev, NULL);
          #else
             alt_irq_register(irq, dev, alt_adc_irq);
          #endif 
	}
}
 4000f38:	dfc00417 	ldw	ra,16(sp)
 4000f3c:	dc800317 	ldw	r18,12(sp)
 4000f40:	dc400217 	ldw	r17,8(sp)
 4000f44:	dc000117 	ldw	r16,4(sp)
 4000f48:	dec00504 	addi	sp,sp,20
 4000f4c:	f800283a 	ret

04000f50 <alt_adc_register_callback>:
	alt_modular_adc_dev *dev,
	alt_adc_callback callback,
	void *context,
	alt_u32 sample_store_base)
{
    dev->callback         = callback;
 4000f50:	21400a15 	stw	r5,40(r4)
    dev->callback_context = context;
 4000f54:	21800b15 	stw	r6,44(r4)
    dev->sample_store_base = sample_store_base;
 4000f58:	21c00c15 	stw	r7,48(r4)
	
	if(NULL != callback)
 4000f5c:	28000926 	beq	r5,zero,4000f84 <alt_adc_register_callback+0x34>
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_DISABLE(sample_store_base);
}

void adc_clear_interrupt_status(int sample_store_base)
{
    CLEAR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base);
 4000f60:	38c04104 	addi	r3,r7,260
 4000f64:	18800037 	ldwio	r2,0(r3)
 4000f68:	10800054 	ori	r2,r2,1
 4000f6c:	18800035 	stwio	r2,0(r3)
    IOWR_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base, backup_cmd_reg);
}

void adc_interrupt_enable(int sample_store_base)
{
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_ENABLE(sample_store_base);
 4000f70:	39c04004 	addi	r7,r7,256
 4000f74:	38800037 	ldwio	r2,0(r7)
 4000f78:	10800054 	ori	r2,r2,1
 4000f7c:	38800035 	stwio	r2,0(r7)
 4000f80:	f800283a 	ret
}

void adc_interrupt_disable(int sample_store_base)
{
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_DISABLE(sample_store_base);
 4000f84:	38c04004 	addi	r3,r7,256
 4000f88:	19000037 	ldwio	r4,0(r3)
 4000f8c:	00bfff84 	movi	r2,-2
 4000f90:	2084703a 	and	r2,r4,r2
 4000f94:	18800035 	stwio	r2,0(r3)
}

void adc_clear_interrupt_status(int sample_store_base)
{
    CLEAR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base);
 4000f98:	39c04104 	addi	r7,r7,260
 4000f9c:	38800037 	ldwio	r2,0(r7)
 4000fa0:	10800054 	ori	r2,r2,1
 4000fa4:	38800035 	stwio	r2,0(r7)
 4000fa8:	f800283a 	ret

04000fac <altera_modular_adc_open>:
alt_modular_adc_dev* altera_modular_adc_open (const char *name)
{
    alt_modular_adc_dev *dev = NULL;

    /* Find requested device */
    dev = (alt_modular_adc_dev*) alt_find_dev (name, &altera_modular_adc_list);
 4000fac:	d1600304 	addi	r5,gp,-32756
 4000fb0:	4001cdc1 	jmpi	4001cdc <alt_find_dev>

04000fb4 <adc_stop>:
    return dev;
}

void adc_stop(int sequencer_base)
{
    ALTERA_MODULAR_ADC_SEQUENCER_STOP(sequencer_base);
 4000fb4:	20c00037 	ldwio	r3,0(r4)
 4000fb8:	00bfff84 	movi	r2,-2
 4000fbc:	1884703a 	and	r2,r3,r2
 4000fc0:	20800035 	stwio	r2,0(r4)
 4000fc4:	20800037 	ldwio	r2,0(r4)
 4000fc8:	1080004c 	andi	r2,r2,1
 4000fcc:	103ffd1e 	bne	r2,zero,4000fc4 <__alt_data_end+0xfabf8fc4>
}
 4000fd0:	f800283a 	ret

04000fd4 <adc_start>:

void adc_start(int sequencer_base)
{
    ALTERA_MODULAR_ADC_SEQUENCER_START(sequencer_base);
 4000fd4:	20800037 	ldwio	r2,0(r4)
 4000fd8:	10800054 	ori	r2,r2,1
 4000fdc:	20800035 	stwio	r2,0(r4)
 4000fe0:	f800283a 	ret

04000fe4 <adc_set_mode_run_once>:

void adc_set_mode_run_once(int sequencer_base)
{
    /* Note: Stop the ADC before calling this function,
       changing ADC mode while RUN bit is set has no effect. */
    ALTERA_MODULAR_ADC_SEQUENCER_MODE_RUN_ONCE(sequencer_base);
 4000fe4:	20c00037 	ldwio	r3,0(r4)
 4000fe8:	00bffc44 	movi	r2,-15
 4000fec:	1884703a 	and	r2,r3,r2
 4000ff0:	10800094 	ori	r2,r2,2
 4000ff4:	20800035 	stwio	r2,0(r4)
 4000ff8:	f800283a 	ret

04000ffc <adc_set_mode_run_continuously>:

void adc_set_mode_run_continuously(int sequencer_base)
{
    /* Note: Stop the ADC before calling this function,
       changing ADC mode while RUN bit is set has no effect. */
    ALTERA_MODULAR_ADC_SEQUENCER_MODE_RUN_CONTINUOUSLY(sequencer_base);
 4000ffc:	20c00037 	ldwio	r3,0(r4)
 4001000:	00bffc44 	movi	r2,-15
 4001004:	1884703a 	and	r2,r3,r2
 4001008:	20800035 	stwio	r2,0(r4)
 400100c:	f800283a 	ret

04001010 <adc_recalibrate>:
         2. Start the ADC Sequencer Core.
         5. Poll for RUN bit to be clear
         6. Restore CMD register
     */
    alt_u32 backup_cmd_reg;
    backup_cmd_reg = IORD_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base);
 4001010:	20c00037 	ldwio	r3,0(r4)
    return dev;
}

void adc_stop(int sequencer_base)
{
    ALTERA_MODULAR_ADC_SEQUENCER_STOP(sequencer_base);
 4001014:	21400037 	ldwio	r5,0(r4)
 4001018:	00bfff84 	movi	r2,-2
 400101c:	2884703a 	and	r2,r5,r2
 4001020:	20800035 	stwio	r2,0(r4)
 4001024:	20800037 	ldwio	r2,0(r4)
 4001028:	1080004c 	andi	r2,r2,1
 400102c:	103ffd1e 	bne	r2,zero,4001024 <__alt_data_end+0xfabf9024>
         6. Restore CMD register
     */
    alt_u32 backup_cmd_reg;
    backup_cmd_reg = IORD_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base);
    adc_stop(sequencer_base);
    ALTERA_MODULAR_ADC_SEQUENCER_MODE_RUN_RECALIBRATION(sequencer_base);
 4001030:	20800037 	ldwio	r2,0(r4)
 4001034:	10800394 	ori	r2,r2,14
 4001038:	20800035 	stwio	r2,0(r4)
    ALTERA_MODULAR_ADC_SEQUENCER_STOP(sequencer_base);
}

void adc_start(int sequencer_base)
{
    ALTERA_MODULAR_ADC_SEQUENCER_START(sequencer_base);
 400103c:	20800037 	ldwio	r2,0(r4)
 4001040:	10800054 	ori	r2,r2,1
 4001044:	20800035 	stwio	r2,0(r4)
    alt_u32 backup_cmd_reg;
    backup_cmd_reg = IORD_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base);
    adc_stop(sequencer_base);
    ALTERA_MODULAR_ADC_SEQUENCER_MODE_RUN_RECALIBRATION(sequencer_base);
    adc_start(sequencer_base);
    while(IORD_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base)
 4001048:	20800037 	ldwio	r2,0(r4)
 400104c:	1080004c 	andi	r2,r2,1
 4001050:	103ffd1e 	bne	r2,zero,4001048 <__alt_data_end+0xfabf9048>
             & ALTERA_MODULAR_ADC_SEQUENCER_CMD_RUN_MSK);
    IOWR_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base, backup_cmd_reg);
 4001054:	20c00035 	stwio	r3,0(r4)
 4001058:	f800283a 	ret

0400105c <adc_interrupt_enable>:
}

void adc_interrupt_enable(int sample_store_base)
{
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_ENABLE(sample_store_base);
 400105c:	21004004 	addi	r4,r4,256
 4001060:	20800037 	ldwio	r2,0(r4)
 4001064:	10800054 	ori	r2,r2,1
 4001068:	20800035 	stwio	r2,0(r4)
 400106c:	f800283a 	ret

04001070 <adc_interrupt_disable>:
}

void adc_interrupt_disable(int sample_store_base)
{
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_DISABLE(sample_store_base);
 4001070:	21004004 	addi	r4,r4,256
 4001074:	20c00037 	ldwio	r3,0(r4)
 4001078:	00bfff84 	movi	r2,-2
 400107c:	1884703a 	and	r2,r3,r2
 4001080:	20800035 	stwio	r2,0(r4)
 4001084:	f800283a 	ret

04001088 <adc_clear_interrupt_status>:
}

void adc_clear_interrupt_status(int sample_store_base)
{
    CLEAR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base);
 4001088:	21004104 	addi	r4,r4,260
 400108c:	20800037 	ldwio	r2,0(r4)
 4001090:	10800054 	ori	r2,r2,1
 4001094:	20800035 	stwio	r2,0(r4)
 4001098:	f800283a 	ret

0400109c <adc_interrupt_asserted>:
}

int adc_interrupt_asserted(int sample_store_base)
{
    return((READ_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base)==1) ? -1 : 0);
 400109c:	20804137 	ldwio	r2,260(r4)
 40010a0:	1080004c 	andi	r2,r2,1
}
 40010a4:	0085c83a 	sub	r2,zero,r2
 40010a8:	f800283a 	ret

040010ac <adc_wait_for_interrupt>:

void adc_wait_for_interrupt(int sample_store_base)
{
 40010ac:	21004104 	addi	r4,r4,260
    WAIT_FOR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ(sample_store_base);
 40010b0:	20800037 	ldwio	r2,0(r4)
 40010b4:	1080004c 	andi	r2,r2,1
 40010b8:	103ffd26 	beq	r2,zero,40010b0 <__alt_data_end+0xfabf90b0>
}
 40010bc:	f800283a 	ret

040010c0 <alt_onchip_flash_read>:
{
    int ret_code = 0;
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || ((offset+length) > flash->dev.length)) {
 40010c0:	20c00b17 	ldw	r3,44(r4)
 40010c4:	28c0160e 	bge	r5,r3,4001120 <alt_onchip_flash_read+0x60>
 40010c8:	2005883a 	mov	r2,r4
 40010cc:	29c9883a 	add	r4,r5,r7
 40010d0:	19001316 	blt	r3,r4,4001120 <alt_onchip_flash_read+0x60>
    alt_flash_dev *flash_info,
    int           offset,
    void          *dest_addr,
    int           length
)
{
 40010d4:	defffe04 	addi	sp,sp,-8
 40010d8:	dc000015 	stw	r16,0(sp)
 40010dc:	1021883a 	mov	r16,r2
    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || ((offset+length) > flash->dev.length)) {
        return -EFAULT;
    }
    
    memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 40010e0:	10800a17 	ldw	r2,40(r2)
 40010e4:	3009883a 	mov	r4,r6
 40010e8:	380d883a 	mov	r6,r7
 40010ec:	114b883a 	add	r5,r2,r5
    alt_flash_dev *flash_info,
    int           offset,
    void          *dest_addr,
    int           length
)
{
 40010f0:	dfc00115 	stw	ra,4(sp)
    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || ((offset+length) > flash->dev.length)) {
        return -EFAULT;
    }
    
    memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 40010f4:	40024b00 	call	40024b0 <memcpy>

    if (NULL != flash->csr_base) {
 40010f8:	80802f17 	ldw	r2,188(r16)
 40010fc:	10000326 	beq	r2,zero,400110c <alt_onchip_flash_read+0x4c>
        int read_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_READ_MSK;
 4001100:	10800037 	ldwio	r2,0(r2)
        if (read_status != ALTERA_ONCHIP_FLASH_STATUS_READ_PASSED) {
 4001104:	1080010c 	andi	r2,r2,4
 4001108:	10000726 	beq	r2,zero,4001128 <alt_onchip_flash_read+0x68>
    int           offset,
    void          *dest_addr,
    int           length
)
{
    int ret_code = 0;
 400110c:	0005883a 	mov	r2,zero
            /* Read failed.  Return error.*/
            ret_code = -EIO;
        }
    }
    return ret_code;
}
 4001110:	dfc00117 	ldw	ra,4(sp)
 4001114:	dc000017 	ldw	r16,0(sp)
 4001118:	dec00204 	addi	sp,sp,8
 400111c:	f800283a 	ret
    int ret_code = 0;
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || ((offset+length) > flash->dev.length)) {
        return -EFAULT;
 4001120:	00bffc84 	movi	r2,-14
 4001124:	f800283a 	ret

    if (NULL != flash->csr_base) {
        int read_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_READ_MSK;
        if (read_status != ALTERA_ONCHIP_FLASH_STATUS_READ_PASSED) {
            /* Read failed.  Return error.*/
            ret_code = -EIO;
 4001128:	00bffec4 	movi	r2,-5
 400112c:	003ff806 	br	4001110 <__alt_data_end+0xfabf9110>

04001130 <alt_onchip_flash_get_info>:
{
    int ret_code = 0;

    alt_flash_dev* flash = (alt_flash_dev*)fd;

    if (NULL != number_of_regions)
 4001130:	30000226 	beq	r6,zero,400113c <alt_onchip_flash_get_info+0xc>
    {
        /* Pass the number of region to user */
        *number_of_regions = flash->number_of_regions;
 4001134:	20800c17 	ldw	r2,48(r4)
 4001138:	30800015 	stw	r2,0(r6)
    }

    if (!flash->number_of_regions)
 400113c:	20800c17 	ldw	r2,48(r4)
 4001140:	10000926 	beq	r2,zero,4001168 <alt_onchip_flash_get_info+0x38>
    {
        ret_code = -ENOMEM;
    }
    else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 4001144:	00c00204 	movi	r3,8
 4001148:	18800916 	blt	r3,r2,4001170 <alt_onchip_flash_get_info+0x40>
    {
        ret_code = -EFAULT;
    }
    else
    {
        if (NULL != info)
 400114c:	28000426 	beq	r5,zero,4001160 <alt_onchip_flash_get_info+0x30>
        {
            /* Pass the table of erase blocks to user */
            *info = &flash->region_info[0];
 4001150:	21000d04 	addi	r4,r4,52
 4001154:	29000015 	stw	r4,0(r5)
    alt_flash_fd *fd,
    flash_region **info,
    int          *number_of_regions
)
{
    int ret_code = 0;
 4001158:	0005883a 	mov	r2,zero
 400115c:	f800283a 	ret
 4001160:	0005883a 	mov	r2,zero
            *info = &flash->region_info[0];
        }
    }

    return ret_code;
}
 4001164:	f800283a 	ret
        *number_of_regions = flash->number_of_regions;
    }

    if (!flash->number_of_regions)
    {
        ret_code = -ENOMEM;
 4001168:	00bffd04 	movi	r2,-12
 400116c:	f800283a 	ret
    }
    else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    {
        ret_code = -EFAULT;
 4001170:	00bffc84 	movi	r2,-14
 4001174:	f800283a 	ret

04001178 <alt_onchip_flash_erase_block>:
    int ret_code = 0;
    alt_onchip_flash_dev *flash = (alt_onchip_flash_dev*)flash_info;
    int page_address;

    /* Make sure the input parameters is not outside of this device's range. */
    if (block_offset >= flash->dev.length) {
 4001178:	20800b17 	ldw	r2,44(r4)
 400117c:	2880580e 	bge	r5,r2,40012e0 <alt_onchip_flash_erase_block+0x168>
        return -EFAULT;
    }

    /* Make sure IP support write and erase operation */
    if ((flash->csr_base == NULL) || (flash->is_read_only)) {
 4001180:	20c02f17 	ldw	r3,188(r4)
 4001184:	18005426 	beq	r3,zero,40012d8 <alt_onchip_flash_erase_block+0x160>
 4001188:	20802e17 	ldw	r2,184(r4)
 400118c:	1000521e 	bne	r2,zero,40012d8 <alt_onchip_flash_erase_block+0x160>
        return -ENODEV;
    }

    /* The block_offset must be page size aligned */
    if ((block_offset & (flash->page_size - 1)) != 0)
 4001190:	20803f17 	ldw	r2,252(r4)
 4001194:	10bfffc4 	addi	r2,r2,-1
 4001198:	1144703a 	and	r2,r2,r5
 400119c:	1000521e 	bne	r2,zero,40012e8 <alt_onchip_flash_erase_block+0x170>
int alt_onchip_flash_erase_block
(
    alt_flash_dev *flash_info,
    int           block_offset
)
{
 40011a0:	defffc04 	addi	sp,sp,-16
 40011a4:	dc000015 	stw	r16,0(sp)
 40011a8:	040002f4 	movhi	r16,11
 40011ac:	dc800215 	stw	r18,8(sp)
 40011b0:	dc400115 	stw	r17,4(sp)
 40011b4:	dfc00315 	stw	ra,12(sp)
 40011b8:	2825883a 	mov	r18,r5
 40011bc:	2023883a 	mov	r17,r4
 40011c0:	842b9804 	addi	r16,r16,-20896
 40011c4:	00000306 	br	40011d4 <alt_onchip_flash_erase_block+0x5c>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 40011c8:	4001adc0 	call	4001adc <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 40011cc:	80003a26 	beq	r16,zero,40012b8 <alt_onchip_flash_erase_block+0x140>
 40011d0:	88c02f17 	ldw	r3,188(r17)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 40011d4:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 40011d8:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 40011dc:	108000cc 	andi	r2,r2,3
 40011e0:	843fffc4 	addi	r16,r16,-1
 40011e4:	103ff81e 	bne	r2,zero,40011c8 <__alt_data_end+0xfabf91c8>
    {
        return ret_code;
    }

    /* Enable write and erase operation */
    ALTERA_ONCHIP_FLASH_ENABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);
 40011e8:	18c00104 	addi	r3,r3,4
 40011ec:	18800037 	ldwio	r2,0(r3)
 40011f0:	113c002c 	andhi	r4,r2,61440
 40011f4:	00802034 	movhi	r2,128
 40011f8:	10bfffc4 	addi	r2,r2,-1
 40011fc:	2084b03a 	or	r2,r4,r2
 4001200:	18800035 	stwio	r2,0(r3)

    /* Calculate Page erase address, it is 32bit word addressing*/
    page_address = block_offset / 4;

    /* Perform Page erase operation */
    ALTERA_ONCHIP_FLASH_PAGE_ERASE(flash->csr_base, page_address);
 4001204:	88c02f17 	ldw	r3,188(r17)
 4001208:	18c00104 	addi	r3,r3,4
 400120c:	18800037 	ldwio	r2,0(r3)
 4001210:	900b883a 	mov	r5,r18
 4001214:	90002a16 	blt	r18,zero,40012c0 <alt_onchip_flash_erase_block+0x148>
 4001218:	280bd0ba 	srai	r5,r5,2
 400121c:	10bc002c 	andhi	r2,r2,61440
 4001220:	29401c34 	orhi	r5,r5,112
 4001224:	288ab03a 	or	r5,r5,r2
 4001228:	19400035 	stwio	r5,0(r3)
 400122c:	040002f4 	movhi	r16,11
 4001230:	842b9804 	addi	r16,r16,-20896
 4001234:	00000206 	br	4001240 <alt_onchip_flash_erase_block+0xc8>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 4001238:	4001adc0 	call	4001adc <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 400123c:	80002226 	beq	r16,zero,40012c8 <alt_onchip_flash_erase_block+0x150>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001240:	88c02f17 	ldw	r3,188(r17)
 4001244:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 4001248:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 400124c:	108000cc 	andi	r2,r2,3
 4001250:	843fffc4 	addi	r16,r16,-1
 4001254:	103ff81e 	bne	r2,zero,4001238 <__alt_data_end+0xfabf9238>

    /* Calculate Page erase address, it is 32bit word addressing*/
    page_address = block_offset / 4;

    /* Perform Page erase operation */
    ALTERA_ONCHIP_FLASH_PAGE_ERASE(flash->csr_base, page_address);
 4001258:	040002f4 	movhi	r16,11
 400125c:	842b9804 	addi	r16,r16,-20896
 4001260:	00000306 	br	4001270 <alt_onchip_flash_erase_block+0xf8>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_ERASE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_ERASE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001264:	4001adc0 	call	4001adc <alt_busy_sleep>
 4001268:	88c02f17 	ldw	r3,188(r17)

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 400126c:	80001826 	beq	r16,zero,40012d0 <alt_onchip_flash_erase_block+0x158>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001270:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_ERASE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_ERASE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001274:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001278:	1080040c 	andi	r2,r2,16
 400127c:	843fffc4 	addi	r16,r16,-1
 4001280:	103ff826 	beq	r2,zero,4001264 <__alt_data_end+0xfabf9264>
int alt_onchip_flash_poll_for_status_erase_passed
(
    alt_onchip_flash_dev *flash
)
{
    int ret_code = 0;
 4001284:	0005883a 	mov	r2,zero

    /* Wait until flash controller indicate erase passed */
    ret_code = alt_onchip_flash_poll_for_status_erase_passed(flash);

    /* Disable write and erase operation */
    ALTERA_ONCHIP_FLASH_DISABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);
 4001288:	18c00104 	addi	r3,r3,4
 400128c:	19400037 	ldwio	r5,0(r3)
 4001290:	01040034 	movhi	r4,4096
 4001294:	213fffc4 	addi	r4,r4,-1
 4001298:	2908b03a 	or	r4,r5,r4
 400129c:	19000035 	stwio	r4,0(r3)

    return ret_code;
}
 40012a0:	dfc00317 	ldw	ra,12(sp)
 40012a4:	dc800217 	ldw	r18,8(sp)
 40012a8:	dc400117 	ldw	r17,4(sp)
 40012ac:	dc000017 	ldw	r16,0(sp)
 40012b0:	dec00404 	addi	sp,sp,16
 40012b4:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 40012b8:	00bfe304 	movi	r2,-116
 40012bc:	003ff806 	br	40012a0 <__alt_data_end+0xfabf92a0>

    /* Calculate Page erase address, it is 32bit word addressing*/
    page_address = block_offset / 4;

    /* Perform Page erase operation */
    ALTERA_ONCHIP_FLASH_PAGE_ERASE(flash->csr_base, page_address);
 40012c0:	914000c4 	addi	r5,r18,3
 40012c4:	003fd406 	br	4001218 <__alt_data_end+0xfabf9218>
 40012c8:	88c02f17 	ldw	r3,188(r17)
 40012cc:	003fe206 	br	4001258 <__alt_data_end+0xfabf9258>
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 40012d0:	00bfe304 	movi	r2,-116
 40012d4:	003fec06 	br	4001288 <__alt_data_end+0xfabf9288>
        return -EFAULT;
    }

    /* Make sure IP support write and erase operation */
    if ((flash->csr_base == NULL) || (flash->is_read_only)) {
        return -ENODEV;
 40012d8:	00bffb44 	movi	r2,-19
 40012dc:	f800283a 	ret
    alt_onchip_flash_dev *flash = (alt_onchip_flash_dev*)flash_info;
    int page_address;

    /* Make sure the input parameters is not outside of this device's range. */
    if (block_offset >= flash->dev.length) {
        return -EFAULT;
 40012e0:	00bffc84 	movi	r2,-14
 40012e4:	f800283a 	ret

    /* The block_offset must be page size aligned */
    if ((block_offset & (flash->page_size - 1)) != 0)
    {
        /* The address is not aligned */
        return -EINVAL;
 40012e8:	00bffa84 	movi	r2,-22

    /* Disable write and erase operation */
    ALTERA_ONCHIP_FLASH_DISABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);

    return ret_code;
}
 40012ec:	f800283a 	ret

040012f0 <alt_onchip_flash_write_block>:
    int next_data_offset;
    alt_u32 chunk_of_data;

    /* Make sure the input parameters is not outside of this device's range. */
    if (
        (block_offset >= flash->dev.length) ||
 40012f0:	20800b17 	ldw	r2,44(r4)
    int           block_offset,
    int           data_offset,
    const void    *data,
    int           length
)
{
 40012f4:	defff404 	addi	sp,sp,-48
 40012f8:	dc800415 	stw	r18,16(sp)
 40012fc:	dfc00b15 	stw	ra,44(sp)
 4001300:	df000a15 	stw	fp,40(sp)
 4001304:	ddc00915 	stw	r23,36(sp)
 4001308:	dd800815 	stw	r22,32(sp)
 400130c:	dd400715 	stw	r21,28(sp)
 4001310:	dd000615 	stw	r20,24(sp)
 4001314:	dcc00515 	stw	r19,20(sp)
 4001318:	dc400315 	stw	r17,12(sp)
 400131c:	dc000215 	stw	r16,8(sp)
 4001320:	dc800c17 	ldw	r18,48(sp)
    int current_data_offset = data_offset;
    int next_data_offset;
    alt_u32 chunk_of_data;

    /* Make sure the input parameters is not outside of this device's range. */
    if (
 4001324:	2880740e 	bge	r5,r2,40014f8 <alt_onchip_flash_write_block+0x208>
 4001328:	3023883a 	mov	r17,r6
        (block_offset >= flash->dev.length) ||
 400132c:	3080720e 	bge	r6,r2,40014f8 <alt_onchip_flash_write_block+0x208>
        (data_offset >= flash->dev.length) ||
 4001330:	1185c83a 	sub	r2,r2,r6
 4001334:	14807016 	blt	r2,r18,40014f8 <alt_onchip_flash_write_block+0x208>
    ) {
        return -EFAULT;
    }

    /* Make sure IP support support write and erase operation */
    if ((flash->csr_base == NULL) || (flash->is_read_only != 0)) {
 4001338:	20c02f17 	ldw	r3,188(r4)
 400133c:	2021883a 	mov	r16,r4
 4001340:	18006f26 	beq	r3,zero,4001500 <alt_onchip_flash_write_block+0x210>
 4001344:	20802e17 	ldw	r2,184(r4)
 4001348:	10006d1e 	bne	r2,zero,4001500 <alt_onchip_flash_write_block+0x210>
 400134c:	04c002f4 	movhi	r19,11
 4001350:	3829883a 	mov	r20,r7
 4001354:	9ceb9804 	addi	r19,r19,-20896
 4001358:	00000306 	br	4001368 <alt_onchip_flash_write_block+0x78>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 400135c:	4001adc0 	call	4001adc <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 4001360:	98006326 	beq	r19,zero,40014f0 <alt_onchip_flash_write_block+0x200>
 4001364:	80c02f17 	ldw	r3,188(r16)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001368:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 400136c:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001370:	108000cc 	andi	r2,r2,3
 4001374:	9cffffc4 	addi	r19,r19,-1
 4001378:	103ff81e 	bne	r2,zero,400135c <__alt_data_end+0xfabf935c>
    {
        return ret_code;
    }

    /* Enable write and erase operation */
    ALTERA_ONCHIP_FLASH_ENABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);
 400137c:	18c00104 	addi	r3,r3,4
 4001380:	18800037 	ldwio	r2,0(r3)
 4001384:	113c002c 	andhi	r4,r2,61440
 4001388:	00802034 	movhi	r2,128
 400138c:	10bfffc4 	addi	r2,r2,-1
 4001390:	2084b03a 	or	r2,r4,r2
 4001394:	18800035 	stwio	r2,0(r3)

    /* Check data length */
    while (length)
 4001398:	0027883a 	mov	r19,zero
 400139c:	90005a26 	beq	r18,zero,4001508 <alt_onchip_flash_write_block+0x218>
    {
        /* Minimum write size to onchip flash is 32 bits of data */
        chunk_of_data = 0xFFFFFFFF;
 40013a0:	05bfffc4 	movi	r22,-1

        /* The start of data_offset must be 4 bytes (32 bits) aligned */
        if ((current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1)) == 0)
        {
            /* The address is 4-byte aligned here */
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 40013a4:	057fff04 	movi	r21,-4

    /* Check data length */
    while (length)
    {
        /* Minimum write size to onchip flash is 32 bits of data */
        chunk_of_data = 0xFFFFFFFF;
 40013a8:	dd800015 	stw	r22,0(sp)

        /* The start of data_offset must be 4 bytes (32 bits) aligned */
        if ((current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1)) == 0)
 40013ac:	890000cc 	andi	r4,r17,3
 40013b0:	20002c1e 	bne	r4,zero,4001464 <alt_onchip_flash_write_block+0x174>
        {
            /* The address is 4-byte aligned here */
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 40013b4:	88c00104 	addi	r3,r17,4
 40013b8:	1d46703a 	and	r3,r3,r21
            length_of_current_write = MIN(length, next_data_offset - current_data_offset);
 40013bc:	1c79c83a 	sub	fp,r3,r17
 40013c0:	9700010e 	bge	r18,fp,40013c8 <alt_onchip_flash_write_block+0xd8>
 40013c4:	9039883a 	mov	fp,r18
            /* Prepare the 4 bytes chunk of data to be written */
            memcpy(&chunk_of_data, &((alt_u8*)data)[buffer_offset], length_of_current_write);
 40013c8:	a4cb883a 	add	r5,r20,r19
 40013cc:	e00d883a 	mov	r6,fp
 40013d0:	d809883a 	mov	r4,sp
 40013d4:	d8c00115 	stw	r3,4(sp)
 40013d8:	40024b00 	call	40024b0 <memcpy>

        /* The start of data_offset must be 4 bytes (32 bits) aligned */
        if ((current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1)) == 0)
        {
            /* The address is 4-byte aligned here */
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 40013dc:	d8c00117 	ldw	r3,4(sp)
 40013e0:	882f883a 	mov	r23,r17
            length_of_current_write = MIN(length, next_data_offset - current_data_offset);
            /* Prepare the 4 bytes chunk of data to be written */
            memcpy(&chunk_of_data, &((alt_u8*)data)[buffer_offset], length_of_current_write);
            buffer_offset += length_of_current_write;
 40013e4:	9f27883a 	add	r19,r19,fp
            length -= length_of_current_write;
 40013e8:	9725c83a 	sub	r18,r18,fp

        /* The start of data_offset must be 4 bytes (32 bits) aligned */
        if ((current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1)) == 0)
        {
            /* The address is 4-byte aligned here */
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 40013ec:	1823883a 	mov	r17,r3
            buffer_offset += length_of_current_write - padding;
            length -= length_of_current_write - padding;
        }

        /* Writing to flash via IO 32 bits at a time */
        IOWR_32DIRECT(flash->dev.base_addr, current_data_offset, chunk_of_data);
 40013f0:	80800a17 	ldw	r2,40(r16)
 40013f4:	15ef883a 	add	r23,r2,r23
 40013f8:	d8800017 	ldw	r2,0(sp)
 40013fc:	b8800035 	stwio	r2,0(r23)
 4001400:	05c002f4 	movhi	r23,11
 4001404:	bdeb9804 	addi	r23,r23,-20896
 4001408:	00000206 	br	4001414 <alt_onchip_flash_write_block+0x124>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 400140c:	4001adc0 	call	4001adc <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 4001410:	b8002326 	beq	r23,zero,40014a0 <alt_onchip_flash_write_block+0x1b0>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001414:	80c02f17 	ldw	r3,188(r16)
 4001418:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 400141c:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001420:	108000cc 	andi	r2,r2,3
 4001424:	bdffffc4 	addi	r23,r23,-1
 4001428:	103ff81e 	bne	r2,zero,400140c <__alt_data_end+0xfabf940c>
 400142c:	05c002f4 	movhi	r23,11
 4001430:	bdeb9804 	addi	r23,r23,-20896
 4001434:	00000306 	br	4001444 <alt_onchip_flash_write_block+0x154>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_WRITE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_WRITE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001438:	4001adc0 	call	4001adc <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 400143c:	b8001826 	beq	r23,zero,40014a0 <alt_onchip_flash_write_block+0x1b0>
 4001440:	80c02f17 	ldw	r3,188(r16)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001444:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_WRITE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_WRITE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001448:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 400144c:	1080020c 	andi	r2,r2,8
 4001450:	bdffffc4 	addi	r23,r23,-1
 4001454:	103ff826 	beq	r2,zero,4001438 <__alt_data_end+0xfabf9438>

    /* Enable write and erase operation */
    ALTERA_ONCHIP_FLASH_ENABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);

    /* Check data length */
    while (length)
 4001458:	903fd31e 	bne	r18,zero,40013a8 <__alt_data_end+0xfabf93a8>
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 400145c:	0005883a 	mov	r2,zero
 4001460:	00001106 	br	40014a8 <alt_onchip_flash_write_block+0x1b8>
        } else {
            /* Calculate how many padding bytes need to be added before the start of a data offset */
            int padding = current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);

            /* Calculate new 4-byte aligned data offset */
            current_data_offset = current_data_offset - padding;
 4001464:	892fc83a 	sub	r23,r17,r4
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 4001468:	bc400104 	addi	r17,r23,4
 400146c:	8d62703a 	and	r17,r17,r21
            length_of_current_write = MIN(length + padding, next_data_offset - current_data_offset);
            /* Prepare the 4 bytes chunk of data to be written */
            memcpy((void *)(((int)&chunk_of_data) + (int)padding), &((alt_u8*)data)[buffer_offset], length_of_current_write - padding);
 4001470:	2485883a 	add	r2,r4,r18
 4001474:	8df9c83a 	sub	fp,r17,r23
 4001478:	1700010e 	bge	r2,fp,4001480 <alt_onchip_flash_write_block+0x190>
 400147c:	1039883a 	mov	fp,r2
 4001480:	e139c83a 	sub	fp,fp,r4
 4001484:	a4cb883a 	add	r5,r20,r19
 4001488:	e00d883a 	mov	r6,fp
 400148c:	d909883a 	add	r4,sp,r4
 4001490:	40024b00 	call	40024b0 <memcpy>
            buffer_offset += length_of_current_write - padding;
 4001494:	9f27883a 	add	r19,r19,fp
            length -= length_of_current_write - padding;
 4001498:	9725c83a 	sub	r18,r18,fp
 400149c:	003fd406 	br	40013f0 <__alt_data_end+0xfabf93f0>
 40014a0:	80c02f17 	ldw	r3,188(r16)
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 40014a4:	00bfe304 	movi	r2,-116
        /* Prepare to write next 4 bytes */
        current_data_offset = next_data_offset;
    }

    /* Disable write and erase operation */
    ALTERA_ONCHIP_FLASH_DISABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);
 40014a8:	18c00104 	addi	r3,r3,4
 40014ac:	19400037 	ldwio	r5,0(r3)
 40014b0:	01040034 	movhi	r4,4096
 40014b4:	213fffc4 	addi	r4,r4,-1
 40014b8:	2908b03a 	or	r4,r5,r4
 40014bc:	19000035 	stwio	r4,0(r3)

    return ret_code;
}
 40014c0:	dfc00b17 	ldw	ra,44(sp)
 40014c4:	df000a17 	ldw	fp,40(sp)
 40014c8:	ddc00917 	ldw	r23,36(sp)
 40014cc:	dd800817 	ldw	r22,32(sp)
 40014d0:	dd400717 	ldw	r21,28(sp)
 40014d4:	dd000617 	ldw	r20,24(sp)
 40014d8:	dcc00517 	ldw	r19,20(sp)
 40014dc:	dc800417 	ldw	r18,16(sp)
 40014e0:	dc400317 	ldw	r17,12(sp)
 40014e4:	dc000217 	ldw	r16,8(sp)
 40014e8:	dec00c04 	addi	sp,sp,48
 40014ec:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 40014f0:	00bfe304 	movi	r2,-116
 40014f4:	003ff206 	br	40014c0 <__alt_data_end+0xfabf94c0>
    if (
        (block_offset >= flash->dev.length) ||
        (data_offset >= flash->dev.length) ||
        (length > (flash->dev.length - data_offset))
    ) {
        return -EFAULT;
 40014f8:	00bffc84 	movi	r2,-14
 40014fc:	003ff006 	br	40014c0 <__alt_data_end+0xfabf94c0>
    }

    /* Make sure IP support support write and erase operation */
    if ((flash->csr_base == NULL) || (flash->is_read_only != 0)) {
        return -ENODEV;
 4001500:	00bffb44 	movi	r2,-19
 4001504:	003fee06 	br	40014c0 <__alt_data_end+0xfabf94c0>
 4001508:	80c02f17 	ldw	r3,188(r16)
 400150c:	003fd306 	br	400145c <__alt_data_end+0xfabf945c>

04001510 <alt_onchip_flash_write>:
    int         full_length = length;
    int         start_offset = offset;
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || (length > (flash->dev.length - offset)))
 4001510:	20800b17 	ldw	r2,44(r4)
    alt_flash_dev *flash_info,
    int           offset,
    const void    *src_addr,
    int           length
)
{
 4001514:	deffee04 	addi	sp,sp,-72
 4001518:	dfc01115 	stw	ra,68(sp)
 400151c:	df001015 	stw	fp,64(sp)
 4001520:	ddc00f15 	stw	r23,60(sp)
 4001524:	dd800e15 	stw	r22,56(sp)
 4001528:	dd400d15 	stw	r21,52(sp)
 400152c:	dd000c15 	stw	r20,48(sp)
 4001530:	dcc00b15 	stw	r19,44(sp)
 4001534:	dc800a15 	stw	r18,40(sp)
 4001538:	dc400915 	stw	r17,36(sp)
 400153c:	dc000815 	stw	r16,32(sp)
 4001540:	d9000215 	stw	r4,8(sp)
 4001544:	d9400415 	stw	r5,16(sp)
 4001548:	d9c00515 	stw	r7,20(sp)
    int         full_length = length;
    int         start_offset = offset;
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || (length > (flash->dev.length - offset)))
 400154c:	28806b0e 	bge	r5,r2,40016fc <alt_onchip_flash_write+0x1ec>
 4001550:	1145c83a 	sub	r2,r2,r5
 4001554:	11c06916 	blt	r2,r7,40016fc <alt_onchip_flash_write+0x1ec>
    }

    /*
    * First and foremost which sectors are affected?
    */
    for(i=0;i<flash->dev.number_of_regions;i++)
 4001558:	20c00c17 	ldw	r3,48(r4)
 400155c:	00c0690e 	bge	zero,r3,4001704 <alt_onchip_flash_write+0x1f4>
 4001560:	302d883a 	mov	r22,r6
 4001564:	d9800217 	ldw	r6,8(sp)
 4001568:	d8800217 	ldw	r2,8(sp)
 400156c:	df000517 	ldw	fp,20(sp)
 4001570:	31800a17 	ldw	r6,40(r6)
 4001574:	dc800417 	ldw	r18,16(sp)
 4001578:	15c00f04 	addi	r23,r2,60
 400157c:	d9800315 	stw	r6,12(sp)
 4001580:	11801004 	addi	r6,r2,64
 4001584:	d9800115 	stw	r6,4(sp)
 4001588:	0027883a 	mov	r19,zero
    {
        /* Is it in this erase block region?*/
        if((offset >= flash->dev.region_info[i].offset) &&
 400158c:	bc3ffe17 	ldw	r16,-8(r23)
 4001590:	94000e16 	blt	r18,r16,40015cc <alt_onchip_flash_write+0xbc>
 4001594:	b8bfff17 	ldw	r2,-4(r23)
 4001598:	8085883a 	add	r2,r16,r2
 400159c:	90800b0e 	bge	r18,r2,40015cc <alt_onchip_flash_write+0xbc>
            (offset < (flash->dev.region_info[i].offset +
            flash->dev.region_info[i].region_size)))
        {
            current_offset = flash->dev.region_info[i].offset;

            for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 40015a0:	ba400017 	ldw	r9,0(r23)
 40015a4:	0240090e 	bge	zero,r9,40015cc <alt_onchip_flash_write+0xbc>
 40015a8:	d8c00117 	ldw	r3,4(sp)
 40015ac:	0023883a 	mov	r17,zero
 40015b0:	1d000017 	ldw	r20,0(r3)
            {
                if ((offset >= current_offset ) &&
 40015b4:	94000d0e 	bge	r18,r16,40015ec <alt_onchip_flash_write+0xdc>
 40015b8:	8521883a 	add	r16,r16,r20
            (offset < (flash->dev.region_info[i].offset +
            flash->dev.region_info[i].region_size)))
        {
            current_offset = flash->dev.region_info[i].offset;

            for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 40015bc:	8c400044 	addi	r17,r17,1
 40015c0:	8a7ffc16 	blt	r17,r9,40015b4 <__alt_data_end+0xfabf95b4>
 40015c4:	d9800217 	ldw	r6,8(sp)
 40015c8:	30c00c17 	ldw	r3,48(r6)
 40015cc:	d8800117 	ldw	r2,4(sp)
    }

    /*
    * First and foremost which sectors are affected?
    */
    for(i=0;i<flash->dev.number_of_regions;i++)
 40015d0:	9cc00044 	addi	r19,r19,1
 40015d4:	bdc00404 	addi	r23,r23,16
 40015d8:	10800404 	addi	r2,r2,16
 40015dc:	d8800115 	stw	r2,4(sp)
 40015e0:	98ffea16 	blt	r19,r3,400158c <__alt_data_end+0xfabf958c>
                                                                data_to_write);
                        }
                    }

                    /* Was this the last block? */
                    if ((length == data_to_write) || ret_code)
 40015e4:	0005883a 	mov	r2,zero
 40015e8:	00002006 	br	400166c <alt_onchip_flash_write+0x15c>
            current_offset = flash->dev.region_info[i].offset;

            for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
            {
                if ((offset >= current_offset ) &&
                    (offset < (current_offset +
 40015ec:	8507883a 	add	r3,r16,r20
        {
            current_offset = flash->dev.region_info[i].offset;

            for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
            {
                if ((offset >= current_offset ) &&
 40015f0:	90c0130e 	bge	r18,r3,4001640 <alt_onchip_flash_write+0x130>
                {
                    /*
                    * Check if the contents of the block are different
                    * from the data we wish to put there
                    */
                    data_to_write = (current_offset + flash->dev.region_info[i].block_size - offset);
 40015f4:	1cabc83a 	sub	r21,r3,r18
                    data_to_write = MIN(data_to_write, length);
 40015f8:	e540010e 	bge	fp,r21,4001600 <alt_onchip_flash_write+0xf0>
 40015fc:	e02b883a 	mov	r21,fp
                    if(memcmp(src_addr, (alt_u8*)flash->dev.base_addr+offset, data_to_write))
 4001600:	d8800317 	ldw	r2,12(sp)
 4001604:	a80d883a 	mov	r6,r21
 4001608:	b009883a 	mov	r4,r22
 400160c:	148b883a 	add	r5,r2,r18
 4001610:	d8c00615 	stw	r3,24(sp)
 4001614:	da400715 	stw	r9,28(sp)
 4001618:	40024340 	call	4002434 <memcmp>
 400161c:	d8c00617 	ldw	r3,24(sp)
 4001620:	da400717 	ldw	r9,28(sp)
 4001624:	1000081e 	bne	r2,zero,4001648 <alt_onchip_flash_write+0x138>
                                                                data_to_write);
                        }
                    }

                    /* Was this the last block? */
                    if ((length == data_to_write) || ret_code)
 4001628:	af3fee26 	beq	r21,fp,40015e4 <__alt_data_end+0xfabf95e4>
 400162c:	1825883a 	mov	r18,r3
                    {
                        goto finished;
                    }

                    length -= data_to_write;
 4001630:	e579c83a 	sub	fp,fp,r21
                    offset = current_offset + flash->dev.region_info[i].block_size;
                    src_addr = (alt_u8*)src_addr + data_to_write;
 4001634:	b56d883a 	add	r22,r22,r21
 4001638:	9021883a 	mov	r16,r18
 400163c:	003fdf06 	br	40015bc <__alt_data_end+0xfabf95bc>
 4001640:	1821883a 	mov	r16,r3
 4001644:	003fdd06 	br	40015bc <__alt_data_end+0xfabf95bc>
                    */
                    data_to_write = (current_offset + flash->dev.region_info[i].block_size - offset);
                    data_to_write = MIN(data_to_write, length);
                    if(memcmp(src_addr, (alt_u8*)flash->dev.base_addr+offset, data_to_write))
                    {
                        ret_code = (*flash->dev.erase_block)(&flash->dev, current_offset);
 4001648:	d8c00217 	ldw	r3,8(sp)
 400164c:	800b883a 	mov	r5,r16
 4001650:	18800817 	ldw	r2,32(r3)
 4001654:	1809883a 	mov	r4,r3
 4001658:	103ee83a 	callr	r2

                        if (!ret_code)
                        {
                            ret_code = (*flash->dev.write_block)(
 400165c:	d8c00217 	ldw	r3,8(sp)
                    data_to_write = MIN(data_to_write, length);
                    if(memcmp(src_addr, (alt_u8*)flash->dev.base_addr+offset, data_to_write))
                    {
                        ret_code = (*flash->dev.erase_block)(&flash->dev, current_offset);

                        if (!ret_code)
 4001660:	10001526 	beq	r2,zero,40016b8 <alt_onchip_flash_write+0x1a8>
 4001664:	18c00a17 	ldw	r3,40(r3)
 4001668:	d8c00315 	stw	r3,12(sp)
            }
        }
    }

finished:
    alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
 400166c:	d8c00317 	ldw	r3,12(sp)
 4001670:	d9800417 	ldw	r6,16(sp)
 4001674:	d9400517 	ldw	r5,20(sp)
 4001678:	d8800615 	stw	r2,24(sp)
 400167c:	1989883a 	add	r4,r3,r6
 4001680:	4001c100 	call	4001c10 <alt_dcache_flush>
    return ret_code;
 4001684:	d8800617 	ldw	r2,24(sp)
}
 4001688:	dfc01117 	ldw	ra,68(sp)
 400168c:	df001017 	ldw	fp,64(sp)
 4001690:	ddc00f17 	ldw	r23,60(sp)
 4001694:	dd800e17 	ldw	r22,56(sp)
 4001698:	dd400d17 	ldw	r21,52(sp)
 400169c:	dd000c17 	ldw	r20,48(sp)
 40016a0:	dcc00b17 	ldw	r19,44(sp)
 40016a4:	dc800a17 	ldw	r18,40(sp)
 40016a8:	dc400917 	ldw	r17,36(sp)
 40016ac:	dc000817 	ldw	r16,32(sp)
 40016b0:	dec01204 	addi	sp,sp,72
 40016b4:	f800283a 	ret
                    {
                        ret_code = (*flash->dev.erase_block)(&flash->dev, current_offset);

                        if (!ret_code)
                        {
                            ret_code = (*flash->dev.write_block)(
 40016b8:	18800917 	ldw	r2,36(r3)
 40016bc:	b00f883a 	mov	r7,r22
 40016c0:	dd400015 	stw	r21,0(sp)
 40016c4:	900d883a 	mov	r6,r18
 40016c8:	800b883a 	mov	r5,r16
 40016cc:	1809883a 	mov	r4,r3
 40016d0:	103ee83a 	callr	r2
                                                                data_to_write);
                        }
                    }

                    /* Was this the last block? */
                    if ((length == data_to_write) || ret_code)
 40016d4:	af000f26 	beq	r21,fp,4001714 <alt_onchip_flash_write+0x204>
 40016d8:	10000e1e 	bne	r2,zero,4001714 <alt_onchip_flash_write+0x204>
 40016dc:	d8c00117 	ldw	r3,4(sp)
 40016e0:	ba400017 	ldw	r9,0(r23)
 40016e4:	1d000017 	ldw	r20,0(r3)
 40016e8:	d8c00217 	ldw	r3,8(sp)
 40016ec:	8525883a 	add	r18,r16,r20
 40016f0:	18c00a17 	ldw	r3,40(r3)
 40016f4:	d8c00315 	stw	r3,12(sp)
 40016f8:	003fcd06 	br	4001630 <__alt_data_end+0xfabf9630>
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || (length > (flash->dev.length - offset)))
    {
        return -EFAULT;
 40016fc:	00bffc84 	movi	r2,-14
 4001700:	003fe106 	br	4001688 <__alt_data_end+0xfabf9688>
 4001704:	20c00a17 	ldw	r3,40(r4)
    }

    /*
    * First and foremost which sectors are affected?
    */
    for(i=0;i<flash->dev.number_of_regions;i++)
 4001708:	0005883a 	mov	r2,zero
 400170c:	d8c00315 	stw	r3,12(sp)
 4001710:	003fd606 	br	400166c <__alt_data_end+0xfabf966c>
 4001714:	d8c00217 	ldw	r3,8(sp)
 4001718:	003fd206 	br	4001664 <__alt_data_end+0xfabf9664>

0400171c <altera_onchip_flash_init>:

    /* Set up flash_region data structures. */
    number_of_regions = 0;
    region_info = &flash->dev.region_info[0];

    if (flash->csr_base != NULL) {
 400171c:	20802f17 	ldw	r2,188(r4)
**/
void altera_onchip_flash_init
(
    alt_onchip_flash_dev *flash
)
{
 4001720:	defff704 	addi	sp,sp,-36
 4001724:	dc800215 	stw	r18,8(sp)
 4001728:	dc000015 	stw	r16,0(sp)
 400172c:	dfc00815 	stw	ra,32(sp)
 4001730:	ddc00715 	stw	r23,28(sp)
 4001734:	dd800615 	stw	r22,24(sp)
 4001738:	dd400515 	stw	r21,20(sp)
 400173c:	dd000415 	stw	r20,16(sp)
 4001740:	dcc00315 	stw	r19,12(sp)
 4001744:	dc400115 	stw	r17,4(sp)
 4001748:	2021883a 	mov	r16,r4
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;

    /* Set up flash_region data structures. */
    number_of_regions = 0;
    region_info = &flash->dev.region_info[0];
 400174c:	24800d04 	addi	r18,r4,52

    if (flash->csr_base != NULL) {
 4001750:	10003926 	beq	r2,zero,4001838 <altera_onchip_flash_init+0x11c>
        sector1_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_MSK;
 4001754:	11000037 	ldwio	r4,0(r2)
        sector2_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_MSK;
 4001758:	10c00037 	ldwio	r3,0(r2)
 400175c:	1d40100c 	andi	r21,r3,64
        sector3_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_MSK;
 4001760:	10c00037 	ldwio	r3,0(r2)
 4001764:	1d80200c 	andi	r22,r3,128
        sector4_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_MSK;
 4001768:	15000037 	ldwio	r20,0(r2)
 400176c:	a500400c 	andi	r20,r20,256
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
 4001770:	14c00037 	ldwio	r19,0(r2)
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {
 4001774:	00800044 	movi	r2,1
 4001778:	80c03017 	ldw	r3,192(r16)
    if (flash->csr_base != NULL) {
        sector1_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_MSK;
        sector2_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_MSK;
        sector3_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_MSK;
        sector4_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_MSK;
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
 400177c:	9cc0800c 	andi	r19,r19,512
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {
 4001780:	18807726 	beq	r3,r2,4001960 <altera_onchip_flash_init+0x244>
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;

    /* Set up flash_region data structures. */
    number_of_regions = 0;
 4001784:	0023883a 	mov	r17,zero
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {
 4001788:	80c03317 	ldw	r3,204(r16)
 400178c:	00800044 	movi	r2,1
 4001790:	18805926 	beq	r3,r2,40018f8 <altera_onchip_flash_init+0x1dc>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {
 4001794:	80c03617 	ldw	r3,216(r16)
 4001798:	00800044 	movi	r2,1
 400179c:	18804426 	beq	r3,r2,40018b0 <altera_onchip_flash_init+0x194>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {
 40017a0:	80c03917 	ldw	r3,228(r16)
 40017a4:	00800044 	movi	r2,1
 40017a8:	18803f26 	beq	r3,r2,40018a8 <altera_onchip_flash_init+0x18c>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {
 40017ac:	80c03c17 	ldw	r3,240(r16)
 40017b0:	00800044 	movi	r2,1
 40017b4:	18800e26 	beq	r3,r2,40017f0 <altera_onchip_flash_init+0xd4>

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 40017b8:	d1600d04 	addi	r5,gp,-32716
 40017bc:	8009883a 	mov	r4,r16

        number_of_regions++;
    }

    /* Update number of regions. */
    flash->dev.number_of_regions = number_of_regions;
 40017c0:	84400c15 	stw	r17,48(r16)

    /*
    *  Register this device as a valid flash device type
    */
    alt_flash_device_register(&(flash->dev));
}
 40017c4:	dfc00817 	ldw	ra,32(sp)
 40017c8:	ddc00717 	ldw	r23,28(sp)
 40017cc:	dd800617 	ldw	r22,24(sp)
 40017d0:	dd400517 	ldw	r21,20(sp)
 40017d4:	dd000417 	ldw	r20,16(sp)
 40017d8:	dcc00317 	ldw	r19,12(sp)
 40017dc:	dc800217 	ldw	r18,8(sp)
 40017e0:	dc400117 	ldw	r17,4(sp)
 40017e4:	dc000017 	ldw	r16,0(sp)
 40017e8:	dec00904 	addi	sp,sp,36
 40017ec:	4001c701 	jmpi	4001c70 <alt_dev_llist_insert>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {
 40017f0:	983ff11e 	bne	r19,zero,40017b8 <__alt_data_end+0xfabf97b8>

        region_info[number_of_regions].offset = flash->sector5_start_addr;
 40017f4:	81403d17 	ldw	r5,244(r16)
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
 40017f8:	80803e17 	ldw	r2,248(r16)
        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector5_start_addr;
 40017fc:	8806913a 	slli	r3,r17,4
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001800:	84c03f17 	ldw	r19,252(r16)
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector5_start_addr;
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
 4001804:	1145c83a 	sub	r2,r2,r5
        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector5_start_addr;
 4001808:	90e5883a 	add	r18,r18,r3
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
 400180c:	10800044 	addi	r2,r2,1
 4001810:	90800115 	stw	r2,4(r18)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001814:	80c7883a 	add	r3,r16,r3
 4001818:	19000e17 	ldw	r4,56(r3)
        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector5_start_addr;
 400181c:	91400015 	stw	r5,0(r18)
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001820:	980b883a 	mov	r5,r19
 4001824:	400063c0 	call	400063c <__divsi3>
 4001828:	90800215 	stw	r2,8(r18)
        region_info[number_of_regions].block_size = flash->page_size;
 400182c:	94c00315 	stw	r19,12(r18)

        number_of_regions++;
 4001830:	8c400044 	addi	r17,r17,1
 4001834:	003fe006 	br	40017b8 <__alt_data_end+0xfabf97b8>
        sector3_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_MSK;
        sector4_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_MSK;
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {
 4001838:	20c03017 	ldw	r3,192(r4)
 400183c:	00800044 	movi	r2,1
 4001840:	18805626 	beq	r3,r2,400199c <altera_onchip_flash_init+0x280>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {
 4001844:	24403317 	ldw	r17,204(r4)
 4001848:	88803f26 	beq	r17,r2,4001948 <altera_onchip_flash_init+0x22c>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {
 400184c:	20c03617 	ldw	r3,216(r4)
 4001850:	18805726 	beq	r3,r2,40019b0 <altera_onchip_flash_init+0x294>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {
 4001854:	20c03917 	ldw	r3,228(r4)
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;
 4001858:	0027883a 	mov	r19,zero

    /* Set up flash_region data structures. */
    number_of_regions = 0;
 400185c:	0023883a 	mov	r17,zero
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {
 4001860:	18bfd21e 	bne	r3,r2,40017ac <__alt_data_end+0xfabf97ac>

        region_info[number_of_regions].offset = flash->sector4_start_addr;
 4001864:	81403a17 	ldw	r5,232(r16)
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
 4001868:	80803b17 	ldw	r2,236(r16)
        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector4_start_addr;
 400186c:	8806913a 	slli	r3,r17,4
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001870:	85403f17 	ldw	r21,252(r16)
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector4_start_addr;
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
 4001874:	1145c83a 	sub	r2,r2,r5
        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector4_start_addr;
 4001878:	90e9883a 	add	r20,r18,r3
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
 400187c:	10800044 	addi	r2,r2,1
 4001880:	a0800115 	stw	r2,4(r20)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001884:	80c7883a 	add	r3,r16,r3
 4001888:	19000e17 	ldw	r4,56(r3)
        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector4_start_addr;
 400188c:	a1400015 	stw	r5,0(r20)
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001890:	a80b883a 	mov	r5,r21
 4001894:	400063c0 	call	400063c <__divsi3>
 4001898:	a0800215 	stw	r2,8(r20)
        region_info[number_of_regions].block_size = flash->page_size;
 400189c:	a5400315 	stw	r21,12(r20)

        number_of_regions++;
 40018a0:	8c400044 	addi	r17,r17,1
 40018a4:	003fc106 	br	40017ac <__alt_data_end+0xfabf97ac>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {
 40018a8:	a03fee26 	beq	r20,zero,4001864 <__alt_data_end+0xfabf9864>
 40018ac:	003fbf06 	br	40017ac <__alt_data_end+0xfabf97ac>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {
 40018b0:	b03fbb1e 	bne	r22,zero,40017a0 <__alt_data_end+0xfabf97a0>

        region_info[number_of_regions].offset = flash->sector3_start_addr;
 40018b4:	81403717 	ldw	r5,220(r16)
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
 40018b8:	80803817 	ldw	r2,224(r16)
        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector3_start_addr;
 40018bc:	8806913a 	slli	r3,r17,4
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 40018c0:	85803f17 	ldw	r22,252(r16)
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector3_start_addr;
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
 40018c4:	1145c83a 	sub	r2,r2,r5
        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector3_start_addr;
 40018c8:	90eb883a 	add	r21,r18,r3
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
 40018cc:	10800044 	addi	r2,r2,1
 40018d0:	a8800115 	stw	r2,4(r21)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 40018d4:	80c7883a 	add	r3,r16,r3
 40018d8:	19000e17 	ldw	r4,56(r3)
        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector3_start_addr;
 40018dc:	a9400015 	stw	r5,0(r21)
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 40018e0:	b00b883a 	mov	r5,r22
 40018e4:	400063c0 	call	400063c <__divsi3>
 40018e8:	a8800215 	stw	r2,8(r21)
        region_info[number_of_regions].block_size = flash->page_size;
 40018ec:	ad800315 	stw	r22,12(r21)

        number_of_regions++;
 40018f0:	8c400044 	addi	r17,r17,1
 40018f4:	003faa06 	br	40017a0 <__alt_data_end+0xfabf97a0>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {
 40018f8:	a83fa61e 	bne	r21,zero,4001794 <__alt_data_end+0xfabf9794>
 40018fc:	882a913a 	slli	r21,r17,4
 4001900:	8807883a 	mov	r3,r17
 4001904:	88a3883a 	add	r17,r17,r2

        region_info[number_of_regions].offset = flash->sector2_start_addr;
 4001908:	81403417 	ldw	r5,208(r16)
        region_info[number_of_regions].region_size = flash->sector2_end_addr - flash->sector2_start_addr + 1;
 400190c:	80803517 	ldw	r2,212(r16)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001910:	1806913a 	slli	r3,r3,4
        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector2_start_addr;
 4001914:	956b883a 	add	r21,r18,r21
        region_info[number_of_regions].region_size = flash->sector2_end_addr - flash->sector2_start_addr + 1;
 4001918:	1145c83a 	sub	r2,r2,r5
 400191c:	10800044 	addi	r2,r2,1
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001920:	85c03f17 	ldw	r23,252(r16)
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector2_start_addr;
        region_info[number_of_regions].region_size = flash->sector2_end_addr - flash->sector2_start_addr + 1;
 4001924:	a8800115 	stw	r2,4(r21)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001928:	80c5883a 	add	r2,r16,r3
 400192c:	11000e17 	ldw	r4,56(r2)
        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector2_start_addr;
 4001930:	a9400015 	stw	r5,0(r21)
        region_info[number_of_regions].region_size = flash->sector2_end_addr - flash->sector2_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001934:	b80b883a 	mov	r5,r23
 4001938:	400063c0 	call	400063c <__divsi3>
 400193c:	a8800215 	stw	r2,8(r21)
        region_info[number_of_regions].block_size = flash->page_size;
 4001940:	adc00315 	stw	r23,12(r21)
 4001944:	003f9306 	br	4001794 <__alt_data_end+0xfabf9794>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {
 4001948:	002b883a 	mov	r21,zero
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;
 400194c:	0027883a 	mov	r19,zero
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
 4001950:	0029883a 	mov	r20,zero
    /* A region is a sector of the onchip flash */
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
 4001954:	002d883a 	mov	r22,zero
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;

    /* Set up flash_region data structures. */
    number_of_regions = 0;
 4001958:	0007883a 	mov	r3,zero
 400195c:	003fea06 	br	4001908 <__alt_data_end+0xfabf9908>
        sector3_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_MSK;
        sector4_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_MSK;
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {
 4001960:	2100080c 	andi	r4,r4,32
 4001964:	203f871e 	bne	r4,zero,4001784 <__alt_data_end+0xfabf9784>

        region_info[number_of_regions].offset = flash->sector1_start_addr;
 4001968:	81003117 	ldw	r4,196(r16)
        region_info[number_of_regions].region_size = flash->sector1_end_addr - flash->sector1_start_addr + 1;
 400196c:	80803217 	ldw	r2,200(r16)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001970:	84403f17 	ldw	r17,252(r16)
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector1_start_addr;
 4001974:	81000d15 	stw	r4,52(r16)
        region_info[number_of_regions].region_size = flash->sector1_end_addr - flash->sector1_start_addr + 1;
 4001978:	1109c83a 	sub	r4,r2,r4
 400197c:	21000044 	addi	r4,r4,1
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001980:	880b883a 	mov	r5,r17
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector1_start_addr;
        region_info[number_of_regions].region_size = flash->sector1_end_addr - flash->sector1_start_addr + 1;
 4001984:	81000e15 	stw	r4,56(r16)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001988:	400063c0 	call	400063c <__divsi3>
 400198c:	80800f15 	stw	r2,60(r16)
        region_info[number_of_regions].block_size = flash->page_size;
 4001990:	84401015 	stw	r17,64(r16)

        number_of_regions++;
 4001994:	04400044 	movi	r17,1
 4001998:	003f7b06 	br	4001788 <__alt_data_end+0xfabf9788>
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;
 400199c:	0027883a 	mov	r19,zero
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
 40019a0:	0029883a 	mov	r20,zero
    /* A region is a sector of the onchip flash */
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
 40019a4:	002d883a 	mov	r22,zero
{
    /* A region is a sector of the onchip flash */
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
 40019a8:	002b883a 	mov	r21,zero
 40019ac:	003fee06 	br	4001968 <__alt_data_end+0xfabf9968>
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;
 40019b0:	0027883a 	mov	r19,zero
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
 40019b4:	0029883a 	mov	r20,zero
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;

    /* Set up flash_region data structures. */
    number_of_regions = 0;
 40019b8:	0023883a 	mov	r17,zero
 40019bc:	003fbd06 	br	40018b4 <__alt_data_end+0xfabf98b4>

040019c0 <alt_onchip_flash_poll_for_status_to_go_idle>:
**/
int alt_onchip_flash_poll_for_status_to_go_idle
(
    alt_onchip_flash_dev *flash
)
{
 40019c0:	defffd04 	addi	sp,sp,-12
 40019c4:	dc000015 	stw	r16,0(sp)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 40019c8:	040002f4 	movhi	r16,11
**/
int alt_onchip_flash_poll_for_status_to_go_idle
(
    alt_onchip_flash_dev *flash
)
{
 40019cc:	dc400115 	stw	r17,4(sp)
 40019d0:	dfc00215 	stw	ra,8(sp)
 40019d4:	2023883a 	mov	r17,r4
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 40019d8:	842b9804 	addi	r16,r16,-20896
 40019dc:	00000206 	br	40019e8 <alt_onchip_flash_poll_for_status_to_go_idle+0x28>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 40019e0:	4001adc0 	call	4001adc <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 40019e4:	80000b26 	beq	r16,zero,4001a14 <alt_onchip_flash_poll_for_status_to_go_idle+0x54>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 40019e8:	88802f17 	ldw	r2,188(r17)
 40019ec:	10800037 	ldwio	r2,0(r2)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 40019f0:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 40019f4:	108000cc 	andi	r2,r2,3
 40019f8:	843fffc4 	addi	r16,r16,-1
 40019fc:	103ff81e 	bne	r2,zero,40019e0 <__alt_data_end+0xfabf99e0>
            }
        }
    }

    return ret_code;
}
 4001a00:	dfc00217 	ldw	ra,8(sp)
 4001a04:	dc400117 	ldw	r17,4(sp)
 4001a08:	dc000017 	ldw	r16,0(sp)
 4001a0c:	dec00304 	addi	sp,sp,12
 4001a10:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 4001a14:	00bfe304 	movi	r2,-116
 4001a18:	003ff906 	br	4001a00 <__alt_data_end+0xfabf9a00>

04001a1c <alt_onchip_flash_poll_for_status_erase_passed>:
**/
int alt_onchip_flash_poll_for_status_erase_passed
(
    alt_onchip_flash_dev *flash
)
{
 4001a1c:	defffd04 	addi	sp,sp,-12
 4001a20:	dc000015 	stw	r16,0(sp)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001a24:	040002f4 	movhi	r16,11
**/
int alt_onchip_flash_poll_for_status_erase_passed
(
    alt_onchip_flash_dev *flash
)
{
 4001a28:	dc400115 	stw	r17,4(sp)
 4001a2c:	dfc00215 	stw	ra,8(sp)
 4001a30:	2023883a 	mov	r17,r4
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001a34:	842b9804 	addi	r16,r16,-20896
 4001a38:	00000206 	br	4001a44 <alt_onchip_flash_poll_for_status_erase_passed+0x28>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_ERASE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_ERASE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001a3c:	4001adc0 	call	4001adc <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 4001a40:	80000c26 	beq	r16,zero,4001a74 <alt_onchip_flash_poll_for_status_erase_passed+0x58>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001a44:	88802f17 	ldw	r2,188(r17)
 4001a48:	10800037 	ldwio	r2,0(r2)
              ALTERA_ONCHIP_FLASH_STATUS_ERASE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_ERASE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001a4c:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001a50:	1080040c 	andi	r2,r2,16
 4001a54:	843fffc4 	addi	r16,r16,-1
 4001a58:	103ff826 	beq	r2,zero,4001a3c <__alt_data_end+0xfabf9a3c>
int alt_onchip_flash_poll_for_status_erase_passed
(
    alt_onchip_flash_dev *flash
)
{
    int ret_code = 0;
 4001a5c:	0005883a 	mov	r2,zero
            }
        }
    }

    return ret_code;
}
 4001a60:	dfc00217 	ldw	ra,8(sp)
 4001a64:	dc400117 	ldw	r17,4(sp)
 4001a68:	dc000017 	ldw	r16,0(sp)
 4001a6c:	dec00304 	addi	sp,sp,12
 4001a70:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 4001a74:	00bfe304 	movi	r2,-116
 4001a78:	003ff906 	br	4001a60 <__alt_data_end+0xfabf9a60>

04001a7c <alt_onchip_flash_poll_for_status_write_passed>:
**/
int alt_onchip_flash_poll_for_status_write_passed
(
    alt_onchip_flash_dev *flash
)
{
 4001a7c:	defffd04 	addi	sp,sp,-12
 4001a80:	dc000015 	stw	r16,0(sp)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001a84:	040002f4 	movhi	r16,11
**/
int alt_onchip_flash_poll_for_status_write_passed
(
    alt_onchip_flash_dev *flash
)
{
 4001a88:	dc400115 	stw	r17,4(sp)
 4001a8c:	dfc00215 	stw	ra,8(sp)
 4001a90:	2023883a 	mov	r17,r4
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001a94:	842b9804 	addi	r16,r16,-20896
 4001a98:	00000206 	br	4001aa4 <alt_onchip_flash_poll_for_status_write_passed+0x28>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_WRITE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_WRITE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001a9c:	4001adc0 	call	4001adc <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 4001aa0:	80000c26 	beq	r16,zero,4001ad4 <alt_onchip_flash_poll_for_status_write_passed+0x58>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001aa4:	88802f17 	ldw	r2,188(r17)
 4001aa8:	10800037 	ldwio	r2,0(r2)
              ALTERA_ONCHIP_FLASH_STATUS_WRITE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_WRITE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001aac:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001ab0:	1080020c 	andi	r2,r2,8
 4001ab4:	843fffc4 	addi	r16,r16,-1
 4001ab8:	103ff826 	beq	r2,zero,4001a9c <__alt_data_end+0xfabf9a9c>
int alt_onchip_flash_poll_for_status_write_passed
(
    alt_onchip_flash_dev *flash
)
{
    int ret_code = 0;
 4001abc:	0005883a 	mov	r2,zero
            }
        }
    }

    return ret_code;
}
 4001ac0:	dfc00217 	ldw	ra,8(sp)
 4001ac4:	dc400117 	ldw	r17,4(sp)
 4001ac8:	dc000017 	ldw	r16,0(sp)
 4001acc:	dec00304 	addi	sp,sp,12
 4001ad0:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 4001ad4:	00bfe304 	movi	r2,-116
 4001ad8:	003ff906 	br	4001ac0 <__alt_data_end+0xfabf9ac0>

04001adc <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4001adc:	01413b34 	movhi	r5,1260
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4001ae0:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4001ae4:	2953b104 	addi	r5,r5,20164
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4001ae8:	dc000015 	stw	r16,0(sp)
 4001aec:	dfc00115 	stw	ra,4(sp)
 4001af0:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4001af4:	40007340 	call	4000734 <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 4001af8:	10001226 	beq	r2,zero,4001b44 <alt_busy_sleep+0x68>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4001afc:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4001b00:	013ec534 	movhi	r4,64276
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4001b04:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4001b08:	212c4f04 	addi	r4,r4,-20164
 4001b0c:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4001b10:	297fffc4 	addi	r5,r5,-1
 4001b14:	283ffe1e 	bne	r5,zero,4001b10 <__alt_data_end+0xfabf9b10>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4001b18:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4001b1c:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4001b20:	18bffb16 	blt	r3,r2,4001b10 <__alt_data_end+0xfabf9b10>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4001b24:	840006a4 	muli	r16,r16,26
 4001b28:	843fffc4 	addi	r16,r16,-1
 4001b2c:	803ffe1e 	bne	r16,zero,4001b28 <__alt_data_end+0xfabf9b28>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
 4001b30:	0005883a 	mov	r2,zero
 4001b34:	dfc00117 	ldw	ra,4(sp)
 4001b38:	dc000017 	ldw	r16,0(sp)
 4001b3c:	dec00204 	addi	sp,sp,8
 4001b40:	f800283a 	ret
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4001b44:	840006a4 	muli	r16,r16,26
 4001b48:	843fffc4 	addi	r16,r16,-1
 4001b4c:	043ffe16 	blt	zero,r16,4001b48 <__alt_data_end+0xfabf9b48>
 4001b50:	003ff706 	br	4001b30 <__alt_data_end+0xfabf9b30>

04001b54 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 4001b54:	defffd04 	addi	sp,sp,-12
 4001b58:	dfc00215 	stw	ra,8(sp)
 4001b5c:	dc400115 	stw	r17,4(sp)
 4001b60:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 4001b64:	20001f16 	blt	r4,zero,4001be4 <close+0x90>
 4001b68:	20c00324 	muli	r3,r4,12
 4001b6c:	00810034 	movhi	r2,1024
 4001b70:	10947504 	addi	r2,r2,20948
 4001b74:	1885883a 	add	r2,r3,r2
 4001b78:	2021883a 	mov	r16,r4

  if (fd)
 4001b7c:	10001926 	beq	r2,zero,4001be4 <close+0x90>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4001b80:	10c00017 	ldw	r3,0(r2)
 4001b84:	18c00417 	ldw	r3,16(r3)
 4001b88:	18000c26 	beq	r3,zero,4001bbc <close+0x68>
 4001b8c:	1009883a 	mov	r4,r2
 4001b90:	183ee83a 	callr	r3

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4001b94:	8009883a 	mov	r4,r16
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4001b98:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4001b9c:	40021180 	call	4002118 <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
 4001ba0:	0005883a 	mov	r2,zero
    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
 4001ba4:	88000816 	blt	r17,zero,4001bc8 <close+0x74>
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
 4001ba8:	dfc00217 	ldw	ra,8(sp)
 4001bac:	dc400117 	ldw	r17,4(sp)
 4001bb0:	dc000017 	ldw	r16,0(sp)
 4001bb4:	dec00304 	addi	sp,sp,12
 4001bb8:	f800283a 	ret

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4001bbc:	40021180 	call	4002118 <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
 4001bc0:	0005883a 	mov	r2,zero
 4001bc4:	003ff806 	br	4001ba8 <__alt_data_end+0xfabf9ba8>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
 4001bc8:	d0a00c17 	ldw	r2,-32720(gp)
 4001bcc:	10000c26 	beq	r2,zero,4001c00 <close+0xac>
 4001bd0:	103ee83a 	callr	r2
    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
 4001bd4:	0463c83a 	sub	r17,zero,r17
 4001bd8:	14400015 	stw	r17,0(r2)
      return -1;
 4001bdc:	00bfffc4 	movi	r2,-1
 4001be0:	003ff106 	br	4001ba8 <__alt_data_end+0xfabf9ba8>
 4001be4:	d0a00c17 	ldw	r2,-32720(gp)
 4001be8:	10000726 	beq	r2,zero,4001c08 <close+0xb4>
 4001bec:	103ee83a 	callr	r2
    }
    return 0;
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4001bf0:	00c01444 	movi	r3,81
 4001bf4:	10c00015 	stw	r3,0(r2)
    return -1;
 4001bf8:	00bfffc4 	movi	r2,-1
 4001bfc:	003fea06 	br	4001ba8 <__alt_data_end+0xfabf9ba8>
 4001c00:	d0a30c04 	addi	r2,gp,-29648
 4001c04:	003ff306 	br	4001bd4 <__alt_data_end+0xfabf9bd4>
 4001c08:	d0a30c04 	addi	r2,gp,-29648
 4001c0c:	003ff806 	br	4001bf0 <__alt_data_end+0xfabf9bf0>

04001c10 <alt_dcache_flush>:
void alt_dcache_flush (void* start, alt_u32 len)
{
#if NIOS2_DCACHE_SIZE > 0

  char* i;
  char* end = ((char*) start) + len; 
 4001c10:	214b883a 	add	r5,r4,r5

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 4001c14:	2005883a 	mov	r2,r4
 4001c18:	2140092e 	bgeu	r4,r5,4001c40 <alt_dcache_flush+0x30>
  { 
    ALT_FLUSH_DATA(i); 
 4001c1c:	1000001b 	flushda	0(r2)
#if NIOS2_DCACHE_SIZE > 0

  char* i;
  char* end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 4001c20:	10800804 	addi	r2,r2,32
 4001c24:	117ffd36 	bltu	r2,r5,4001c1c <__alt_data_end+0xfabf9c1c>
 4001c28:	0104303a 	nor	r2,zero,r4
 4001c2c:	1145883a 	add	r2,r2,r5
 4001c30:	1004d17a 	srli	r2,r2,5
 4001c34:	10800044 	addi	r2,r2,1
 4001c38:	1004917a 	slli	r2,r2,5
 4001c3c:	2085883a 	add	r2,r4,r2
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
 4001c40:	210007cc 	andi	r4,r4,31
 4001c44:	20000126 	beq	r4,zero,4001c4c <alt_dcache_flush+0x3c>
  {
    ALT_FLUSH_DATA(i);
 4001c48:	1000001b 	flushda	0(r2)
 4001c4c:	f800283a 	ret

04001c50 <alt_dcache_flush_all>:
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 4001c50:	0005883a 	mov	r2,zero
 4001c54:	00c20004 	movi	r3,2048
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 4001c58:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 4001c5c:	10800804 	addi	r2,r2,32
 4001c60:	10fffd1e 	bne	r2,r3,4001c58 <__alt_data_end+0xfabf9c58>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4001c64:	f800283a 	ret

04001c68 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
 4001c68:	3005883a 	mov	r2,r6
 4001c6c:	f800283a 	ret

04001c70 <alt_dev_llist_insert>:
{
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4001c70:	20000a26 	beq	r4,zero,4001c9c <alt_dev_llist_insert+0x2c>
 4001c74:	20800217 	ldw	r2,8(r4)
 4001c78:	10000826 	beq	r2,zero,4001c9c <alt_dev_llist_insert+0x2c>

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
 4001c7c:	28c00017 	ldw	r3,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4001c80:	21400115 	stw	r5,4(r4)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
 4001c84:	0005883a 	mov	r2,zero
  entry->next     = list->next;
 4001c88:	20c00015 	stw	r3,0(r4)

  list->next->previous = entry;
 4001c8c:	28c00017 	ldw	r3,0(r5)
 4001c90:	19000115 	stw	r4,4(r3)
  list->next           = entry;
 4001c94:	29000015 	stw	r4,0(r5)
 4001c98:	f800283a 	ret
 4001c9c:	d0a00c17 	ldw	r2,-32720(gp)
 4001ca0:	10000926 	beq	r2,zero,4001cc8 <alt_dev_llist_insert+0x58>
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4001ca4:	deffff04 	addi	sp,sp,-4
 4001ca8:	dfc00015 	stw	ra,0(sp)
 4001cac:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
 4001cb0:	00c00584 	movi	r3,22
 4001cb4:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
 4001cb8:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
 4001cbc:	dfc00017 	ldw	ra,0(sp)
 4001cc0:	dec00104 	addi	sp,sp,4
 4001cc4:	f800283a 	ret
 4001cc8:	d0a30c04 	addi	r2,gp,-29648
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
 4001ccc:	00c00584 	movi	r3,22
 4001cd0:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
 4001cd4:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
 4001cd8:	f800283a 	ret

04001cdc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4001cdc:	defffb04 	addi	sp,sp,-20
 4001ce0:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) llist->next;
 4001ce4:	2c000017 	ldw	r16,0(r5)
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4001ce8:	dc400115 	stw	r17,4(sp)
 4001cec:	2823883a 	mov	r17,r5
 4001cf0:	dcc00315 	stw	r19,12(sp)
 4001cf4:	dfc00415 	stw	ra,16(sp)
 4001cf8:	dc800215 	stw	r18,8(sp)
 4001cfc:	2027883a 	mov	r19,r4
  alt_dev* next = (alt_dev*) llist->next;
  alt_32 len;

  len  = strlen(name) + 1;
 4001d00:	40027e80 	call	40027e8 <strlen>
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4001d04:	8c000b26 	beq	r17,r16,4001d34 <alt_find_dev+0x58>
 4001d08:	14800044 	addi	r18,r2,1
 4001d0c:	00000206 	br	4001d18 <alt_find_dev+0x3c>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
 4001d10:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4001d14:	8c000726 	beq	r17,r16,4001d34 <alt_find_dev+0x58>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4001d18:	81000217 	ldw	r4,8(r16)
 4001d1c:	900d883a 	mov	r6,r18
 4001d20:	980b883a 	mov	r5,r19
 4001d24:	40024340 	call	4002434 <memcmp>
 4001d28:	103ff91e 	bne	r2,zero,4001d10 <__alt_data_end+0xfabf9d10>
 4001d2c:	8005883a 	mov	r2,r16
 4001d30:	00000106 	br	4001d38 <alt_find_dev+0x5c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4001d34:	0005883a 	mov	r2,zero
}
 4001d38:	dfc00417 	ldw	ra,16(sp)
 4001d3c:	dcc00317 	ldw	r19,12(sp)
 4001d40:	dc800217 	ldw	r18,8(sp)
 4001d44:	dc400117 	ldw	r17,4(sp)
 4001d48:	dc000017 	ldw	r16,0(sp)
 4001d4c:	dec00504 	addi	sp,sp,20
 4001d50:	f800283a 	ret

04001d54 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 4001d54:	defffe04 	addi	sp,sp,-8
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 4001d58:	d1600d04 	addi	r5,gp,-32716
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 4001d5c:	dc000015 	stw	r16,0(sp)
 4001d60:	dfc00115 	stw	ra,4(sp)
 4001d64:	2021883a 	mov	r16,r4
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 4001d68:	4001cdc0 	call	4001cdc <alt_find_dev>

  if ((dev) && dev->open)
 4001d6c:	10000826 	beq	r2,zero,4001d90 <alt_flash_open_dev+0x3c>
 4001d70:	10c00317 	ldw	r3,12(r2)
 4001d74:	18000726 	beq	r3,zero,4001d94 <alt_flash_open_dev+0x40>
  {
    return dev->open(dev, name);
 4001d78:	800b883a 	mov	r5,r16
 4001d7c:	1009883a 	mov	r4,r2
  }

  return dev;
}
 4001d80:	dfc00117 	ldw	ra,4(sp)
 4001d84:	dc000017 	ldw	r16,0(sp)
 4001d88:	dec00204 	addi	sp,sp,8
{
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);

  if ((dev) && dev->open)
  {
    return dev->open(dev, name);
 4001d8c:	1800683a 	jmp	r3
 4001d90:	0005883a 	mov	r2,zero
  }

  return dev;
}
 4001d94:	dfc00117 	ldw	ra,4(sp)
 4001d98:	dc000017 	ldw	r16,0(sp)
 4001d9c:	dec00204 	addi	sp,sp,8
 4001da0:	f800283a 	ret

04001da4 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
  if (fd && fd->close)
 4001da4:	20000326 	beq	r4,zero,4001db4 <alt_flash_close_dev+0x10>
 4001da8:	20800417 	ldw	r2,16(r4)
 4001dac:	10000126 	beq	r2,zero,4001db4 <alt_flash_close_dev+0x10>
  {
    fd->close(fd);
 4001db0:	1000683a 	jmp	r2
 4001db4:	f800283a 	ret

04001db8 <alt_icache_flush_all>:
 */

void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 4001db8:	01420004 	movi	r5,2048
 4001dbc:	0009883a 	mov	r4,zero
 4001dc0:	40022401 	jmpi	4002240 <alt_icache_flush>

04001dc4 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4001dc4:	4001e501 	jmpi	4001e50 <alt_iic_isr_register>

04001dc8 <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4001dc8:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001dcc:	00bfff84 	movi	r2,-2
 4001dd0:	2084703a 	and	r2,r4,r2
 4001dd4:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
 4001dd8:	00c00044 	movi	r3,1
 4001ddc:	d0a30a17 	ldw	r2,-29656(gp)
 4001de0:	194a983a 	sll	r5,r3,r5
 4001de4:	288ab03a 	or	r5,r5,r2
 4001de8:	d1630a15 	stw	r5,-29656(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4001dec:	d0a30a17 	ldw	r2,-29656(gp)
 4001df0:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4001df4:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
 4001df8:	0005883a 	mov	r2,zero
 4001dfc:	f800283a 	ret

04001e00 <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4001e00:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001e04:	00bfff84 	movi	r2,-2
 4001e08:	2084703a 	and	r2,r4,r2
 4001e0c:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
 4001e10:	00ffff84 	movi	r3,-2
 4001e14:	d0a30a17 	ldw	r2,-29656(gp)
 4001e18:	194a183a 	rol	r5,r3,r5
 4001e1c:	288a703a 	and	r5,r5,r2
 4001e20:	d1630a15 	stw	r5,-29656(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4001e24:	d0a30a17 	ldw	r2,-29656(gp)
 4001e28:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4001e2c:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
 4001e30:	0005883a 	mov	r2,zero
 4001e34:	f800283a 	ret

04001e38 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4001e38:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4001e3c:	00800044 	movi	r2,1
 4001e40:	1144983a 	sll	r2,r2,r5
 4001e44:	10c4703a 	and	r2,r2,r3
}
 4001e48:	1004c03a 	cmpne	r2,r2,zero
 4001e4c:	f800283a 	ret

04001e50 <alt_iic_isr_register>:
{
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4001e50:	00c007c4 	movi	r3,31
 4001e54:	19401616 	blt	r3,r5,4001eb0 <alt_iic_isr_register+0x60>
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4001e58:	defffe04 	addi	sp,sp,-8
 4001e5c:	dfc00115 	stw	ra,4(sp)
 4001e60:	dc000015 	stw	r16,0(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4001e64:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001e68:	00ffff84 	movi	r3,-2
 4001e6c:	80c6703a 	and	r3,r16,r3
 4001e70:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
 4001e74:	280490fa 	slli	r2,r5,3
 4001e78:	00c10034 	movhi	r3,1024
 4001e7c:	18da1c04 	addi	r3,r3,26736
 4001e80:	1885883a 	add	r2,r3,r2
 4001e84:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
 4001e88:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4001e8c:	30000626 	beq	r6,zero,4001ea8 <alt_iic_isr_register+0x58>
 4001e90:	4001dc80 	call	4001dc8 <alt_ic_irq_enable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4001e94:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
 4001e98:	dfc00117 	ldw	ra,4(sp)
 4001e9c:	dc000017 	ldw	r16,0(sp)
 4001ea0:	dec00204 	addi	sp,sp,8
 4001ea4:	f800283a 	ret
    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    alt_irq[id].context = isr_context;

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4001ea8:	4001e000 	call	4001e00 <alt_ic_irq_disable>
 4001eac:	003ff906 	br	4001e94 <__alt_data_end+0xfabf9e94>
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
 4001eb0:	00bffa84 	movi	r2,-22
 4001eb4:	f800283a 	ret

04001eb8 <alt_open_fd.constprop.0>:
 *
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
 4001eb8:	defffe04 	addi	sp,sp,-8
 4001ebc:	2805883a 	mov	r2,r5
 4001ec0:	dc000015 	stw	r16,0(sp)
 4001ec4:	300b883a 	mov	r5,r6
 4001ec8:	2021883a 	mov	r16,r4
{
  int old;

  old = open (name, flags, mode);
 4001ecc:	01807fc4 	movi	r6,511
 4001ed0:	1009883a 	mov	r4,r2
 *
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
 4001ed4:	dfc00115 	stw	ra,4(sp)
{
  int old;

  old = open (name, flags, mode);
 4001ed8:	4001fa00 	call	4001fa0 <open>

  if (old >= 0)
 4001edc:	10000f16 	blt	r2,zero,4001f1c <alt_open_fd.constprop.0+0x64>
  {
    fd->dev      = alt_fd_list[old].dev;
 4001ee0:	10c00324 	muli	r3,r2,12
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
 4001ee4:	1009883a 	mov	r4,r2

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
 4001ee8:	00810034 	movhi	r2,1024
 4001eec:	10947504 	addi	r2,r2,20948
 4001ef0:	10c5883a 	add	r2,r2,r3
 4001ef4:	11400017 	ldw	r5,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4001ef8:	10c00217 	ldw	r3,8(r2)

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
 4001efc:	81400015 	stw	r5,0(r16)
    fd->priv     = alt_fd_list[old].priv;
 4001f00:	10800117 	ldw	r2,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4001f04:	80c00215 	stw	r3,8(r16)
  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
 4001f08:	80800115 	stw	r2,4(r16)
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
  }
} 
 4001f0c:	dfc00117 	ldw	ra,4(sp)
 4001f10:	dc000017 	ldw	r16,0(sp)
 4001f14:	dec00204 	addi	sp,sp,8
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
 4001f18:	40021181 	jmpi	4002118 <alt_release_fd>
  }
} 
 4001f1c:	dfc00117 	ldw	ra,4(sp)
 4001f20:	dc000017 	ldw	r16,0(sp)
 4001f24:	dec00204 	addi	sp,sp,8
 4001f28:	f800283a 	ret

04001f2c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4001f2c:	defffb04 	addi	sp,sp,-20
 4001f30:	dc000015 	stw	r16,0(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4001f34:	04010034 	movhi	r16,1024
 4001f38:	84147804 	addi	r16,r16,20960
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4001f3c:	dc400115 	stw	r17,4(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4001f40:	04400044 	movi	r17,1
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4001f44:	dcc00315 	stw	r19,12(sp)
 4001f48:	dc800215 	stw	r18,8(sp)
 4001f4c:	2827883a 	mov	r19,r5
 4001f50:	3025883a 	mov	r18,r6
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4001f54:	200b883a 	mov	r5,r4
 4001f58:	880d883a 	mov	r6,r17
 4001f5c:	8009883a 	mov	r4,r16
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4001f60:	dfc00415 	stw	ra,16(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4001f64:	4001eb80 	call	4001eb8 <alt_open_fd.constprop.0>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4001f68:	813ffd04 	addi	r4,r16,-12
 4001f6c:	980b883a 	mov	r5,r19
 4001f70:	000d883a 	mov	r6,zero
 4001f74:	4001eb80 	call	4001eb8 <alt_open_fd.constprop.0>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4001f78:	880d883a 	mov	r6,r17
 4001f7c:	900b883a 	mov	r5,r18
 4001f80:	81000304 	addi	r4,r16,12
}  
 4001f84:	dfc00417 	ldw	ra,16(sp)
 4001f88:	dcc00317 	ldw	r19,12(sp)
 4001f8c:	dc800217 	ldw	r18,8(sp)
 4001f90:	dc400117 	ldw	r17,4(sp)
 4001f94:	dc000017 	ldw	r16,0(sp)
 4001f98:	dec00504 	addi	sp,sp,20
{
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4001f9c:	4001eb81 	jmpi	4001eb8 <alt_open_fd.constprop.0>

04001fa0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4001fa0:	defffa04 	addi	sp,sp,-24
 4001fa4:	dc000015 	stw	r16,0(sp)
 4001fa8:	2821883a 	mov	r16,r5
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4001fac:	d1600804 	addi	r5,gp,-32736
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4001fb0:	dc800215 	stw	r18,8(sp)
 4001fb4:	dc400115 	stw	r17,4(sp)
 4001fb8:	dfc00515 	stw	ra,20(sp)
 4001fbc:	dd000415 	stw	r20,16(sp)
 4001fc0:	dcc00315 	stw	r19,12(sp)
 4001fc4:	2023883a 	mov	r17,r4
 4001fc8:	3025883a 	mov	r18,r6
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4001fcc:	4001cdc0 	call	4001cdc <alt_find_dev>
 4001fd0:	10004626 	beq	r2,zero,40020ec <open+0x14c>
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
 4001fd4:	1009883a 	mov	r4,r2
 4001fd8:	1029883a 	mov	r20,r2
 4001fdc:	40021f00 	call	40021f0 <alt_get_fd>
 4001fe0:	1027883a 	mov	r19,r2
 4001fe4:	1000090e 	bge	r2,zero,400200c <open+0x6c>
 4001fe8:	04e1c83a 	sub	r16,zero,r19

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
 4001fec:	9809883a 	mov	r4,r19
 4001ff0:	40021180 	call	4002118 <alt_release_fd>
 4001ff4:	d0a00c17 	ldw	r2,-32720(gp)
 4001ff8:	10004326 	beq	r2,zero,4002108 <open+0x168>
 4001ffc:	103ee83a 	callr	r2
    ALT_ERRNO = -status;
 4002000:	14000015 	stw	r16,0(r2)
    return -1;
 4002004:	00bfffc4 	movi	r2,-1
 4002008:	00002e06 	br	40020c4 <open+0x124>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 400200c:	99000324 	muli	r4,r19,12

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4002010:	00d00034 	movhi	r3,16384
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 4002014:	00810034 	movhi	r2,1024

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4002018:	18ffffc4 	addi	r3,r3,-1
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 400201c:	10947504 	addi	r2,r2,20948

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4002020:	80c6703a 	and	r3,r16,r3
 4002024:	18d00034 	orhi	r3,r3,16384
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 4002028:	2089883a 	add	r4,r4,r2

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 400202c:	20c00215 	stw	r3,8(r4)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4002030:	d2200717 	ldw	r8,-32740(gp)
 4002034:	21c00017 	ldw	r7,0(r4)
 4002038:	11400204 	addi	r5,r2,8
 400203c:	0007883a 	mov	r3,zero
 4002040:	00000306 	br	4002050 <open+0xb0>
 4002044:	10800304 	addi	r2,r2,12
 4002048:	29400304 	addi	r5,r5,12
 400204c:	40c01436 	bltu	r8,r3,40020a0 <open+0x100>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4002050:	11800017 	ldw	r6,0(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4002054:	18c00044 	addi	r3,r3,1
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4002058:	31fffa1e 	bne	r6,r7,4002044 <__alt_data_end+0xfabfa044>
 400205c:	29800017 	ldw	r6,0(r5)
 4002060:	303ff80e 	bge	r6,zero,4002044 <__alt_data_end+0xfabfa044>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4002064:	20bff726 	beq	r4,r2,4002044 <__alt_data_end+0xfabfa044>
 4002068:	04000344 	movi	r16,13
 400206c:	003fdf06 	br	4001fec <__alt_data_end+0xfabf9fec>
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
 4002070:	1009883a 	mov	r4,r2
 4002074:	40021f00 	call	40021f0 <alt_get_fd>
 4002078:	1027883a 	mov	r19,r2
 400207c:	103fda16 	blt	r2,zero,4001fe8 <__alt_data_end+0xfabf9fe8>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 4002080:	99000324 	muli	r4,r19,12
 4002084:	00810034 	movhi	r2,1024
 4002088:	10947504 	addi	r2,r2,20948
 400208c:	2089883a 	add	r4,r4,r2
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4002090:	00900034 	movhi	r2,16384
 4002094:	10bfffc4 	addi	r2,r2,-1
 4002098:	8084703a 	and	r2,r16,r2
 400209c:	20800215 	stw	r2,8(r4)
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 40020a0:	a0800317 	ldw	r2,12(r20)
 40020a4:	10000f26 	beq	r2,zero,40020e4 <open+0x144>
 40020a8:	900f883a 	mov	r7,r18
 40020ac:	800d883a 	mov	r6,r16
 40020b0:	880b883a 	mov	r5,r17
 40020b4:	103ee83a 	callr	r2
 40020b8:	1007883a 	mov	r3,r2
 40020bc:	9805883a 	mov	r2,r19
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 40020c0:	18001316 	blt	r3,zero,4002110 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
}
 40020c4:	dfc00517 	ldw	ra,20(sp)
 40020c8:	dd000417 	ldw	r20,16(sp)
 40020cc:	dcc00317 	ldw	r19,12(sp)
 40020d0:	dc800217 	ldw	r18,8(sp)
 40020d4:	dc400117 	ldw	r17,4(sp)
 40020d8:	dc000017 	ldw	r16,0(sp)
 40020dc:	dec00604 	addi	sp,sp,24
 40020e0:	f800283a 	ret
 40020e4:	9805883a 	mov	r2,r19
 40020e8:	003ff606 	br	40020c4 <__alt_data_end+0xfabfa0c4>
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 40020ec:	8809883a 	mov	r4,r17
 40020f0:	40021440 	call	4002144 <alt_find_file>
 40020f4:	1029883a 	mov	r20,r2

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 40020f8:	103fdd1e 	bne	r2,zero,4002070 <__alt_data_end+0xfabfa070>
 40020fc:	040004c4 	movi	r16,19
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4002100:	04ffffc4 	movi	r19,-1
 4002104:	003fb906 	br	4001fec <__alt_data_end+0xfabf9fec>
 4002108:	d0a30c04 	addi	r2,gp,-29648
 400210c:	003fbc06 	br	4002000 <__alt_data_end+0xfabfa000>
 4002110:	00e1c83a 	sub	r16,zero,r3
 4002114:	003fb506 	br	4001fec <__alt_data_end+0xfabf9fec>

04002118 <alt_release_fd>:
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  if (fd > 2)
 4002118:	00800084 	movi	r2,2
 400211c:	1100060e 	bge	r2,r4,4002138 <alt_release_fd+0x20>
  {
    alt_fd_list[fd].fd_flags = 0;
 4002120:	21000324 	muli	r4,r4,12
 4002124:	00810034 	movhi	r2,1024
 4002128:	10947504 	addi	r2,r2,20948
 400212c:	1109883a 	add	r4,r2,r4
 4002130:	20000215 	stw	zero,8(r4)
    alt_fd_list[fd].dev      = 0;
 4002134:	20000015 	stw	zero,0(r4)
 4002138:	f800283a 	ret

0400213c <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
 400213c:	000170fa 	wrctl	ienable,zero
 4002140:	f800283a 	ret

04002144 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4002144:	defffa04 	addi	sp,sp,-24
 4002148:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 400214c:	d4200a17 	ldw	r16,-32728(gp)
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4002150:	dd000415 	stw	r20,16(sp)
 4002154:	dfc00515 	stw	ra,20(sp)
 4002158:	dcc00315 	stw	r19,12(sp)
 400215c:	dc800215 	stw	r18,8(sp)
 4002160:	dc400115 	stw	r17,4(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4002164:	d5200a04 	addi	r20,gp,-32728
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4002168:	85001626 	beq	r16,r20,40021c4 <alt_find_file+0x80>
 400216c:	2025883a 	mov	r18,r4
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
 4002170:	04c00bc4 	movi	r19,47
 4002174:	00000806 	br	4002198 <alt_find_file+0x54>
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4002178:	9185883a 	add	r2,r18,r6
 400217c:	10800007 	ldb	r2,0(r2)
 4002180:	14c00126 	beq	r2,r19,4002188 <alt_find_file+0x44>
 4002184:	1000021e 	bne	r2,zero,4002190 <alt_find_file+0x4c>
        !memcmp (next->name, name, len))
 4002188:	40024340 	call	4002434 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 400218c:	10001626 	beq	r2,zero,40021e8 <alt_find_file+0xa4>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
 4002190:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4002194:	85000b26 	beq	r16,r20,40021c4 <alt_find_file+0x80>
  {
    len = strlen(next->name);
 4002198:	84400217 	ldw	r17,8(r16)
 400219c:	8809883a 	mov	r4,r17
 40021a0:	40027e80 	call	40027e8 <strlen>
 40021a4:	100d883a 	mov	r6,r2
    
    if (next->name[len-1] == '/')
 40021a8:	8885883a 	add	r2,r17,r2
 40021ac:	10bfffc7 	ldb	r2,-1(r2)
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
        !memcmp (next->name, name, len))
 40021b0:	900b883a 	mov	r5,r18
 40021b4:	8809883a 	mov	r4,r17
 
  while (next != (alt_dev*) &alt_fs_list)
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
 40021b8:	14ffef1e 	bne	r2,r19,4002178 <__alt_data_end+0xfabfa178>
    {
      len -= 1;
 40021bc:	31bfffc4 	addi	r6,r6,-1
 40021c0:	003fed06 	br	4002178 <__alt_data_end+0xfabfa178>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 40021c4:	0005883a 	mov	r2,zero
}
 40021c8:	dfc00517 	ldw	ra,20(sp)
 40021cc:	dd000417 	ldw	r20,16(sp)
 40021d0:	dcc00317 	ldw	r19,12(sp)
 40021d4:	dc800217 	ldw	r18,8(sp)
 40021d8:	dc400117 	ldw	r17,4(sp)
 40021dc:	dc000017 	ldw	r16,0(sp)
 40021e0:	dec00604 	addi	sp,sp,24
 40021e4:	f800283a 	ret
 40021e8:	8005883a 	mov	r2,r16
 40021ec:	003ff606 	br	40021c8 <__alt_data_end+0xfabfa1c8>

040021f0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 40021f0:	01c10034 	movhi	r7,1024
 40021f4:	39d47504 	addi	r7,r7,20948
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 40021f8:	0005883a 	mov	r2,zero
 40021fc:	3807883a 	mov	r3,r7
 4002200:	01800804 	movi	r6,32
 4002204:	00000206 	br	4002210 <alt_get_fd+0x20>
 4002208:	10800044 	addi	r2,r2,1
 400220c:	11800a26 	beq	r2,r6,4002238 <alt_get_fd+0x48>
  {
    if (!alt_fd_list[i].dev)
 4002210:	19400017 	ldw	r5,0(r3)
 4002214:	18c00304 	addi	r3,r3,12
 4002218:	283ffb1e 	bne	r5,zero,4002208 <__alt_data_end+0xfabfa208>
    {
      alt_fd_list[i].dev = dev;
 400221c:	10c00324 	muli	r3,r2,12
 4002220:	38cf883a 	add	r7,r7,r3
      if (i > alt_max_fd)
 4002224:	d0e00717 	ldw	r3,-32740(gp)

  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    {
      alt_fd_list[i].dev = dev;
 4002228:	39000015 	stw	r4,0(r7)
      if (i > alt_max_fd)
 400222c:	1880030e 	bge	r3,r2,400223c <alt_get_fd+0x4c>
      {
        alt_max_fd = i;
 4002230:	d0a00715 	stw	r2,-32740(gp)
 4002234:	f800283a 	ret
 */

int alt_get_fd (alt_dev* dev)
{
  alt_32 i;
  int rc = -EMFILE;
 4002238:	00bffa04 	movi	r2,-24
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
 400223c:	f800283a 	ret

04002240 <alt_icache_flush>:
  if (len > NIOS2_ICACHE_SIZE)
  {
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;
 4002240:	00820004 	movi	r2,2048
 4002244:	1140012e 	bgeu	r2,r5,400224c <alt_icache_flush+0xc>
 4002248:	100b883a 	mov	r5,r2
 400224c:	214b883a 	add	r5,r4,r5

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4002250:	2005883a 	mov	r2,r4
 4002254:	2140092e 	bgeu	r4,r5,400227c <alt_icache_flush+0x3c>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 4002258:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 400225c:	10800804 	addi	r2,r2,32
 4002260:	117ffd36 	bltu	r2,r5,4002258 <__alt_data_end+0xfabfa258>
 4002264:	0104303a 	nor	r2,zero,r4
 4002268:	2885883a 	add	r2,r5,r2
 400226c:	1004d17a 	srli	r2,r2,5
 4002270:	10800044 	addi	r2,r2,1
 4002274:	1004917a 	slli	r2,r2,5
 4002278:	2085883a 	add	r2,r4,r2
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 400227c:	210007cc 	andi	r4,r4,31
 4002280:	20000126 	beq	r4,zero,4002288 <alt_icache_flush+0x48>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 4002284:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 4002288:	0000203a 	flushp
 400228c:	f800283a 	ret

04002290 <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
 4002290:	213ffe84 	addi	r4,r4,-6
 4002294:	008003c4 	movi	r2,15
 4002298:	11001636 	bltu	r2,r4,40022f4 <alt_exception_cause_generated_bad_addr+0x64>
 400229c:	200890ba 	slli	r4,r4,2
 40022a0:	00810034 	movhi	r2,1024
 40022a4:	1088ad04 	addi	r2,r2,8884
 40022a8:	2089883a 	add	r4,r4,r2
 40022ac:	20800017 	ldw	r2,0(r4)
 40022b0:	1000683a 	jmp	r2
 40022b4:	040022fc 	xorhi	r16,zero,139
 40022b8:	040022fc 	xorhi	r16,zero,139
 40022bc:	040022f4 	movhi	r16,139
 40022c0:	040022f4 	movhi	r16,139
 40022c4:	040022f4 	movhi	r16,139
 40022c8:	040022fc 	xorhi	r16,zero,139
 40022cc:	040022f4 	movhi	r16,139
 40022d0:	040022f4 	movhi	r16,139
 40022d4:	040022fc 	xorhi	r16,zero,139
 40022d8:	040022fc 	xorhi	r16,zero,139
 40022dc:	040022f4 	movhi	r16,139
 40022e0:	040022fc 	xorhi	r16,zero,139
 40022e4:	040022f4 	movhi	r16,139
 40022e8:	040022f4 	movhi	r16,139
 40022ec:	040022f4 	movhi	r16,139
 40022f0:	040022fc 	xorhi	r16,zero,139
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 40022f4:	0005883a 	mov	r2,zero
 40022f8:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 40022fc:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
 4002300:	f800283a 	ret

04002304 <exit>:
 4002304:	defffe04 	addi	sp,sp,-8
 4002308:	000b883a 	mov	r5,zero
 400230c:	dc000015 	stw	r16,0(sp)
 4002310:	dfc00115 	stw	ra,4(sp)
 4002314:	2021883a 	mov	r16,r4
 4002318:	4002b2c0 	call	4002b2c <__call_exitprocs>
 400231c:	00810034 	movhi	r2,1024
 4002320:	1096fa04 	addi	r2,r2,23528
 4002324:	11000017 	ldw	r4,0(r2)
 4002328:	20800f17 	ldw	r2,60(r4)
 400232c:	10000126 	beq	r2,zero,4002334 <exit+0x30>
 4002330:	103ee83a 	callr	r2
 4002334:	8009883a 	mov	r4,r16
 4002338:	4004a480 	call	4004a48 <_exit>

0400233c <_getc_r>:
 400233c:	defffd04 	addi	sp,sp,-12
 4002340:	dc000115 	stw	r16,4(sp)
 4002344:	dfc00215 	stw	ra,8(sp)
 4002348:	2021883a 	mov	r16,r4
 400234c:	20000226 	beq	r4,zero,4002358 <_getc_r+0x1c>
 4002350:	20800e17 	ldw	r2,56(r4)
 4002354:	10000c26 	beq	r2,zero,4002388 <_getc_r+0x4c>
 4002358:	28800117 	ldw	r2,4(r5)
 400235c:	10bfffc4 	addi	r2,r2,-1
 4002360:	28800115 	stw	r2,4(r5)
 4002364:	10000c16 	blt	r2,zero,4002398 <_getc_r+0x5c>
 4002368:	28800017 	ldw	r2,0(r5)
 400236c:	10c00044 	addi	r3,r2,1
 4002370:	28c00015 	stw	r3,0(r5)
 4002374:	10800003 	ldbu	r2,0(r2)
 4002378:	dfc00217 	ldw	ra,8(sp)
 400237c:	dc000117 	ldw	r16,4(sp)
 4002380:	dec00304 	addi	sp,sp,12
 4002384:	f800283a 	ret
 4002388:	d9400015 	stw	r5,0(sp)
 400238c:	40032a40 	call	40032a4 <__sinit>
 4002390:	d9400017 	ldw	r5,0(sp)
 4002394:	003ff006 	br	4002358 <__alt_data_end+0xfabfa358>
 4002398:	8009883a 	mov	r4,r16
 400239c:	dfc00217 	ldw	ra,8(sp)
 40023a0:	dc000117 	ldw	r16,4(sp)
 40023a4:	dec00304 	addi	sp,sp,12
 40023a8:	40027601 	jmpi	4002760 <__srget_r>

040023ac <getc>:
 40023ac:	00810034 	movhi	r2,1024
 40023b0:	defffd04 	addi	sp,sp,-12
 40023b4:	1096fb04 	addi	r2,r2,23532
 40023b8:	dc400115 	stw	r17,4(sp)
 40023bc:	14400017 	ldw	r17,0(r2)
 40023c0:	dc000015 	stw	r16,0(sp)
 40023c4:	dfc00215 	stw	ra,8(sp)
 40023c8:	2021883a 	mov	r16,r4
 40023cc:	88000226 	beq	r17,zero,40023d8 <getc+0x2c>
 40023d0:	88800e17 	ldw	r2,56(r17)
 40023d4:	10000d26 	beq	r2,zero,400240c <getc+0x60>
 40023d8:	80800117 	ldw	r2,4(r16)
 40023dc:	10bfffc4 	addi	r2,r2,-1
 40023e0:	80800115 	stw	r2,4(r16)
 40023e4:	10000c16 	blt	r2,zero,4002418 <getc+0x6c>
 40023e8:	80800017 	ldw	r2,0(r16)
 40023ec:	10c00044 	addi	r3,r2,1
 40023f0:	80c00015 	stw	r3,0(r16)
 40023f4:	10800003 	ldbu	r2,0(r2)
 40023f8:	dfc00217 	ldw	ra,8(sp)
 40023fc:	dc400117 	ldw	r17,4(sp)
 4002400:	dc000017 	ldw	r16,0(sp)
 4002404:	dec00304 	addi	sp,sp,12
 4002408:	f800283a 	ret
 400240c:	8809883a 	mov	r4,r17
 4002410:	40032a40 	call	40032a4 <__sinit>
 4002414:	003ff006 	br	40023d8 <__alt_data_end+0xfabfa3d8>
 4002418:	800b883a 	mov	r5,r16
 400241c:	8809883a 	mov	r4,r17
 4002420:	dfc00217 	ldw	ra,8(sp)
 4002424:	dc400117 	ldw	r17,4(sp)
 4002428:	dc000017 	ldw	r16,0(sp)
 400242c:	dec00304 	addi	sp,sp,12
 4002430:	40027601 	jmpi	4002760 <__srget_r>

04002434 <memcmp>:
 4002434:	01c000c4 	movi	r7,3
 4002438:	3980192e 	bgeu	r7,r6,40024a0 <memcmp+0x6c>
 400243c:	2144b03a 	or	r2,r4,r5
 4002440:	11c4703a 	and	r2,r2,r7
 4002444:	10000f26 	beq	r2,zero,4002484 <memcmp+0x50>
 4002448:	20800003 	ldbu	r2,0(r4)
 400244c:	28c00003 	ldbu	r3,0(r5)
 4002450:	10c0151e 	bne	r2,r3,40024a8 <memcmp+0x74>
 4002454:	31bfff84 	addi	r6,r6,-2
 4002458:	01ffffc4 	movi	r7,-1
 400245c:	00000406 	br	4002470 <memcmp+0x3c>
 4002460:	20800003 	ldbu	r2,0(r4)
 4002464:	28c00003 	ldbu	r3,0(r5)
 4002468:	31bfffc4 	addi	r6,r6,-1
 400246c:	10c00e1e 	bne	r2,r3,40024a8 <memcmp+0x74>
 4002470:	21000044 	addi	r4,r4,1
 4002474:	29400044 	addi	r5,r5,1
 4002478:	31fff91e 	bne	r6,r7,4002460 <__alt_data_end+0xfabfa460>
 400247c:	0005883a 	mov	r2,zero
 4002480:	f800283a 	ret
 4002484:	20c00017 	ldw	r3,0(r4)
 4002488:	28800017 	ldw	r2,0(r5)
 400248c:	18bfee1e 	bne	r3,r2,4002448 <__alt_data_end+0xfabfa448>
 4002490:	31bfff04 	addi	r6,r6,-4
 4002494:	21000104 	addi	r4,r4,4
 4002498:	29400104 	addi	r5,r5,4
 400249c:	39bff936 	bltu	r7,r6,4002484 <__alt_data_end+0xfabfa484>
 40024a0:	303fe91e 	bne	r6,zero,4002448 <__alt_data_end+0xfabfa448>
 40024a4:	003ff506 	br	400247c <__alt_data_end+0xfabfa47c>
 40024a8:	10c5c83a 	sub	r2,r2,r3
 40024ac:	f800283a 	ret

040024b0 <memcpy>:
 40024b0:	defffd04 	addi	sp,sp,-12
 40024b4:	dfc00215 	stw	ra,8(sp)
 40024b8:	dc400115 	stw	r17,4(sp)
 40024bc:	dc000015 	stw	r16,0(sp)
 40024c0:	00c003c4 	movi	r3,15
 40024c4:	2005883a 	mov	r2,r4
 40024c8:	1980452e 	bgeu	r3,r6,40025e0 <memcpy+0x130>
 40024cc:	2906b03a 	or	r3,r5,r4
 40024d0:	18c000cc 	andi	r3,r3,3
 40024d4:	1800441e 	bne	r3,zero,40025e8 <memcpy+0x138>
 40024d8:	347ffc04 	addi	r17,r6,-16
 40024dc:	8822d13a 	srli	r17,r17,4
 40024e0:	28c00104 	addi	r3,r5,4
 40024e4:	23400104 	addi	r13,r4,4
 40024e8:	8820913a 	slli	r16,r17,4
 40024ec:	2b000204 	addi	r12,r5,8
 40024f0:	22c00204 	addi	r11,r4,8
 40024f4:	84000504 	addi	r16,r16,20
 40024f8:	2a800304 	addi	r10,r5,12
 40024fc:	22400304 	addi	r9,r4,12
 4002500:	2c21883a 	add	r16,r5,r16
 4002504:	2811883a 	mov	r8,r5
 4002508:	200f883a 	mov	r7,r4
 400250c:	41000017 	ldw	r4,0(r8)
 4002510:	1fc00017 	ldw	ra,0(r3)
 4002514:	63c00017 	ldw	r15,0(r12)
 4002518:	39000015 	stw	r4,0(r7)
 400251c:	53800017 	ldw	r14,0(r10)
 4002520:	6fc00015 	stw	ra,0(r13)
 4002524:	5bc00015 	stw	r15,0(r11)
 4002528:	4b800015 	stw	r14,0(r9)
 400252c:	18c00404 	addi	r3,r3,16
 4002530:	39c00404 	addi	r7,r7,16
 4002534:	42000404 	addi	r8,r8,16
 4002538:	6b400404 	addi	r13,r13,16
 400253c:	63000404 	addi	r12,r12,16
 4002540:	5ac00404 	addi	r11,r11,16
 4002544:	52800404 	addi	r10,r10,16
 4002548:	4a400404 	addi	r9,r9,16
 400254c:	1c3fef1e 	bne	r3,r16,400250c <__alt_data_end+0xfabfa50c>
 4002550:	89c00044 	addi	r7,r17,1
 4002554:	380e913a 	slli	r7,r7,4
 4002558:	310003cc 	andi	r4,r6,15
 400255c:	02c000c4 	movi	r11,3
 4002560:	11c7883a 	add	r3,r2,r7
 4002564:	29cb883a 	add	r5,r5,r7
 4002568:	5900212e 	bgeu	r11,r4,40025f0 <memcpy+0x140>
 400256c:	1813883a 	mov	r9,r3
 4002570:	2811883a 	mov	r8,r5
 4002574:	200f883a 	mov	r7,r4
 4002578:	42800017 	ldw	r10,0(r8)
 400257c:	4a400104 	addi	r9,r9,4
 4002580:	39ffff04 	addi	r7,r7,-4
 4002584:	4abfff15 	stw	r10,-4(r9)
 4002588:	42000104 	addi	r8,r8,4
 400258c:	59fffa36 	bltu	r11,r7,4002578 <__alt_data_end+0xfabfa578>
 4002590:	213fff04 	addi	r4,r4,-4
 4002594:	2008d0ba 	srli	r4,r4,2
 4002598:	318000cc 	andi	r6,r6,3
 400259c:	21000044 	addi	r4,r4,1
 40025a0:	2109883a 	add	r4,r4,r4
 40025a4:	2109883a 	add	r4,r4,r4
 40025a8:	1907883a 	add	r3,r3,r4
 40025ac:	290b883a 	add	r5,r5,r4
 40025b0:	30000626 	beq	r6,zero,40025cc <memcpy+0x11c>
 40025b4:	198d883a 	add	r6,r3,r6
 40025b8:	29c00003 	ldbu	r7,0(r5)
 40025bc:	18c00044 	addi	r3,r3,1
 40025c0:	29400044 	addi	r5,r5,1
 40025c4:	19ffffc5 	stb	r7,-1(r3)
 40025c8:	19bffb1e 	bne	r3,r6,40025b8 <__alt_data_end+0xfabfa5b8>
 40025cc:	dfc00217 	ldw	ra,8(sp)
 40025d0:	dc400117 	ldw	r17,4(sp)
 40025d4:	dc000017 	ldw	r16,0(sp)
 40025d8:	dec00304 	addi	sp,sp,12
 40025dc:	f800283a 	ret
 40025e0:	2007883a 	mov	r3,r4
 40025e4:	003ff206 	br	40025b0 <__alt_data_end+0xfabfa5b0>
 40025e8:	2007883a 	mov	r3,r4
 40025ec:	003ff106 	br	40025b4 <__alt_data_end+0xfabfa5b4>
 40025f0:	200d883a 	mov	r6,r4
 40025f4:	003fee06 	br	40025b0 <__alt_data_end+0xfabfa5b0>

040025f8 <_putc_r>:
 40025f8:	defffc04 	addi	sp,sp,-16
 40025fc:	dc000215 	stw	r16,8(sp)
 4002600:	dfc00315 	stw	ra,12(sp)
 4002604:	2021883a 	mov	r16,r4
 4002608:	20000226 	beq	r4,zero,4002614 <_putc_r+0x1c>
 400260c:	20800e17 	ldw	r2,56(r4)
 4002610:	10001b26 	beq	r2,zero,4002680 <_putc_r+0x88>
 4002614:	30800217 	ldw	r2,8(r6)
 4002618:	10bfffc4 	addi	r2,r2,-1
 400261c:	30800215 	stw	r2,8(r6)
 4002620:	10000a16 	blt	r2,zero,400264c <_putc_r+0x54>
 4002624:	30800017 	ldw	r2,0(r6)
 4002628:	11400005 	stb	r5,0(r2)
 400262c:	30800017 	ldw	r2,0(r6)
 4002630:	10c00044 	addi	r3,r2,1
 4002634:	30c00015 	stw	r3,0(r6)
 4002638:	10800003 	ldbu	r2,0(r2)
 400263c:	dfc00317 	ldw	ra,12(sp)
 4002640:	dc000217 	ldw	r16,8(sp)
 4002644:	dec00404 	addi	sp,sp,16
 4002648:	f800283a 	ret
 400264c:	30c00617 	ldw	r3,24(r6)
 4002650:	10c00616 	blt	r2,r3,400266c <_putc_r+0x74>
 4002654:	30800017 	ldw	r2,0(r6)
 4002658:	00c00284 	movi	r3,10
 400265c:	11400005 	stb	r5,0(r2)
 4002660:	30800017 	ldw	r2,0(r6)
 4002664:	11400003 	ldbu	r5,0(r2)
 4002668:	28fff11e 	bne	r5,r3,4002630 <__alt_data_end+0xfabfa630>
 400266c:	8009883a 	mov	r4,r16
 4002670:	dfc00317 	ldw	ra,12(sp)
 4002674:	dc000217 	ldw	r16,8(sp)
 4002678:	dec00404 	addi	sp,sp,16
 400267c:	40028801 	jmpi	4002880 <__swbuf_r>
 4002680:	d9400015 	stw	r5,0(sp)
 4002684:	d9800115 	stw	r6,4(sp)
 4002688:	40032a40 	call	40032a4 <__sinit>
 400268c:	d9800117 	ldw	r6,4(sp)
 4002690:	d9400017 	ldw	r5,0(sp)
 4002694:	003fdf06 	br	4002614 <__alt_data_end+0xfabfa614>

04002698 <putc>:
 4002698:	00810034 	movhi	r2,1024
 400269c:	defffc04 	addi	sp,sp,-16
 40026a0:	1096fb04 	addi	r2,r2,23532
 40026a4:	dc000115 	stw	r16,4(sp)
 40026a8:	14000017 	ldw	r16,0(r2)
 40026ac:	dc400215 	stw	r17,8(sp)
 40026b0:	dfc00315 	stw	ra,12(sp)
 40026b4:	2023883a 	mov	r17,r4
 40026b8:	80000226 	beq	r16,zero,40026c4 <putc+0x2c>
 40026bc:	80800e17 	ldw	r2,56(r16)
 40026c0:	10001a26 	beq	r2,zero,400272c <putc+0x94>
 40026c4:	28800217 	ldw	r2,8(r5)
 40026c8:	10bfffc4 	addi	r2,r2,-1
 40026cc:	28800215 	stw	r2,8(r5)
 40026d0:	10000b16 	blt	r2,zero,4002700 <putc+0x68>
 40026d4:	28800017 	ldw	r2,0(r5)
 40026d8:	14400005 	stb	r17,0(r2)
 40026dc:	28800017 	ldw	r2,0(r5)
 40026e0:	10c00044 	addi	r3,r2,1
 40026e4:	28c00015 	stw	r3,0(r5)
 40026e8:	10800003 	ldbu	r2,0(r2)
 40026ec:	dfc00317 	ldw	ra,12(sp)
 40026f0:	dc400217 	ldw	r17,8(sp)
 40026f4:	dc000117 	ldw	r16,4(sp)
 40026f8:	dec00404 	addi	sp,sp,16
 40026fc:	f800283a 	ret
 4002700:	28c00617 	ldw	r3,24(r5)
 4002704:	10c00e16 	blt	r2,r3,4002740 <putc+0xa8>
 4002708:	28800017 	ldw	r2,0(r5)
 400270c:	01000284 	movi	r4,10
 4002710:	14400005 	stb	r17,0(r2)
 4002714:	28800017 	ldw	r2,0(r5)
 4002718:	10c00003 	ldbu	r3,0(r2)
 400271c:	193ff01e 	bne	r3,r4,40026e0 <__alt_data_end+0xfabfa6e0>
 4002720:	280d883a 	mov	r6,r5
 4002724:	180b883a 	mov	r5,r3
 4002728:	00000706 	br	4002748 <putc+0xb0>
 400272c:	8009883a 	mov	r4,r16
 4002730:	d9400015 	stw	r5,0(sp)
 4002734:	40032a40 	call	40032a4 <__sinit>
 4002738:	d9400017 	ldw	r5,0(sp)
 400273c:	003fe106 	br	40026c4 <__alt_data_end+0xfabfa6c4>
 4002740:	280d883a 	mov	r6,r5
 4002744:	880b883a 	mov	r5,r17
 4002748:	8009883a 	mov	r4,r16
 400274c:	dfc00317 	ldw	ra,12(sp)
 4002750:	dc400217 	ldw	r17,8(sp)
 4002754:	dc000117 	ldw	r16,4(sp)
 4002758:	dec00404 	addi	sp,sp,16
 400275c:	40028801 	jmpi	4002880 <__swbuf_r>

04002760 <__srget_r>:
 4002760:	defffd04 	addi	sp,sp,-12
 4002764:	dc400115 	stw	r17,4(sp)
 4002768:	dc000015 	stw	r16,0(sp)
 400276c:	dfc00215 	stw	ra,8(sp)
 4002770:	2023883a 	mov	r17,r4
 4002774:	2821883a 	mov	r16,r5
 4002778:	20000226 	beq	r4,zero,4002784 <__srget_r+0x24>
 400277c:	20800e17 	ldw	r2,56(r4)
 4002780:	10001026 	beq	r2,zero,40027c4 <__srget_r+0x64>
 4002784:	800b883a 	mov	r5,r16
 4002788:	8809883a 	mov	r4,r17
 400278c:	40043bc0 	call	40043bc <__srefill_r>
 4002790:	10000e1e 	bne	r2,zero,40027cc <__srget_r+0x6c>
 4002794:	80c00017 	ldw	r3,0(r16)
 4002798:	80800117 	ldw	r2,4(r16)
 400279c:	19000044 	addi	r4,r3,1
 40027a0:	10bfffc4 	addi	r2,r2,-1
 40027a4:	80800115 	stw	r2,4(r16)
 40027a8:	81000015 	stw	r4,0(r16)
 40027ac:	18800003 	ldbu	r2,0(r3)
 40027b0:	dfc00217 	ldw	ra,8(sp)
 40027b4:	dc400117 	ldw	r17,4(sp)
 40027b8:	dc000017 	ldw	r16,0(sp)
 40027bc:	dec00304 	addi	sp,sp,12
 40027c0:	f800283a 	ret
 40027c4:	40032a40 	call	40032a4 <__sinit>
 40027c8:	003fee06 	br	4002784 <__alt_data_end+0xfabfa784>
 40027cc:	00bfffc4 	movi	r2,-1
 40027d0:	003ff706 	br	40027b0 <__alt_data_end+0xfabfa7b0>

040027d4 <__srget>:
 40027d4:	00810034 	movhi	r2,1024
 40027d8:	1096fb04 	addi	r2,r2,23532
 40027dc:	200b883a 	mov	r5,r4
 40027e0:	11000017 	ldw	r4,0(r2)
 40027e4:	40027601 	jmpi	4002760 <__srget_r>

040027e8 <strlen>:
 40027e8:	208000cc 	andi	r2,r4,3
 40027ec:	10002026 	beq	r2,zero,4002870 <strlen+0x88>
 40027f0:	20800007 	ldb	r2,0(r4)
 40027f4:	10002026 	beq	r2,zero,4002878 <strlen+0x90>
 40027f8:	2005883a 	mov	r2,r4
 40027fc:	00000206 	br	4002808 <strlen+0x20>
 4002800:	10c00007 	ldb	r3,0(r2)
 4002804:	18001826 	beq	r3,zero,4002868 <strlen+0x80>
 4002808:	10800044 	addi	r2,r2,1
 400280c:	10c000cc 	andi	r3,r2,3
 4002810:	183ffb1e 	bne	r3,zero,4002800 <__alt_data_end+0xfabfa800>
 4002814:	10c00017 	ldw	r3,0(r2)
 4002818:	01ffbff4 	movhi	r7,65279
 400281c:	39ffbfc4 	addi	r7,r7,-257
 4002820:	00ca303a 	nor	r5,zero,r3
 4002824:	01a02074 	movhi	r6,32897
 4002828:	19c7883a 	add	r3,r3,r7
 400282c:	31a02004 	addi	r6,r6,-32640
 4002830:	1946703a 	and	r3,r3,r5
 4002834:	1986703a 	and	r3,r3,r6
 4002838:	1800091e 	bne	r3,zero,4002860 <strlen+0x78>
 400283c:	10800104 	addi	r2,r2,4
 4002840:	10c00017 	ldw	r3,0(r2)
 4002844:	19cb883a 	add	r5,r3,r7
 4002848:	00c6303a 	nor	r3,zero,r3
 400284c:	28c6703a 	and	r3,r5,r3
 4002850:	1986703a 	and	r3,r3,r6
 4002854:	183ff926 	beq	r3,zero,400283c <__alt_data_end+0xfabfa83c>
 4002858:	00000106 	br	4002860 <strlen+0x78>
 400285c:	10800044 	addi	r2,r2,1
 4002860:	10c00007 	ldb	r3,0(r2)
 4002864:	183ffd1e 	bne	r3,zero,400285c <__alt_data_end+0xfabfa85c>
 4002868:	1105c83a 	sub	r2,r2,r4
 400286c:	f800283a 	ret
 4002870:	2005883a 	mov	r2,r4
 4002874:	003fe706 	br	4002814 <__alt_data_end+0xfabfa814>
 4002878:	0005883a 	mov	r2,zero
 400287c:	f800283a 	ret

04002880 <__swbuf_r>:
 4002880:	defffb04 	addi	sp,sp,-20
 4002884:	dcc00315 	stw	r19,12(sp)
 4002888:	dc800215 	stw	r18,8(sp)
 400288c:	dc000015 	stw	r16,0(sp)
 4002890:	dfc00415 	stw	ra,16(sp)
 4002894:	dc400115 	stw	r17,4(sp)
 4002898:	2025883a 	mov	r18,r4
 400289c:	2827883a 	mov	r19,r5
 40028a0:	3021883a 	mov	r16,r6
 40028a4:	20000226 	beq	r4,zero,40028b0 <__swbuf_r+0x30>
 40028a8:	20800e17 	ldw	r2,56(r4)
 40028ac:	10004226 	beq	r2,zero,40029b8 <__swbuf_r+0x138>
 40028b0:	80800617 	ldw	r2,24(r16)
 40028b4:	8100030b 	ldhu	r4,12(r16)
 40028b8:	80800215 	stw	r2,8(r16)
 40028bc:	2080020c 	andi	r2,r4,8
 40028c0:	10003626 	beq	r2,zero,400299c <__swbuf_r+0x11c>
 40028c4:	80c00417 	ldw	r3,16(r16)
 40028c8:	18003426 	beq	r3,zero,400299c <__swbuf_r+0x11c>
 40028cc:	2088000c 	andi	r2,r4,8192
 40028d0:	9c403fcc 	andi	r17,r19,255
 40028d4:	10001a26 	beq	r2,zero,4002940 <__swbuf_r+0xc0>
 40028d8:	80800017 	ldw	r2,0(r16)
 40028dc:	81000517 	ldw	r4,20(r16)
 40028e0:	10c7c83a 	sub	r3,r2,r3
 40028e4:	1900200e 	bge	r3,r4,4002968 <__swbuf_r+0xe8>
 40028e8:	18c00044 	addi	r3,r3,1
 40028ec:	81000217 	ldw	r4,8(r16)
 40028f0:	11400044 	addi	r5,r2,1
 40028f4:	81400015 	stw	r5,0(r16)
 40028f8:	213fffc4 	addi	r4,r4,-1
 40028fc:	81000215 	stw	r4,8(r16)
 4002900:	14c00005 	stb	r19,0(r2)
 4002904:	80800517 	ldw	r2,20(r16)
 4002908:	10c01e26 	beq	r2,r3,4002984 <__swbuf_r+0x104>
 400290c:	8080030b 	ldhu	r2,12(r16)
 4002910:	1080004c 	andi	r2,r2,1
 4002914:	10000226 	beq	r2,zero,4002920 <__swbuf_r+0xa0>
 4002918:	00800284 	movi	r2,10
 400291c:	88801926 	beq	r17,r2,4002984 <__swbuf_r+0x104>
 4002920:	8805883a 	mov	r2,r17
 4002924:	dfc00417 	ldw	ra,16(sp)
 4002928:	dcc00317 	ldw	r19,12(sp)
 400292c:	dc800217 	ldw	r18,8(sp)
 4002930:	dc400117 	ldw	r17,4(sp)
 4002934:	dc000017 	ldw	r16,0(sp)
 4002938:	dec00504 	addi	sp,sp,20
 400293c:	f800283a 	ret
 4002940:	81401917 	ldw	r5,100(r16)
 4002944:	00b7ffc4 	movi	r2,-8193
 4002948:	21080014 	ori	r4,r4,8192
 400294c:	2884703a 	and	r2,r5,r2
 4002950:	80801915 	stw	r2,100(r16)
 4002954:	80800017 	ldw	r2,0(r16)
 4002958:	8100030d 	sth	r4,12(r16)
 400295c:	81000517 	ldw	r4,20(r16)
 4002960:	10c7c83a 	sub	r3,r2,r3
 4002964:	193fe016 	blt	r3,r4,40028e8 <__alt_data_end+0xfabfa8e8>
 4002968:	800b883a 	mov	r5,r16
 400296c:	9009883a 	mov	r4,r18
 4002970:	4002ec80 	call	4002ec8 <_fflush_r>
 4002974:	1000071e 	bne	r2,zero,4002994 <__swbuf_r+0x114>
 4002978:	80800017 	ldw	r2,0(r16)
 400297c:	00c00044 	movi	r3,1
 4002980:	003fda06 	br	40028ec <__alt_data_end+0xfabfa8ec>
 4002984:	800b883a 	mov	r5,r16
 4002988:	9009883a 	mov	r4,r18
 400298c:	4002ec80 	call	4002ec8 <_fflush_r>
 4002990:	103fe326 	beq	r2,zero,4002920 <__alt_data_end+0xfabfa920>
 4002994:	00bfffc4 	movi	r2,-1
 4002998:	003fe206 	br	4002924 <__alt_data_end+0xfabfa924>
 400299c:	800b883a 	mov	r5,r16
 40029a0:	9009883a 	mov	r4,r18
 40029a4:	40029d80 	call	40029d8 <__swsetup_r>
 40029a8:	103ffa1e 	bne	r2,zero,4002994 <__alt_data_end+0xfabfa994>
 40029ac:	8100030b 	ldhu	r4,12(r16)
 40029b0:	80c00417 	ldw	r3,16(r16)
 40029b4:	003fc506 	br	40028cc <__alt_data_end+0xfabfa8cc>
 40029b8:	40032a40 	call	40032a4 <__sinit>
 40029bc:	003fbc06 	br	40028b0 <__alt_data_end+0xfabfa8b0>

040029c0 <__swbuf>:
 40029c0:	00810034 	movhi	r2,1024
 40029c4:	1096fb04 	addi	r2,r2,23532
 40029c8:	280d883a 	mov	r6,r5
 40029cc:	200b883a 	mov	r5,r4
 40029d0:	11000017 	ldw	r4,0(r2)
 40029d4:	40028801 	jmpi	4002880 <__swbuf_r>

040029d8 <__swsetup_r>:
 40029d8:	00810034 	movhi	r2,1024
 40029dc:	defffd04 	addi	sp,sp,-12
 40029e0:	1096fb04 	addi	r2,r2,23532
 40029e4:	dc400115 	stw	r17,4(sp)
 40029e8:	2023883a 	mov	r17,r4
 40029ec:	11000017 	ldw	r4,0(r2)
 40029f0:	dc000015 	stw	r16,0(sp)
 40029f4:	dfc00215 	stw	ra,8(sp)
 40029f8:	2821883a 	mov	r16,r5
 40029fc:	20000226 	beq	r4,zero,4002a08 <__swsetup_r+0x30>
 4002a00:	20800e17 	ldw	r2,56(r4)
 4002a04:	10003126 	beq	r2,zero,4002acc <__swsetup_r+0xf4>
 4002a08:	8080030b 	ldhu	r2,12(r16)
 4002a0c:	10c0020c 	andi	r3,r2,8
 4002a10:	1009883a 	mov	r4,r2
 4002a14:	18000f26 	beq	r3,zero,4002a54 <__swsetup_r+0x7c>
 4002a18:	80c00417 	ldw	r3,16(r16)
 4002a1c:	18001526 	beq	r3,zero,4002a74 <__swsetup_r+0x9c>
 4002a20:	1100004c 	andi	r4,r2,1
 4002a24:	20001c1e 	bne	r4,zero,4002a98 <__swsetup_r+0xc0>
 4002a28:	1080008c 	andi	r2,r2,2
 4002a2c:	1000291e 	bne	r2,zero,4002ad4 <__swsetup_r+0xfc>
 4002a30:	80800517 	ldw	r2,20(r16)
 4002a34:	80800215 	stw	r2,8(r16)
 4002a38:	18001c26 	beq	r3,zero,4002aac <__swsetup_r+0xd4>
 4002a3c:	0005883a 	mov	r2,zero
 4002a40:	dfc00217 	ldw	ra,8(sp)
 4002a44:	dc400117 	ldw	r17,4(sp)
 4002a48:	dc000017 	ldw	r16,0(sp)
 4002a4c:	dec00304 	addi	sp,sp,12
 4002a50:	f800283a 	ret
 4002a54:	2080040c 	andi	r2,r4,16
 4002a58:	10002e26 	beq	r2,zero,4002b14 <__swsetup_r+0x13c>
 4002a5c:	2080010c 	andi	r2,r4,4
 4002a60:	10001e1e 	bne	r2,zero,4002adc <__swsetup_r+0x104>
 4002a64:	80c00417 	ldw	r3,16(r16)
 4002a68:	20800214 	ori	r2,r4,8
 4002a6c:	8080030d 	sth	r2,12(r16)
 4002a70:	183feb1e 	bne	r3,zero,4002a20 <__alt_data_end+0xfabfaa20>
 4002a74:	1100a00c 	andi	r4,r2,640
 4002a78:	01408004 	movi	r5,512
 4002a7c:	217fe826 	beq	r4,r5,4002a20 <__alt_data_end+0xfabfaa20>
 4002a80:	800b883a 	mov	r5,r16
 4002a84:	8809883a 	mov	r4,r17
 4002a88:	40038b00 	call	40038b0 <__smakebuf_r>
 4002a8c:	8080030b 	ldhu	r2,12(r16)
 4002a90:	80c00417 	ldw	r3,16(r16)
 4002a94:	003fe206 	br	4002a20 <__alt_data_end+0xfabfaa20>
 4002a98:	80800517 	ldw	r2,20(r16)
 4002a9c:	80000215 	stw	zero,8(r16)
 4002aa0:	0085c83a 	sub	r2,zero,r2
 4002aa4:	80800615 	stw	r2,24(r16)
 4002aa8:	183fe41e 	bne	r3,zero,4002a3c <__alt_data_end+0xfabfaa3c>
 4002aac:	80c0030b 	ldhu	r3,12(r16)
 4002ab0:	0005883a 	mov	r2,zero
 4002ab4:	1900200c 	andi	r4,r3,128
 4002ab8:	203fe126 	beq	r4,zero,4002a40 <__alt_data_end+0xfabfaa40>
 4002abc:	18c01014 	ori	r3,r3,64
 4002ac0:	80c0030d 	sth	r3,12(r16)
 4002ac4:	00bfffc4 	movi	r2,-1
 4002ac8:	003fdd06 	br	4002a40 <__alt_data_end+0xfabfaa40>
 4002acc:	40032a40 	call	40032a4 <__sinit>
 4002ad0:	003fcd06 	br	4002a08 <__alt_data_end+0xfabfaa08>
 4002ad4:	0005883a 	mov	r2,zero
 4002ad8:	003fd606 	br	4002a34 <__alt_data_end+0xfabfaa34>
 4002adc:	81400c17 	ldw	r5,48(r16)
 4002ae0:	28000626 	beq	r5,zero,4002afc <__swsetup_r+0x124>
 4002ae4:	80801004 	addi	r2,r16,64
 4002ae8:	28800326 	beq	r5,r2,4002af8 <__swsetup_r+0x120>
 4002aec:	8809883a 	mov	r4,r17
 4002af0:	40034180 	call	4003418 <_free_r>
 4002af4:	8100030b 	ldhu	r4,12(r16)
 4002af8:	80000c15 	stw	zero,48(r16)
 4002afc:	80c00417 	ldw	r3,16(r16)
 4002b00:	00bff6c4 	movi	r2,-37
 4002b04:	1108703a 	and	r4,r2,r4
 4002b08:	80000115 	stw	zero,4(r16)
 4002b0c:	80c00015 	stw	r3,0(r16)
 4002b10:	003fd506 	br	4002a68 <__alt_data_end+0xfabfaa68>
 4002b14:	00800244 	movi	r2,9
 4002b18:	88800015 	stw	r2,0(r17)
 4002b1c:	20801014 	ori	r2,r4,64
 4002b20:	8080030d 	sth	r2,12(r16)
 4002b24:	00bfffc4 	movi	r2,-1
 4002b28:	003fc506 	br	4002a40 <__alt_data_end+0xfabfaa40>

04002b2c <__call_exitprocs>:
 4002b2c:	defff504 	addi	sp,sp,-44
 4002b30:	df000915 	stw	fp,36(sp)
 4002b34:	dd400615 	stw	r21,24(sp)
 4002b38:	dc800315 	stw	r18,12(sp)
 4002b3c:	dfc00a15 	stw	ra,40(sp)
 4002b40:	ddc00815 	stw	r23,32(sp)
 4002b44:	dd800715 	stw	r22,28(sp)
 4002b48:	dd000515 	stw	r20,20(sp)
 4002b4c:	dcc00415 	stw	r19,16(sp)
 4002b50:	dc400215 	stw	r17,8(sp)
 4002b54:	dc000115 	stw	r16,4(sp)
 4002b58:	d9000015 	stw	r4,0(sp)
 4002b5c:	2839883a 	mov	fp,r5
 4002b60:	04800044 	movi	r18,1
 4002b64:	057fffc4 	movi	r21,-1
 4002b68:	00810034 	movhi	r2,1024
 4002b6c:	1096fa04 	addi	r2,r2,23528
 4002b70:	12000017 	ldw	r8,0(r2)
 4002b74:	45005217 	ldw	r20,328(r8)
 4002b78:	44c05204 	addi	r19,r8,328
 4002b7c:	a0001c26 	beq	r20,zero,4002bf0 <__call_exitprocs+0xc4>
 4002b80:	a0800117 	ldw	r2,4(r20)
 4002b84:	15ffffc4 	addi	r23,r2,-1
 4002b88:	b8000d16 	blt	r23,zero,4002bc0 <__call_exitprocs+0x94>
 4002b8c:	14000044 	addi	r16,r2,1
 4002b90:	8421883a 	add	r16,r16,r16
 4002b94:	8421883a 	add	r16,r16,r16
 4002b98:	84402004 	addi	r17,r16,128
 4002b9c:	a463883a 	add	r17,r20,r17
 4002ba0:	a421883a 	add	r16,r20,r16
 4002ba4:	e0001e26 	beq	fp,zero,4002c20 <__call_exitprocs+0xf4>
 4002ba8:	80804017 	ldw	r2,256(r16)
 4002bac:	e0801c26 	beq	fp,r2,4002c20 <__call_exitprocs+0xf4>
 4002bb0:	bdffffc4 	addi	r23,r23,-1
 4002bb4:	843fff04 	addi	r16,r16,-4
 4002bb8:	8c7fff04 	addi	r17,r17,-4
 4002bbc:	bd7ff91e 	bne	r23,r21,4002ba4 <__alt_data_end+0xfabfaba4>
 4002bc0:	00800034 	movhi	r2,0
 4002bc4:	10800004 	addi	r2,r2,0
 4002bc8:	10000926 	beq	r2,zero,4002bf0 <__call_exitprocs+0xc4>
 4002bcc:	a0800117 	ldw	r2,4(r20)
 4002bd0:	1000301e 	bne	r2,zero,4002c94 <__call_exitprocs+0x168>
 4002bd4:	a0800017 	ldw	r2,0(r20)
 4002bd8:	10003226 	beq	r2,zero,4002ca4 <__call_exitprocs+0x178>
 4002bdc:	a009883a 	mov	r4,r20
 4002be0:	98800015 	stw	r2,0(r19)
 4002be4:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 4002be8:	9d000017 	ldw	r20,0(r19)
 4002bec:	a03fe41e 	bne	r20,zero,4002b80 <__alt_data_end+0xfabfab80>
 4002bf0:	dfc00a17 	ldw	ra,40(sp)
 4002bf4:	df000917 	ldw	fp,36(sp)
 4002bf8:	ddc00817 	ldw	r23,32(sp)
 4002bfc:	dd800717 	ldw	r22,28(sp)
 4002c00:	dd400617 	ldw	r21,24(sp)
 4002c04:	dd000517 	ldw	r20,20(sp)
 4002c08:	dcc00417 	ldw	r19,16(sp)
 4002c0c:	dc800317 	ldw	r18,12(sp)
 4002c10:	dc400217 	ldw	r17,8(sp)
 4002c14:	dc000117 	ldw	r16,4(sp)
 4002c18:	dec00b04 	addi	sp,sp,44
 4002c1c:	f800283a 	ret
 4002c20:	a0800117 	ldw	r2,4(r20)
 4002c24:	80c00017 	ldw	r3,0(r16)
 4002c28:	10bfffc4 	addi	r2,r2,-1
 4002c2c:	15c01426 	beq	r2,r23,4002c80 <__call_exitprocs+0x154>
 4002c30:	80000015 	stw	zero,0(r16)
 4002c34:	183fde26 	beq	r3,zero,4002bb0 <__alt_data_end+0xfabfabb0>
 4002c38:	95c8983a 	sll	r4,r18,r23
 4002c3c:	a0806217 	ldw	r2,392(r20)
 4002c40:	a5800117 	ldw	r22,4(r20)
 4002c44:	2084703a 	and	r2,r4,r2
 4002c48:	10000b26 	beq	r2,zero,4002c78 <__call_exitprocs+0x14c>
 4002c4c:	a0806317 	ldw	r2,396(r20)
 4002c50:	2088703a 	and	r4,r4,r2
 4002c54:	20000c1e 	bne	r4,zero,4002c88 <__call_exitprocs+0x15c>
 4002c58:	89400017 	ldw	r5,0(r17)
 4002c5c:	d9000017 	ldw	r4,0(sp)
 4002c60:	183ee83a 	callr	r3
 4002c64:	a0800117 	ldw	r2,4(r20)
 4002c68:	15bfbf1e 	bne	r2,r22,4002b68 <__alt_data_end+0xfabfab68>
 4002c6c:	98800017 	ldw	r2,0(r19)
 4002c70:	153fcf26 	beq	r2,r20,4002bb0 <__alt_data_end+0xfabfabb0>
 4002c74:	003fbc06 	br	4002b68 <__alt_data_end+0xfabfab68>
 4002c78:	183ee83a 	callr	r3
 4002c7c:	003ff906 	br	4002c64 <__alt_data_end+0xfabfac64>
 4002c80:	a5c00115 	stw	r23,4(r20)
 4002c84:	003feb06 	br	4002c34 <__alt_data_end+0xfabfac34>
 4002c88:	89000017 	ldw	r4,0(r17)
 4002c8c:	183ee83a 	callr	r3
 4002c90:	003ff406 	br	4002c64 <__alt_data_end+0xfabfac64>
 4002c94:	a0800017 	ldw	r2,0(r20)
 4002c98:	a027883a 	mov	r19,r20
 4002c9c:	1029883a 	mov	r20,r2
 4002ca0:	003fb606 	br	4002b7c <__alt_data_end+0xfabfab7c>
 4002ca4:	0005883a 	mov	r2,zero
 4002ca8:	003ffb06 	br	4002c98 <__alt_data_end+0xfabfac98>

04002cac <__sflush_r>:
 4002cac:	2880030b 	ldhu	r2,12(r5)
 4002cb0:	defffb04 	addi	sp,sp,-20
 4002cb4:	dcc00315 	stw	r19,12(sp)
 4002cb8:	dc400115 	stw	r17,4(sp)
 4002cbc:	dfc00415 	stw	ra,16(sp)
 4002cc0:	dc800215 	stw	r18,8(sp)
 4002cc4:	dc000015 	stw	r16,0(sp)
 4002cc8:	10c0020c 	andi	r3,r2,8
 4002ccc:	2823883a 	mov	r17,r5
 4002cd0:	2027883a 	mov	r19,r4
 4002cd4:	1800311e 	bne	r3,zero,4002d9c <__sflush_r+0xf0>
 4002cd8:	28c00117 	ldw	r3,4(r5)
 4002cdc:	10820014 	ori	r2,r2,2048
 4002ce0:	2880030d 	sth	r2,12(r5)
 4002ce4:	00c04b0e 	bge	zero,r3,4002e14 <__sflush_r+0x168>
 4002ce8:	8a000a17 	ldw	r8,40(r17)
 4002cec:	40002326 	beq	r8,zero,4002d7c <__sflush_r+0xd0>
 4002cf0:	9c000017 	ldw	r16,0(r19)
 4002cf4:	10c4000c 	andi	r3,r2,4096
 4002cf8:	98000015 	stw	zero,0(r19)
 4002cfc:	18004826 	beq	r3,zero,4002e20 <__sflush_r+0x174>
 4002d00:	89801417 	ldw	r6,80(r17)
 4002d04:	10c0010c 	andi	r3,r2,4
 4002d08:	18000626 	beq	r3,zero,4002d24 <__sflush_r+0x78>
 4002d0c:	88c00117 	ldw	r3,4(r17)
 4002d10:	88800c17 	ldw	r2,48(r17)
 4002d14:	30cdc83a 	sub	r6,r6,r3
 4002d18:	10000226 	beq	r2,zero,4002d24 <__sflush_r+0x78>
 4002d1c:	88800f17 	ldw	r2,60(r17)
 4002d20:	308dc83a 	sub	r6,r6,r2
 4002d24:	89400717 	ldw	r5,28(r17)
 4002d28:	000f883a 	mov	r7,zero
 4002d2c:	9809883a 	mov	r4,r19
 4002d30:	403ee83a 	callr	r8
 4002d34:	00ffffc4 	movi	r3,-1
 4002d38:	10c04426 	beq	r2,r3,4002e4c <__sflush_r+0x1a0>
 4002d3c:	88c0030b 	ldhu	r3,12(r17)
 4002d40:	89000417 	ldw	r4,16(r17)
 4002d44:	88000115 	stw	zero,4(r17)
 4002d48:	197dffcc 	andi	r5,r3,63487
 4002d4c:	8940030d 	sth	r5,12(r17)
 4002d50:	89000015 	stw	r4,0(r17)
 4002d54:	18c4000c 	andi	r3,r3,4096
 4002d58:	18002c1e 	bne	r3,zero,4002e0c <__sflush_r+0x160>
 4002d5c:	89400c17 	ldw	r5,48(r17)
 4002d60:	9c000015 	stw	r16,0(r19)
 4002d64:	28000526 	beq	r5,zero,4002d7c <__sflush_r+0xd0>
 4002d68:	88801004 	addi	r2,r17,64
 4002d6c:	28800226 	beq	r5,r2,4002d78 <__sflush_r+0xcc>
 4002d70:	9809883a 	mov	r4,r19
 4002d74:	40034180 	call	4003418 <_free_r>
 4002d78:	88000c15 	stw	zero,48(r17)
 4002d7c:	0005883a 	mov	r2,zero
 4002d80:	dfc00417 	ldw	ra,16(sp)
 4002d84:	dcc00317 	ldw	r19,12(sp)
 4002d88:	dc800217 	ldw	r18,8(sp)
 4002d8c:	dc400117 	ldw	r17,4(sp)
 4002d90:	dc000017 	ldw	r16,0(sp)
 4002d94:	dec00504 	addi	sp,sp,20
 4002d98:	f800283a 	ret
 4002d9c:	2c800417 	ldw	r18,16(r5)
 4002da0:	903ff626 	beq	r18,zero,4002d7c <__alt_data_end+0xfabfad7c>
 4002da4:	2c000017 	ldw	r16,0(r5)
 4002da8:	108000cc 	andi	r2,r2,3
 4002dac:	2c800015 	stw	r18,0(r5)
 4002db0:	84a1c83a 	sub	r16,r16,r18
 4002db4:	1000131e 	bne	r2,zero,4002e04 <__sflush_r+0x158>
 4002db8:	28800517 	ldw	r2,20(r5)
 4002dbc:	88800215 	stw	r2,8(r17)
 4002dc0:	04000316 	blt	zero,r16,4002dd0 <__sflush_r+0x124>
 4002dc4:	003fed06 	br	4002d7c <__alt_data_end+0xfabfad7c>
 4002dc8:	90a5883a 	add	r18,r18,r2
 4002dcc:	043feb0e 	bge	zero,r16,4002d7c <__alt_data_end+0xfabfad7c>
 4002dd0:	88800917 	ldw	r2,36(r17)
 4002dd4:	89400717 	ldw	r5,28(r17)
 4002dd8:	800f883a 	mov	r7,r16
 4002ddc:	900d883a 	mov	r6,r18
 4002de0:	9809883a 	mov	r4,r19
 4002de4:	103ee83a 	callr	r2
 4002de8:	80a1c83a 	sub	r16,r16,r2
 4002dec:	00bff616 	blt	zero,r2,4002dc8 <__alt_data_end+0xfabfadc8>
 4002df0:	88c0030b 	ldhu	r3,12(r17)
 4002df4:	00bfffc4 	movi	r2,-1
 4002df8:	18c01014 	ori	r3,r3,64
 4002dfc:	88c0030d 	sth	r3,12(r17)
 4002e00:	003fdf06 	br	4002d80 <__alt_data_end+0xfabfad80>
 4002e04:	0005883a 	mov	r2,zero
 4002e08:	003fec06 	br	4002dbc <__alt_data_end+0xfabfadbc>
 4002e0c:	88801415 	stw	r2,80(r17)
 4002e10:	003fd206 	br	4002d5c <__alt_data_end+0xfabfad5c>
 4002e14:	28c00f17 	ldw	r3,60(r5)
 4002e18:	00ffb316 	blt	zero,r3,4002ce8 <__alt_data_end+0xfabface8>
 4002e1c:	003fd706 	br	4002d7c <__alt_data_end+0xfabfad7c>
 4002e20:	89400717 	ldw	r5,28(r17)
 4002e24:	000d883a 	mov	r6,zero
 4002e28:	01c00044 	movi	r7,1
 4002e2c:	9809883a 	mov	r4,r19
 4002e30:	403ee83a 	callr	r8
 4002e34:	100d883a 	mov	r6,r2
 4002e38:	00bfffc4 	movi	r2,-1
 4002e3c:	30801426 	beq	r6,r2,4002e90 <__sflush_r+0x1e4>
 4002e40:	8880030b 	ldhu	r2,12(r17)
 4002e44:	8a000a17 	ldw	r8,40(r17)
 4002e48:	003fae06 	br	4002d04 <__alt_data_end+0xfabfad04>
 4002e4c:	98c00017 	ldw	r3,0(r19)
 4002e50:	183fba26 	beq	r3,zero,4002d3c <__alt_data_end+0xfabfad3c>
 4002e54:	01000744 	movi	r4,29
 4002e58:	19000626 	beq	r3,r4,4002e74 <__sflush_r+0x1c8>
 4002e5c:	01000584 	movi	r4,22
 4002e60:	19000426 	beq	r3,r4,4002e74 <__sflush_r+0x1c8>
 4002e64:	88c0030b 	ldhu	r3,12(r17)
 4002e68:	18c01014 	ori	r3,r3,64
 4002e6c:	88c0030d 	sth	r3,12(r17)
 4002e70:	003fc306 	br	4002d80 <__alt_data_end+0xfabfad80>
 4002e74:	8880030b 	ldhu	r2,12(r17)
 4002e78:	88c00417 	ldw	r3,16(r17)
 4002e7c:	88000115 	stw	zero,4(r17)
 4002e80:	10bdffcc 	andi	r2,r2,63487
 4002e84:	8880030d 	sth	r2,12(r17)
 4002e88:	88c00015 	stw	r3,0(r17)
 4002e8c:	003fb306 	br	4002d5c <__alt_data_end+0xfabfad5c>
 4002e90:	98800017 	ldw	r2,0(r19)
 4002e94:	103fea26 	beq	r2,zero,4002e40 <__alt_data_end+0xfabfae40>
 4002e98:	00c00744 	movi	r3,29
 4002e9c:	10c00226 	beq	r2,r3,4002ea8 <__sflush_r+0x1fc>
 4002ea0:	00c00584 	movi	r3,22
 4002ea4:	10c0031e 	bne	r2,r3,4002eb4 <__sflush_r+0x208>
 4002ea8:	9c000015 	stw	r16,0(r19)
 4002eac:	0005883a 	mov	r2,zero
 4002eb0:	003fb306 	br	4002d80 <__alt_data_end+0xfabfad80>
 4002eb4:	88c0030b 	ldhu	r3,12(r17)
 4002eb8:	3005883a 	mov	r2,r6
 4002ebc:	18c01014 	ori	r3,r3,64
 4002ec0:	88c0030d 	sth	r3,12(r17)
 4002ec4:	003fae06 	br	4002d80 <__alt_data_end+0xfabfad80>

04002ec8 <_fflush_r>:
 4002ec8:	defffd04 	addi	sp,sp,-12
 4002ecc:	dc000115 	stw	r16,4(sp)
 4002ed0:	dfc00215 	stw	ra,8(sp)
 4002ed4:	2021883a 	mov	r16,r4
 4002ed8:	20000226 	beq	r4,zero,4002ee4 <_fflush_r+0x1c>
 4002edc:	20800e17 	ldw	r2,56(r4)
 4002ee0:	10000c26 	beq	r2,zero,4002f14 <_fflush_r+0x4c>
 4002ee4:	2880030f 	ldh	r2,12(r5)
 4002ee8:	1000051e 	bne	r2,zero,4002f00 <_fflush_r+0x38>
 4002eec:	0005883a 	mov	r2,zero
 4002ef0:	dfc00217 	ldw	ra,8(sp)
 4002ef4:	dc000117 	ldw	r16,4(sp)
 4002ef8:	dec00304 	addi	sp,sp,12
 4002efc:	f800283a 	ret
 4002f00:	8009883a 	mov	r4,r16
 4002f04:	dfc00217 	ldw	ra,8(sp)
 4002f08:	dc000117 	ldw	r16,4(sp)
 4002f0c:	dec00304 	addi	sp,sp,12
 4002f10:	4002cac1 	jmpi	4002cac <__sflush_r>
 4002f14:	d9400015 	stw	r5,0(sp)
 4002f18:	40032a40 	call	40032a4 <__sinit>
 4002f1c:	d9400017 	ldw	r5,0(sp)
 4002f20:	003ff006 	br	4002ee4 <__alt_data_end+0xfabfaee4>

04002f24 <fflush>:
 4002f24:	20000526 	beq	r4,zero,4002f3c <fflush+0x18>
 4002f28:	00810034 	movhi	r2,1024
 4002f2c:	1096fb04 	addi	r2,r2,23532
 4002f30:	200b883a 	mov	r5,r4
 4002f34:	11000017 	ldw	r4,0(r2)
 4002f38:	4002ec81 	jmpi	4002ec8 <_fflush_r>
 4002f3c:	00810034 	movhi	r2,1024
 4002f40:	1096fa04 	addi	r2,r2,23528
 4002f44:	11000017 	ldw	r4,0(r2)
 4002f48:	01410034 	movhi	r5,1024
 4002f4c:	294bb204 	addi	r5,r5,11976
 4002f50:	40037ec1 	jmpi	40037ec <_fwalk_reent>

04002f54 <__fp_unlock>:
 4002f54:	0005883a 	mov	r2,zero
 4002f58:	f800283a 	ret

04002f5c <_cleanup_r>:
 4002f5c:	01410034 	movhi	r5,1024
 4002f60:	2951f504 	addi	r5,r5,18388
 4002f64:	40037ec1 	jmpi	40037ec <_fwalk_reent>

04002f68 <__sinit.part.1>:
 4002f68:	defff704 	addi	sp,sp,-36
 4002f6c:	00c10034 	movhi	r3,1024
 4002f70:	dfc00815 	stw	ra,32(sp)
 4002f74:	ddc00715 	stw	r23,28(sp)
 4002f78:	dd800615 	stw	r22,24(sp)
 4002f7c:	dd400515 	stw	r21,20(sp)
 4002f80:	dd000415 	stw	r20,16(sp)
 4002f84:	dcc00315 	stw	r19,12(sp)
 4002f88:	dc800215 	stw	r18,8(sp)
 4002f8c:	dc400115 	stw	r17,4(sp)
 4002f90:	dc000015 	stw	r16,0(sp)
 4002f94:	18cbd704 	addi	r3,r3,12124
 4002f98:	24000117 	ldw	r16,4(r4)
 4002f9c:	20c00f15 	stw	r3,60(r4)
 4002fa0:	2080bb04 	addi	r2,r4,748
 4002fa4:	00c000c4 	movi	r3,3
 4002fa8:	20c0b915 	stw	r3,740(r4)
 4002fac:	2080ba15 	stw	r2,744(r4)
 4002fb0:	2000b815 	stw	zero,736(r4)
 4002fb4:	05c00204 	movi	r23,8
 4002fb8:	00800104 	movi	r2,4
 4002fbc:	2025883a 	mov	r18,r4
 4002fc0:	b80d883a 	mov	r6,r23
 4002fc4:	81001704 	addi	r4,r16,92
 4002fc8:	000b883a 	mov	r5,zero
 4002fcc:	80000015 	stw	zero,0(r16)
 4002fd0:	80000115 	stw	zero,4(r16)
 4002fd4:	80000215 	stw	zero,8(r16)
 4002fd8:	8080030d 	sth	r2,12(r16)
 4002fdc:	80001915 	stw	zero,100(r16)
 4002fe0:	8000038d 	sth	zero,14(r16)
 4002fe4:	80000415 	stw	zero,16(r16)
 4002fe8:	80000515 	stw	zero,20(r16)
 4002fec:	80000615 	stw	zero,24(r16)
 4002ff0:	40042780 	call	4004278 <memset>
 4002ff4:	05810034 	movhi	r22,1024
 4002ff8:	94400217 	ldw	r17,8(r18)
 4002ffc:	05410034 	movhi	r21,1024
 4003000:	05010034 	movhi	r20,1024
 4003004:	04c10034 	movhi	r19,1024
 4003008:	b5917904 	addi	r22,r22,17892
 400300c:	ad519004 	addi	r21,r21,17984
 4003010:	a511af04 	addi	r20,r20,18108
 4003014:	9cd1c604 	addi	r19,r19,18200
 4003018:	85800815 	stw	r22,32(r16)
 400301c:	85400915 	stw	r21,36(r16)
 4003020:	85000a15 	stw	r20,40(r16)
 4003024:	84c00b15 	stw	r19,44(r16)
 4003028:	84000715 	stw	r16,28(r16)
 400302c:	00800284 	movi	r2,10
 4003030:	8880030d 	sth	r2,12(r17)
 4003034:	00800044 	movi	r2,1
 4003038:	b80d883a 	mov	r6,r23
 400303c:	89001704 	addi	r4,r17,92
 4003040:	000b883a 	mov	r5,zero
 4003044:	88000015 	stw	zero,0(r17)
 4003048:	88000115 	stw	zero,4(r17)
 400304c:	88000215 	stw	zero,8(r17)
 4003050:	88001915 	stw	zero,100(r17)
 4003054:	8880038d 	sth	r2,14(r17)
 4003058:	88000415 	stw	zero,16(r17)
 400305c:	88000515 	stw	zero,20(r17)
 4003060:	88000615 	stw	zero,24(r17)
 4003064:	40042780 	call	4004278 <memset>
 4003068:	94000317 	ldw	r16,12(r18)
 400306c:	00800484 	movi	r2,18
 4003070:	8c400715 	stw	r17,28(r17)
 4003074:	8d800815 	stw	r22,32(r17)
 4003078:	8d400915 	stw	r21,36(r17)
 400307c:	8d000a15 	stw	r20,40(r17)
 4003080:	8cc00b15 	stw	r19,44(r17)
 4003084:	8080030d 	sth	r2,12(r16)
 4003088:	00800084 	movi	r2,2
 400308c:	80000015 	stw	zero,0(r16)
 4003090:	80000115 	stw	zero,4(r16)
 4003094:	80000215 	stw	zero,8(r16)
 4003098:	80001915 	stw	zero,100(r16)
 400309c:	8080038d 	sth	r2,14(r16)
 40030a0:	80000415 	stw	zero,16(r16)
 40030a4:	80000515 	stw	zero,20(r16)
 40030a8:	80000615 	stw	zero,24(r16)
 40030ac:	b80d883a 	mov	r6,r23
 40030b0:	000b883a 	mov	r5,zero
 40030b4:	81001704 	addi	r4,r16,92
 40030b8:	40042780 	call	4004278 <memset>
 40030bc:	00800044 	movi	r2,1
 40030c0:	84000715 	stw	r16,28(r16)
 40030c4:	85800815 	stw	r22,32(r16)
 40030c8:	85400915 	stw	r21,36(r16)
 40030cc:	85000a15 	stw	r20,40(r16)
 40030d0:	84c00b15 	stw	r19,44(r16)
 40030d4:	90800e15 	stw	r2,56(r18)
 40030d8:	dfc00817 	ldw	ra,32(sp)
 40030dc:	ddc00717 	ldw	r23,28(sp)
 40030e0:	dd800617 	ldw	r22,24(sp)
 40030e4:	dd400517 	ldw	r21,20(sp)
 40030e8:	dd000417 	ldw	r20,16(sp)
 40030ec:	dcc00317 	ldw	r19,12(sp)
 40030f0:	dc800217 	ldw	r18,8(sp)
 40030f4:	dc400117 	ldw	r17,4(sp)
 40030f8:	dc000017 	ldw	r16,0(sp)
 40030fc:	dec00904 	addi	sp,sp,36
 4003100:	f800283a 	ret

04003104 <__fp_lock>:
 4003104:	0005883a 	mov	r2,zero
 4003108:	f800283a 	ret

0400310c <__sfmoreglue>:
 400310c:	defffc04 	addi	sp,sp,-16
 4003110:	dc400115 	stw	r17,4(sp)
 4003114:	2c7fffc4 	addi	r17,r5,-1
 4003118:	8c401a24 	muli	r17,r17,104
 400311c:	dc800215 	stw	r18,8(sp)
 4003120:	2825883a 	mov	r18,r5
 4003124:	89401d04 	addi	r5,r17,116
 4003128:	dc000015 	stw	r16,0(sp)
 400312c:	dfc00315 	stw	ra,12(sp)
 4003130:	4003a6c0 	call	4003a6c <_malloc_r>
 4003134:	1021883a 	mov	r16,r2
 4003138:	10000726 	beq	r2,zero,4003158 <__sfmoreglue+0x4c>
 400313c:	11000304 	addi	r4,r2,12
 4003140:	10000015 	stw	zero,0(r2)
 4003144:	14800115 	stw	r18,4(r2)
 4003148:	11000215 	stw	r4,8(r2)
 400314c:	89801a04 	addi	r6,r17,104
 4003150:	000b883a 	mov	r5,zero
 4003154:	40042780 	call	4004278 <memset>
 4003158:	8005883a 	mov	r2,r16
 400315c:	dfc00317 	ldw	ra,12(sp)
 4003160:	dc800217 	ldw	r18,8(sp)
 4003164:	dc400117 	ldw	r17,4(sp)
 4003168:	dc000017 	ldw	r16,0(sp)
 400316c:	dec00404 	addi	sp,sp,16
 4003170:	f800283a 	ret

04003174 <__sfp>:
 4003174:	defffb04 	addi	sp,sp,-20
 4003178:	dc000015 	stw	r16,0(sp)
 400317c:	04010034 	movhi	r16,1024
 4003180:	8416fa04 	addi	r16,r16,23528
 4003184:	dcc00315 	stw	r19,12(sp)
 4003188:	2027883a 	mov	r19,r4
 400318c:	81000017 	ldw	r4,0(r16)
 4003190:	dfc00415 	stw	ra,16(sp)
 4003194:	dc800215 	stw	r18,8(sp)
 4003198:	20800e17 	ldw	r2,56(r4)
 400319c:	dc400115 	stw	r17,4(sp)
 40031a0:	1000021e 	bne	r2,zero,40031ac <__sfp+0x38>
 40031a4:	4002f680 	call	4002f68 <__sinit.part.1>
 40031a8:	81000017 	ldw	r4,0(r16)
 40031ac:	2480b804 	addi	r18,r4,736
 40031b0:	047fffc4 	movi	r17,-1
 40031b4:	91000117 	ldw	r4,4(r18)
 40031b8:	94000217 	ldw	r16,8(r18)
 40031bc:	213fffc4 	addi	r4,r4,-1
 40031c0:	20000a16 	blt	r4,zero,40031ec <__sfp+0x78>
 40031c4:	8080030f 	ldh	r2,12(r16)
 40031c8:	10000c26 	beq	r2,zero,40031fc <__sfp+0x88>
 40031cc:	80c01d04 	addi	r3,r16,116
 40031d0:	00000206 	br	40031dc <__sfp+0x68>
 40031d4:	18bfe60f 	ldh	r2,-104(r3)
 40031d8:	10000826 	beq	r2,zero,40031fc <__sfp+0x88>
 40031dc:	213fffc4 	addi	r4,r4,-1
 40031e0:	1c3ffd04 	addi	r16,r3,-12
 40031e4:	18c01a04 	addi	r3,r3,104
 40031e8:	247ffa1e 	bne	r4,r17,40031d4 <__alt_data_end+0xfabfb1d4>
 40031ec:	90800017 	ldw	r2,0(r18)
 40031f0:	10001d26 	beq	r2,zero,4003268 <__sfp+0xf4>
 40031f4:	1025883a 	mov	r18,r2
 40031f8:	003fee06 	br	40031b4 <__alt_data_end+0xfabfb1b4>
 40031fc:	00bfffc4 	movi	r2,-1
 4003200:	8080038d 	sth	r2,14(r16)
 4003204:	00800044 	movi	r2,1
 4003208:	8080030d 	sth	r2,12(r16)
 400320c:	80001915 	stw	zero,100(r16)
 4003210:	80000015 	stw	zero,0(r16)
 4003214:	80000215 	stw	zero,8(r16)
 4003218:	80000115 	stw	zero,4(r16)
 400321c:	80000415 	stw	zero,16(r16)
 4003220:	80000515 	stw	zero,20(r16)
 4003224:	80000615 	stw	zero,24(r16)
 4003228:	01800204 	movi	r6,8
 400322c:	000b883a 	mov	r5,zero
 4003230:	81001704 	addi	r4,r16,92
 4003234:	40042780 	call	4004278 <memset>
 4003238:	8005883a 	mov	r2,r16
 400323c:	80000c15 	stw	zero,48(r16)
 4003240:	80000d15 	stw	zero,52(r16)
 4003244:	80001115 	stw	zero,68(r16)
 4003248:	80001215 	stw	zero,72(r16)
 400324c:	dfc00417 	ldw	ra,16(sp)
 4003250:	dcc00317 	ldw	r19,12(sp)
 4003254:	dc800217 	ldw	r18,8(sp)
 4003258:	dc400117 	ldw	r17,4(sp)
 400325c:	dc000017 	ldw	r16,0(sp)
 4003260:	dec00504 	addi	sp,sp,20
 4003264:	f800283a 	ret
 4003268:	01400104 	movi	r5,4
 400326c:	9809883a 	mov	r4,r19
 4003270:	400310c0 	call	400310c <__sfmoreglue>
 4003274:	90800015 	stw	r2,0(r18)
 4003278:	103fde1e 	bne	r2,zero,40031f4 <__alt_data_end+0xfabfb1f4>
 400327c:	00800304 	movi	r2,12
 4003280:	98800015 	stw	r2,0(r19)
 4003284:	0005883a 	mov	r2,zero
 4003288:	003ff006 	br	400324c <__alt_data_end+0xfabfb24c>

0400328c <_cleanup>:
 400328c:	00810034 	movhi	r2,1024
 4003290:	1096fa04 	addi	r2,r2,23528
 4003294:	11000017 	ldw	r4,0(r2)
 4003298:	01410034 	movhi	r5,1024
 400329c:	2951f504 	addi	r5,r5,18388
 40032a0:	40037ec1 	jmpi	40037ec <_fwalk_reent>

040032a4 <__sinit>:
 40032a4:	20800e17 	ldw	r2,56(r4)
 40032a8:	10000126 	beq	r2,zero,40032b0 <__sinit+0xc>
 40032ac:	f800283a 	ret
 40032b0:	4002f681 	jmpi	4002f68 <__sinit.part.1>

040032b4 <__sfp_lock_acquire>:
 40032b4:	f800283a 	ret

040032b8 <__sfp_lock_release>:
 40032b8:	f800283a 	ret

040032bc <__sinit_lock_acquire>:
 40032bc:	f800283a 	ret

040032c0 <__sinit_lock_release>:
 40032c0:	f800283a 	ret

040032c4 <__fp_lock_all>:
 40032c4:	00810034 	movhi	r2,1024
 40032c8:	1096fb04 	addi	r2,r2,23532
 40032cc:	11000017 	ldw	r4,0(r2)
 40032d0:	01410034 	movhi	r5,1024
 40032d4:	294c4104 	addi	r5,r5,12548
 40032d8:	40037281 	jmpi	4003728 <_fwalk>

040032dc <__fp_unlock_all>:
 40032dc:	00810034 	movhi	r2,1024
 40032e0:	1096fb04 	addi	r2,r2,23532
 40032e4:	11000017 	ldw	r4,0(r2)
 40032e8:	01410034 	movhi	r5,1024
 40032ec:	294bd504 	addi	r5,r5,12116
 40032f0:	40037281 	jmpi	4003728 <_fwalk>

040032f4 <_malloc_trim_r>:
 40032f4:	defffb04 	addi	sp,sp,-20
 40032f8:	dcc00315 	stw	r19,12(sp)
 40032fc:	04c10034 	movhi	r19,1024
 4003300:	dc800215 	stw	r18,8(sp)
 4003304:	dc400115 	stw	r17,4(sp)
 4003308:	dc000015 	stw	r16,0(sp)
 400330c:	dfc00415 	stw	ra,16(sp)
 4003310:	2821883a 	mov	r16,r5
 4003314:	9cd5e804 	addi	r19,r19,22432
 4003318:	2025883a 	mov	r18,r4
 400331c:	4004bd40 	call	4004bd4 <__malloc_lock>
 4003320:	98800217 	ldw	r2,8(r19)
 4003324:	14400117 	ldw	r17,4(r2)
 4003328:	00bfff04 	movi	r2,-4
 400332c:	88a2703a 	and	r17,r17,r2
 4003330:	8c21c83a 	sub	r16,r17,r16
 4003334:	8403fbc4 	addi	r16,r16,4079
 4003338:	8020d33a 	srli	r16,r16,12
 400333c:	0083ffc4 	movi	r2,4095
 4003340:	843fffc4 	addi	r16,r16,-1
 4003344:	8020933a 	slli	r16,r16,12
 4003348:	1400060e 	bge	r2,r16,4003364 <_malloc_trim_r+0x70>
 400334c:	000b883a 	mov	r5,zero
 4003350:	9009883a 	mov	r4,r18
 4003354:	40045900 	call	4004590 <_sbrk_r>
 4003358:	98c00217 	ldw	r3,8(r19)
 400335c:	1c47883a 	add	r3,r3,r17
 4003360:	10c00a26 	beq	r2,r3,400338c <_malloc_trim_r+0x98>
 4003364:	9009883a 	mov	r4,r18
 4003368:	4004bd80 	call	4004bd8 <__malloc_unlock>
 400336c:	0005883a 	mov	r2,zero
 4003370:	dfc00417 	ldw	ra,16(sp)
 4003374:	dcc00317 	ldw	r19,12(sp)
 4003378:	dc800217 	ldw	r18,8(sp)
 400337c:	dc400117 	ldw	r17,4(sp)
 4003380:	dc000017 	ldw	r16,0(sp)
 4003384:	dec00504 	addi	sp,sp,20
 4003388:	f800283a 	ret
 400338c:	040bc83a 	sub	r5,zero,r16
 4003390:	9009883a 	mov	r4,r18
 4003394:	40045900 	call	4004590 <_sbrk_r>
 4003398:	00ffffc4 	movi	r3,-1
 400339c:	10c00d26 	beq	r2,r3,40033d4 <_malloc_trim_r+0xe0>
 40033a0:	00c10034 	movhi	r3,1024
 40033a4:	18d9fa04 	addi	r3,r3,26600
 40033a8:	18800017 	ldw	r2,0(r3)
 40033ac:	99000217 	ldw	r4,8(r19)
 40033b0:	8c23c83a 	sub	r17,r17,r16
 40033b4:	8c400054 	ori	r17,r17,1
 40033b8:	1421c83a 	sub	r16,r2,r16
 40033bc:	24400115 	stw	r17,4(r4)
 40033c0:	9009883a 	mov	r4,r18
 40033c4:	1c000015 	stw	r16,0(r3)
 40033c8:	4004bd80 	call	4004bd8 <__malloc_unlock>
 40033cc:	00800044 	movi	r2,1
 40033d0:	003fe706 	br	4003370 <__alt_data_end+0xfabfb370>
 40033d4:	000b883a 	mov	r5,zero
 40033d8:	9009883a 	mov	r4,r18
 40033dc:	40045900 	call	4004590 <_sbrk_r>
 40033e0:	99000217 	ldw	r4,8(r19)
 40033e4:	014003c4 	movi	r5,15
 40033e8:	1107c83a 	sub	r3,r2,r4
 40033ec:	28ffdd0e 	bge	r5,r3,4003364 <__alt_data_end+0xfabfb364>
 40033f0:	01410034 	movhi	r5,1024
 40033f4:	2956fc04 	addi	r5,r5,23536
 40033f8:	29400017 	ldw	r5,0(r5)
 40033fc:	18c00054 	ori	r3,r3,1
 4003400:	20c00115 	stw	r3,4(r4)
 4003404:	00c10034 	movhi	r3,1024
 4003408:	1145c83a 	sub	r2,r2,r5
 400340c:	18d9fa04 	addi	r3,r3,26600
 4003410:	18800015 	stw	r2,0(r3)
 4003414:	003fd306 	br	4003364 <__alt_data_end+0xfabfb364>

04003418 <_free_r>:
 4003418:	28004126 	beq	r5,zero,4003520 <_free_r+0x108>
 400341c:	defffd04 	addi	sp,sp,-12
 4003420:	dc400115 	stw	r17,4(sp)
 4003424:	dc000015 	stw	r16,0(sp)
 4003428:	2023883a 	mov	r17,r4
 400342c:	2821883a 	mov	r16,r5
 4003430:	dfc00215 	stw	ra,8(sp)
 4003434:	4004bd40 	call	4004bd4 <__malloc_lock>
 4003438:	81ffff17 	ldw	r7,-4(r16)
 400343c:	00bfff84 	movi	r2,-2
 4003440:	01010034 	movhi	r4,1024
 4003444:	81bffe04 	addi	r6,r16,-8
 4003448:	3884703a 	and	r2,r7,r2
 400344c:	2115e804 	addi	r4,r4,22432
 4003450:	308b883a 	add	r5,r6,r2
 4003454:	2a400117 	ldw	r9,4(r5)
 4003458:	22000217 	ldw	r8,8(r4)
 400345c:	00ffff04 	movi	r3,-4
 4003460:	48c6703a 	and	r3,r9,r3
 4003464:	2a005726 	beq	r5,r8,40035c4 <_free_r+0x1ac>
 4003468:	28c00115 	stw	r3,4(r5)
 400346c:	39c0004c 	andi	r7,r7,1
 4003470:	3800091e 	bne	r7,zero,4003498 <_free_r+0x80>
 4003474:	823ffe17 	ldw	r8,-8(r16)
 4003478:	22400204 	addi	r9,r4,8
 400347c:	320dc83a 	sub	r6,r6,r8
 4003480:	31c00217 	ldw	r7,8(r6)
 4003484:	1205883a 	add	r2,r2,r8
 4003488:	3a406526 	beq	r7,r9,4003620 <_free_r+0x208>
 400348c:	32000317 	ldw	r8,12(r6)
 4003490:	3a000315 	stw	r8,12(r7)
 4003494:	41c00215 	stw	r7,8(r8)
 4003498:	28cf883a 	add	r7,r5,r3
 400349c:	39c00117 	ldw	r7,4(r7)
 40034a0:	39c0004c 	andi	r7,r7,1
 40034a4:	38003a26 	beq	r7,zero,4003590 <_free_r+0x178>
 40034a8:	10c00054 	ori	r3,r2,1
 40034ac:	30c00115 	stw	r3,4(r6)
 40034b0:	3087883a 	add	r3,r6,r2
 40034b4:	18800015 	stw	r2,0(r3)
 40034b8:	00c07fc4 	movi	r3,511
 40034bc:	18801936 	bltu	r3,r2,4003524 <_free_r+0x10c>
 40034c0:	1004d0fa 	srli	r2,r2,3
 40034c4:	01c00044 	movi	r7,1
 40034c8:	21400117 	ldw	r5,4(r4)
 40034cc:	10c00044 	addi	r3,r2,1
 40034d0:	18c7883a 	add	r3,r3,r3
 40034d4:	1005d0ba 	srai	r2,r2,2
 40034d8:	18c7883a 	add	r3,r3,r3
 40034dc:	18c7883a 	add	r3,r3,r3
 40034e0:	1907883a 	add	r3,r3,r4
 40034e4:	3884983a 	sll	r2,r7,r2
 40034e8:	19c00017 	ldw	r7,0(r3)
 40034ec:	1a3ffe04 	addi	r8,r3,-8
 40034f0:	1144b03a 	or	r2,r2,r5
 40034f4:	32000315 	stw	r8,12(r6)
 40034f8:	31c00215 	stw	r7,8(r6)
 40034fc:	20800115 	stw	r2,4(r4)
 4003500:	19800015 	stw	r6,0(r3)
 4003504:	39800315 	stw	r6,12(r7)
 4003508:	8809883a 	mov	r4,r17
 400350c:	dfc00217 	ldw	ra,8(sp)
 4003510:	dc400117 	ldw	r17,4(sp)
 4003514:	dc000017 	ldw	r16,0(sp)
 4003518:	dec00304 	addi	sp,sp,12
 400351c:	4004bd81 	jmpi	4004bd8 <__malloc_unlock>
 4003520:	f800283a 	ret
 4003524:	100ad27a 	srli	r5,r2,9
 4003528:	00c00104 	movi	r3,4
 400352c:	19404a36 	bltu	r3,r5,4003658 <_free_r+0x240>
 4003530:	100ad1ba 	srli	r5,r2,6
 4003534:	28c00e44 	addi	r3,r5,57
 4003538:	18c7883a 	add	r3,r3,r3
 400353c:	29400e04 	addi	r5,r5,56
 4003540:	18c7883a 	add	r3,r3,r3
 4003544:	18c7883a 	add	r3,r3,r3
 4003548:	1909883a 	add	r4,r3,r4
 400354c:	20c00017 	ldw	r3,0(r4)
 4003550:	01c10034 	movhi	r7,1024
 4003554:	213ffe04 	addi	r4,r4,-8
 4003558:	39d5e804 	addi	r7,r7,22432
 400355c:	20c04426 	beq	r4,r3,4003670 <_free_r+0x258>
 4003560:	01ffff04 	movi	r7,-4
 4003564:	19400117 	ldw	r5,4(r3)
 4003568:	29ca703a 	and	r5,r5,r7
 400356c:	1140022e 	bgeu	r2,r5,4003578 <_free_r+0x160>
 4003570:	18c00217 	ldw	r3,8(r3)
 4003574:	20fffb1e 	bne	r4,r3,4003564 <__alt_data_end+0xfabfb564>
 4003578:	19000317 	ldw	r4,12(r3)
 400357c:	31000315 	stw	r4,12(r6)
 4003580:	30c00215 	stw	r3,8(r6)
 4003584:	21800215 	stw	r6,8(r4)
 4003588:	19800315 	stw	r6,12(r3)
 400358c:	003fde06 	br	4003508 <__alt_data_end+0xfabfb508>
 4003590:	29c00217 	ldw	r7,8(r5)
 4003594:	10c5883a 	add	r2,r2,r3
 4003598:	00c10034 	movhi	r3,1024
 400359c:	18d5ea04 	addi	r3,r3,22440
 40035a0:	38c03b26 	beq	r7,r3,4003690 <_free_r+0x278>
 40035a4:	2a000317 	ldw	r8,12(r5)
 40035a8:	11400054 	ori	r5,r2,1
 40035ac:	3087883a 	add	r3,r6,r2
 40035b0:	3a000315 	stw	r8,12(r7)
 40035b4:	41c00215 	stw	r7,8(r8)
 40035b8:	31400115 	stw	r5,4(r6)
 40035bc:	18800015 	stw	r2,0(r3)
 40035c0:	003fbd06 	br	40034b8 <__alt_data_end+0xfabfb4b8>
 40035c4:	39c0004c 	andi	r7,r7,1
 40035c8:	10c5883a 	add	r2,r2,r3
 40035cc:	3800071e 	bne	r7,zero,40035ec <_free_r+0x1d4>
 40035d0:	81fffe17 	ldw	r7,-8(r16)
 40035d4:	31cdc83a 	sub	r6,r6,r7
 40035d8:	30c00317 	ldw	r3,12(r6)
 40035dc:	31400217 	ldw	r5,8(r6)
 40035e0:	11c5883a 	add	r2,r2,r7
 40035e4:	28c00315 	stw	r3,12(r5)
 40035e8:	19400215 	stw	r5,8(r3)
 40035ec:	10c00054 	ori	r3,r2,1
 40035f0:	30c00115 	stw	r3,4(r6)
 40035f4:	00c10034 	movhi	r3,1024
 40035f8:	18d6fd04 	addi	r3,r3,23540
 40035fc:	18c00017 	ldw	r3,0(r3)
 4003600:	21800215 	stw	r6,8(r4)
 4003604:	10ffc036 	bltu	r2,r3,4003508 <__alt_data_end+0xfabfb508>
 4003608:	00810034 	movhi	r2,1024
 400360c:	1099f904 	addi	r2,r2,26596
 4003610:	11400017 	ldw	r5,0(r2)
 4003614:	8809883a 	mov	r4,r17
 4003618:	40032f40 	call	40032f4 <_malloc_trim_r>
 400361c:	003fba06 	br	4003508 <__alt_data_end+0xfabfb508>
 4003620:	28c9883a 	add	r4,r5,r3
 4003624:	21000117 	ldw	r4,4(r4)
 4003628:	2100004c 	andi	r4,r4,1
 400362c:	2000391e 	bne	r4,zero,4003714 <_free_r+0x2fc>
 4003630:	29c00217 	ldw	r7,8(r5)
 4003634:	29000317 	ldw	r4,12(r5)
 4003638:	1885883a 	add	r2,r3,r2
 400363c:	10c00054 	ori	r3,r2,1
 4003640:	39000315 	stw	r4,12(r7)
 4003644:	21c00215 	stw	r7,8(r4)
 4003648:	30c00115 	stw	r3,4(r6)
 400364c:	308d883a 	add	r6,r6,r2
 4003650:	30800015 	stw	r2,0(r6)
 4003654:	003fac06 	br	4003508 <__alt_data_end+0xfabfb508>
 4003658:	00c00504 	movi	r3,20
 400365c:	19401536 	bltu	r3,r5,40036b4 <_free_r+0x29c>
 4003660:	28c01704 	addi	r3,r5,92
 4003664:	18c7883a 	add	r3,r3,r3
 4003668:	294016c4 	addi	r5,r5,91
 400366c:	003fb406 	br	4003540 <__alt_data_end+0xfabfb540>
 4003670:	280bd0ba 	srai	r5,r5,2
 4003674:	00c00044 	movi	r3,1
 4003678:	38800117 	ldw	r2,4(r7)
 400367c:	194a983a 	sll	r5,r3,r5
 4003680:	2007883a 	mov	r3,r4
 4003684:	2884b03a 	or	r2,r5,r2
 4003688:	38800115 	stw	r2,4(r7)
 400368c:	003fbb06 	br	400357c <__alt_data_end+0xfabfb57c>
 4003690:	21800515 	stw	r6,20(r4)
 4003694:	21800415 	stw	r6,16(r4)
 4003698:	10c00054 	ori	r3,r2,1
 400369c:	31c00315 	stw	r7,12(r6)
 40036a0:	31c00215 	stw	r7,8(r6)
 40036a4:	30c00115 	stw	r3,4(r6)
 40036a8:	308d883a 	add	r6,r6,r2
 40036ac:	30800015 	stw	r2,0(r6)
 40036b0:	003f9506 	br	4003508 <__alt_data_end+0xfabfb508>
 40036b4:	00c01504 	movi	r3,84
 40036b8:	19400536 	bltu	r3,r5,40036d0 <_free_r+0x2b8>
 40036bc:	100ad33a 	srli	r5,r2,12
 40036c0:	28c01bc4 	addi	r3,r5,111
 40036c4:	18c7883a 	add	r3,r3,r3
 40036c8:	29401b84 	addi	r5,r5,110
 40036cc:	003f9c06 	br	4003540 <__alt_data_end+0xfabfb540>
 40036d0:	00c05504 	movi	r3,340
 40036d4:	19400536 	bltu	r3,r5,40036ec <_free_r+0x2d4>
 40036d8:	100ad3fa 	srli	r5,r2,15
 40036dc:	28c01e04 	addi	r3,r5,120
 40036e0:	18c7883a 	add	r3,r3,r3
 40036e4:	29401dc4 	addi	r5,r5,119
 40036e8:	003f9506 	br	4003540 <__alt_data_end+0xfabfb540>
 40036ec:	00c15504 	movi	r3,1364
 40036f0:	19400536 	bltu	r3,r5,4003708 <_free_r+0x2f0>
 40036f4:	100ad4ba 	srli	r5,r2,18
 40036f8:	28c01f44 	addi	r3,r5,125
 40036fc:	18c7883a 	add	r3,r3,r3
 4003700:	29401f04 	addi	r5,r5,124
 4003704:	003f8e06 	br	4003540 <__alt_data_end+0xfabfb540>
 4003708:	00c03f84 	movi	r3,254
 400370c:	01401f84 	movi	r5,126
 4003710:	003f8b06 	br	4003540 <__alt_data_end+0xfabfb540>
 4003714:	10c00054 	ori	r3,r2,1
 4003718:	30c00115 	stw	r3,4(r6)
 400371c:	308d883a 	add	r6,r6,r2
 4003720:	30800015 	stw	r2,0(r6)
 4003724:	003f7806 	br	4003508 <__alt_data_end+0xfabfb508>

04003728 <_fwalk>:
 4003728:	defff704 	addi	sp,sp,-36
 400372c:	dd000415 	stw	r20,16(sp)
 4003730:	dfc00815 	stw	ra,32(sp)
 4003734:	ddc00715 	stw	r23,28(sp)
 4003738:	dd800615 	stw	r22,24(sp)
 400373c:	dd400515 	stw	r21,20(sp)
 4003740:	dcc00315 	stw	r19,12(sp)
 4003744:	dc800215 	stw	r18,8(sp)
 4003748:	dc400115 	stw	r17,4(sp)
 400374c:	dc000015 	stw	r16,0(sp)
 4003750:	2500b804 	addi	r20,r4,736
 4003754:	a0002326 	beq	r20,zero,40037e4 <_fwalk+0xbc>
 4003758:	282b883a 	mov	r21,r5
 400375c:	002f883a 	mov	r23,zero
 4003760:	05800044 	movi	r22,1
 4003764:	04ffffc4 	movi	r19,-1
 4003768:	a4400117 	ldw	r17,4(r20)
 400376c:	a4800217 	ldw	r18,8(r20)
 4003770:	8c7fffc4 	addi	r17,r17,-1
 4003774:	88000d16 	blt	r17,zero,40037ac <_fwalk+0x84>
 4003778:	94000304 	addi	r16,r18,12
 400377c:	94800384 	addi	r18,r18,14
 4003780:	8080000b 	ldhu	r2,0(r16)
 4003784:	8c7fffc4 	addi	r17,r17,-1
 4003788:	813ffd04 	addi	r4,r16,-12
 400378c:	b080042e 	bgeu	r22,r2,40037a0 <_fwalk+0x78>
 4003790:	9080000f 	ldh	r2,0(r18)
 4003794:	14c00226 	beq	r2,r19,40037a0 <_fwalk+0x78>
 4003798:	a83ee83a 	callr	r21
 400379c:	b8aeb03a 	or	r23,r23,r2
 40037a0:	84001a04 	addi	r16,r16,104
 40037a4:	94801a04 	addi	r18,r18,104
 40037a8:	8cfff51e 	bne	r17,r19,4003780 <__alt_data_end+0xfabfb780>
 40037ac:	a5000017 	ldw	r20,0(r20)
 40037b0:	a03fed1e 	bne	r20,zero,4003768 <__alt_data_end+0xfabfb768>
 40037b4:	b805883a 	mov	r2,r23
 40037b8:	dfc00817 	ldw	ra,32(sp)
 40037bc:	ddc00717 	ldw	r23,28(sp)
 40037c0:	dd800617 	ldw	r22,24(sp)
 40037c4:	dd400517 	ldw	r21,20(sp)
 40037c8:	dd000417 	ldw	r20,16(sp)
 40037cc:	dcc00317 	ldw	r19,12(sp)
 40037d0:	dc800217 	ldw	r18,8(sp)
 40037d4:	dc400117 	ldw	r17,4(sp)
 40037d8:	dc000017 	ldw	r16,0(sp)
 40037dc:	dec00904 	addi	sp,sp,36
 40037e0:	f800283a 	ret
 40037e4:	002f883a 	mov	r23,zero
 40037e8:	003ff206 	br	40037b4 <__alt_data_end+0xfabfb7b4>

040037ec <_fwalk_reent>:
 40037ec:	defff704 	addi	sp,sp,-36
 40037f0:	dd000415 	stw	r20,16(sp)
 40037f4:	dfc00815 	stw	ra,32(sp)
 40037f8:	ddc00715 	stw	r23,28(sp)
 40037fc:	dd800615 	stw	r22,24(sp)
 4003800:	dd400515 	stw	r21,20(sp)
 4003804:	dcc00315 	stw	r19,12(sp)
 4003808:	dc800215 	stw	r18,8(sp)
 400380c:	dc400115 	stw	r17,4(sp)
 4003810:	dc000015 	stw	r16,0(sp)
 4003814:	2500b804 	addi	r20,r4,736
 4003818:	a0002326 	beq	r20,zero,40038a8 <_fwalk_reent+0xbc>
 400381c:	282b883a 	mov	r21,r5
 4003820:	2027883a 	mov	r19,r4
 4003824:	002f883a 	mov	r23,zero
 4003828:	05800044 	movi	r22,1
 400382c:	04bfffc4 	movi	r18,-1
 4003830:	a4400117 	ldw	r17,4(r20)
 4003834:	a4000217 	ldw	r16,8(r20)
 4003838:	8c7fffc4 	addi	r17,r17,-1
 400383c:	88000c16 	blt	r17,zero,4003870 <_fwalk_reent+0x84>
 4003840:	84000304 	addi	r16,r16,12
 4003844:	8080000b 	ldhu	r2,0(r16)
 4003848:	8c7fffc4 	addi	r17,r17,-1
 400384c:	817ffd04 	addi	r5,r16,-12
 4003850:	b080052e 	bgeu	r22,r2,4003868 <_fwalk_reent+0x7c>
 4003854:	8080008f 	ldh	r2,2(r16)
 4003858:	9809883a 	mov	r4,r19
 400385c:	14800226 	beq	r2,r18,4003868 <_fwalk_reent+0x7c>
 4003860:	a83ee83a 	callr	r21
 4003864:	b8aeb03a 	or	r23,r23,r2
 4003868:	84001a04 	addi	r16,r16,104
 400386c:	8cbff51e 	bne	r17,r18,4003844 <__alt_data_end+0xfabfb844>
 4003870:	a5000017 	ldw	r20,0(r20)
 4003874:	a03fee1e 	bne	r20,zero,4003830 <__alt_data_end+0xfabfb830>
 4003878:	b805883a 	mov	r2,r23
 400387c:	dfc00817 	ldw	ra,32(sp)
 4003880:	ddc00717 	ldw	r23,28(sp)
 4003884:	dd800617 	ldw	r22,24(sp)
 4003888:	dd400517 	ldw	r21,20(sp)
 400388c:	dd000417 	ldw	r20,16(sp)
 4003890:	dcc00317 	ldw	r19,12(sp)
 4003894:	dc800217 	ldw	r18,8(sp)
 4003898:	dc400117 	ldw	r17,4(sp)
 400389c:	dc000017 	ldw	r16,0(sp)
 40038a0:	dec00904 	addi	sp,sp,36
 40038a4:	f800283a 	ret
 40038a8:	002f883a 	mov	r23,zero
 40038ac:	003ff206 	br	4003878 <__alt_data_end+0xfabfb878>

040038b0 <__smakebuf_r>:
 40038b0:	2880030b 	ldhu	r2,12(r5)
 40038b4:	10c0008c 	andi	r3,r2,2
 40038b8:	1800411e 	bne	r3,zero,40039c0 <__smakebuf_r+0x110>
 40038bc:	deffec04 	addi	sp,sp,-80
 40038c0:	dc000f15 	stw	r16,60(sp)
 40038c4:	2821883a 	mov	r16,r5
 40038c8:	2940038f 	ldh	r5,14(r5)
 40038cc:	dc401015 	stw	r17,64(sp)
 40038d0:	dfc01315 	stw	ra,76(sp)
 40038d4:	dcc01215 	stw	r19,72(sp)
 40038d8:	dc801115 	stw	r18,68(sp)
 40038dc:	2023883a 	mov	r17,r4
 40038e0:	28001c16 	blt	r5,zero,4003954 <__smakebuf_r+0xa4>
 40038e4:	d80d883a 	mov	r6,sp
 40038e8:	40048d80 	call	40048d8 <_fstat_r>
 40038ec:	10001816 	blt	r2,zero,4003950 <__smakebuf_r+0xa0>
 40038f0:	d8800117 	ldw	r2,4(sp)
 40038f4:	00e00014 	movui	r3,32768
 40038f8:	10bc000c 	andi	r2,r2,61440
 40038fc:	14c80020 	cmpeqi	r19,r2,8192
 4003900:	10c03726 	beq	r2,r3,40039e0 <__smakebuf_r+0x130>
 4003904:	80c0030b 	ldhu	r3,12(r16)
 4003908:	18c20014 	ori	r3,r3,2048
 400390c:	80c0030d 	sth	r3,12(r16)
 4003910:	00c80004 	movi	r3,8192
 4003914:	10c0521e 	bne	r2,r3,4003a60 <__smakebuf_r+0x1b0>
 4003918:	8140038f 	ldh	r5,14(r16)
 400391c:	8809883a 	mov	r4,r17
 4003920:	40049340 	call	4004934 <_isatty_r>
 4003924:	10004c26 	beq	r2,zero,4003a58 <__smakebuf_r+0x1a8>
 4003928:	8080030b 	ldhu	r2,12(r16)
 400392c:	80c010c4 	addi	r3,r16,67
 4003930:	80c00015 	stw	r3,0(r16)
 4003934:	10800054 	ori	r2,r2,1
 4003938:	8080030d 	sth	r2,12(r16)
 400393c:	00800044 	movi	r2,1
 4003940:	80c00415 	stw	r3,16(r16)
 4003944:	80800515 	stw	r2,20(r16)
 4003948:	04810004 	movi	r18,1024
 400394c:	00000706 	br	400396c <__smakebuf_r+0xbc>
 4003950:	8080030b 	ldhu	r2,12(r16)
 4003954:	10c0200c 	andi	r3,r2,128
 4003958:	18001f1e 	bne	r3,zero,40039d8 <__smakebuf_r+0x128>
 400395c:	04810004 	movi	r18,1024
 4003960:	10820014 	ori	r2,r2,2048
 4003964:	8080030d 	sth	r2,12(r16)
 4003968:	0027883a 	mov	r19,zero
 400396c:	900b883a 	mov	r5,r18
 4003970:	8809883a 	mov	r4,r17
 4003974:	4003a6c0 	call	4003a6c <_malloc_r>
 4003978:	10002c26 	beq	r2,zero,4003a2c <__smakebuf_r+0x17c>
 400397c:	80c0030b 	ldhu	r3,12(r16)
 4003980:	01010034 	movhi	r4,1024
 4003984:	210bd704 	addi	r4,r4,12124
 4003988:	89000f15 	stw	r4,60(r17)
 400398c:	18c02014 	ori	r3,r3,128
 4003990:	80c0030d 	sth	r3,12(r16)
 4003994:	80800015 	stw	r2,0(r16)
 4003998:	80800415 	stw	r2,16(r16)
 400399c:	84800515 	stw	r18,20(r16)
 40039a0:	98001a1e 	bne	r19,zero,4003a0c <__smakebuf_r+0x15c>
 40039a4:	dfc01317 	ldw	ra,76(sp)
 40039a8:	dcc01217 	ldw	r19,72(sp)
 40039ac:	dc801117 	ldw	r18,68(sp)
 40039b0:	dc401017 	ldw	r17,64(sp)
 40039b4:	dc000f17 	ldw	r16,60(sp)
 40039b8:	dec01404 	addi	sp,sp,80
 40039bc:	f800283a 	ret
 40039c0:	288010c4 	addi	r2,r5,67
 40039c4:	28800015 	stw	r2,0(r5)
 40039c8:	28800415 	stw	r2,16(r5)
 40039cc:	00800044 	movi	r2,1
 40039d0:	28800515 	stw	r2,20(r5)
 40039d4:	f800283a 	ret
 40039d8:	04801004 	movi	r18,64
 40039dc:	003fe006 	br	4003960 <__alt_data_end+0xfabfb960>
 40039e0:	81000a17 	ldw	r4,40(r16)
 40039e4:	00c10034 	movhi	r3,1024
 40039e8:	18d1af04 	addi	r3,r3,18108
 40039ec:	20ffc51e 	bne	r4,r3,4003904 <__alt_data_end+0xfabfb904>
 40039f0:	8080030b 	ldhu	r2,12(r16)
 40039f4:	04810004 	movi	r18,1024
 40039f8:	84801315 	stw	r18,76(r16)
 40039fc:	1484b03a 	or	r2,r2,r18
 4003a00:	8080030d 	sth	r2,12(r16)
 4003a04:	0027883a 	mov	r19,zero
 4003a08:	003fd806 	br	400396c <__alt_data_end+0xfabfb96c>
 4003a0c:	8140038f 	ldh	r5,14(r16)
 4003a10:	8809883a 	mov	r4,r17
 4003a14:	40049340 	call	4004934 <_isatty_r>
 4003a18:	103fe226 	beq	r2,zero,40039a4 <__alt_data_end+0xfabfb9a4>
 4003a1c:	8080030b 	ldhu	r2,12(r16)
 4003a20:	10800054 	ori	r2,r2,1
 4003a24:	8080030d 	sth	r2,12(r16)
 4003a28:	003fde06 	br	40039a4 <__alt_data_end+0xfabfb9a4>
 4003a2c:	8080030b 	ldhu	r2,12(r16)
 4003a30:	10c0800c 	andi	r3,r2,512
 4003a34:	183fdb1e 	bne	r3,zero,40039a4 <__alt_data_end+0xfabfb9a4>
 4003a38:	10800094 	ori	r2,r2,2
 4003a3c:	80c010c4 	addi	r3,r16,67
 4003a40:	8080030d 	sth	r2,12(r16)
 4003a44:	00800044 	movi	r2,1
 4003a48:	80c00015 	stw	r3,0(r16)
 4003a4c:	80c00415 	stw	r3,16(r16)
 4003a50:	80800515 	stw	r2,20(r16)
 4003a54:	003fd306 	br	40039a4 <__alt_data_end+0xfabfb9a4>
 4003a58:	04810004 	movi	r18,1024
 4003a5c:	003fc306 	br	400396c <__alt_data_end+0xfabfb96c>
 4003a60:	0027883a 	mov	r19,zero
 4003a64:	04810004 	movi	r18,1024
 4003a68:	003fc006 	br	400396c <__alt_data_end+0xfabfb96c>

04003a6c <_malloc_r>:
 4003a6c:	defff504 	addi	sp,sp,-44
 4003a70:	dc800315 	stw	r18,12(sp)
 4003a74:	dfc00a15 	stw	ra,40(sp)
 4003a78:	df000915 	stw	fp,36(sp)
 4003a7c:	ddc00815 	stw	r23,32(sp)
 4003a80:	dd800715 	stw	r22,28(sp)
 4003a84:	dd400615 	stw	r21,24(sp)
 4003a88:	dd000515 	stw	r20,20(sp)
 4003a8c:	dcc00415 	stw	r19,16(sp)
 4003a90:	dc400215 	stw	r17,8(sp)
 4003a94:	dc000115 	stw	r16,4(sp)
 4003a98:	288002c4 	addi	r2,r5,11
 4003a9c:	00c00584 	movi	r3,22
 4003aa0:	2025883a 	mov	r18,r4
 4003aa4:	18807f2e 	bgeu	r3,r2,4003ca4 <_malloc_r+0x238>
 4003aa8:	047ffe04 	movi	r17,-8
 4003aac:	1462703a 	and	r17,r2,r17
 4003ab0:	8800a316 	blt	r17,zero,4003d40 <_malloc_r+0x2d4>
 4003ab4:	8940a236 	bltu	r17,r5,4003d40 <_malloc_r+0x2d4>
 4003ab8:	4004bd40 	call	4004bd4 <__malloc_lock>
 4003abc:	00807dc4 	movi	r2,503
 4003ac0:	1441e92e 	bgeu	r2,r17,4004268 <_malloc_r+0x7fc>
 4003ac4:	8804d27a 	srli	r2,r17,9
 4003ac8:	1000a126 	beq	r2,zero,4003d50 <_malloc_r+0x2e4>
 4003acc:	00c00104 	movi	r3,4
 4003ad0:	18811e36 	bltu	r3,r2,4003f4c <_malloc_r+0x4e0>
 4003ad4:	8804d1ba 	srli	r2,r17,6
 4003ad8:	12000e44 	addi	r8,r2,57
 4003adc:	11c00e04 	addi	r7,r2,56
 4003ae0:	4209883a 	add	r4,r8,r8
 4003ae4:	04c10034 	movhi	r19,1024
 4003ae8:	2109883a 	add	r4,r4,r4
 4003aec:	9cd5e804 	addi	r19,r19,22432
 4003af0:	2109883a 	add	r4,r4,r4
 4003af4:	9909883a 	add	r4,r19,r4
 4003af8:	24000117 	ldw	r16,4(r4)
 4003afc:	213ffe04 	addi	r4,r4,-8
 4003b00:	24009726 	beq	r4,r16,4003d60 <_malloc_r+0x2f4>
 4003b04:	80800117 	ldw	r2,4(r16)
 4003b08:	01bfff04 	movi	r6,-4
 4003b0c:	014003c4 	movi	r5,15
 4003b10:	1184703a 	and	r2,r2,r6
 4003b14:	1447c83a 	sub	r3,r2,r17
 4003b18:	28c00716 	blt	r5,r3,4003b38 <_malloc_r+0xcc>
 4003b1c:	1800920e 	bge	r3,zero,4003d68 <_malloc_r+0x2fc>
 4003b20:	84000317 	ldw	r16,12(r16)
 4003b24:	24008e26 	beq	r4,r16,4003d60 <_malloc_r+0x2f4>
 4003b28:	80800117 	ldw	r2,4(r16)
 4003b2c:	1184703a 	and	r2,r2,r6
 4003b30:	1447c83a 	sub	r3,r2,r17
 4003b34:	28fff90e 	bge	r5,r3,4003b1c <__alt_data_end+0xfabfbb1c>
 4003b38:	3809883a 	mov	r4,r7
 4003b3c:	01810034 	movhi	r6,1024
 4003b40:	9c000417 	ldw	r16,16(r19)
 4003b44:	3195e804 	addi	r6,r6,22432
 4003b48:	32000204 	addi	r8,r6,8
 4003b4c:	82013426 	beq	r16,r8,4004020 <_malloc_r+0x5b4>
 4003b50:	80c00117 	ldw	r3,4(r16)
 4003b54:	00bfff04 	movi	r2,-4
 4003b58:	188e703a 	and	r7,r3,r2
 4003b5c:	3c45c83a 	sub	r2,r7,r17
 4003b60:	00c003c4 	movi	r3,15
 4003b64:	18811f16 	blt	r3,r2,4003fe4 <_malloc_r+0x578>
 4003b68:	32000515 	stw	r8,20(r6)
 4003b6c:	32000415 	stw	r8,16(r6)
 4003b70:	10007f0e 	bge	r2,zero,4003d70 <_malloc_r+0x304>
 4003b74:	00807fc4 	movi	r2,511
 4003b78:	11c0fd36 	bltu	r2,r7,4003f70 <_malloc_r+0x504>
 4003b7c:	3806d0fa 	srli	r3,r7,3
 4003b80:	01c00044 	movi	r7,1
 4003b84:	30800117 	ldw	r2,4(r6)
 4003b88:	19400044 	addi	r5,r3,1
 4003b8c:	294b883a 	add	r5,r5,r5
 4003b90:	1807d0ba 	srai	r3,r3,2
 4003b94:	294b883a 	add	r5,r5,r5
 4003b98:	294b883a 	add	r5,r5,r5
 4003b9c:	298b883a 	add	r5,r5,r6
 4003ba0:	38c6983a 	sll	r3,r7,r3
 4003ba4:	29c00017 	ldw	r7,0(r5)
 4003ba8:	2a7ffe04 	addi	r9,r5,-8
 4003bac:	1886b03a 	or	r3,r3,r2
 4003bb0:	82400315 	stw	r9,12(r16)
 4003bb4:	81c00215 	stw	r7,8(r16)
 4003bb8:	30c00115 	stw	r3,4(r6)
 4003bbc:	2c000015 	stw	r16,0(r5)
 4003bc0:	3c000315 	stw	r16,12(r7)
 4003bc4:	2005d0ba 	srai	r2,r4,2
 4003bc8:	01400044 	movi	r5,1
 4003bcc:	288a983a 	sll	r5,r5,r2
 4003bd0:	19406f36 	bltu	r3,r5,4003d90 <_malloc_r+0x324>
 4003bd4:	28c4703a 	and	r2,r5,r3
 4003bd8:	10000a1e 	bne	r2,zero,4003c04 <_malloc_r+0x198>
 4003bdc:	00bfff04 	movi	r2,-4
 4003be0:	294b883a 	add	r5,r5,r5
 4003be4:	2088703a 	and	r4,r4,r2
 4003be8:	28c4703a 	and	r2,r5,r3
 4003bec:	21000104 	addi	r4,r4,4
 4003bf0:	1000041e 	bne	r2,zero,4003c04 <_malloc_r+0x198>
 4003bf4:	294b883a 	add	r5,r5,r5
 4003bf8:	28c4703a 	and	r2,r5,r3
 4003bfc:	21000104 	addi	r4,r4,4
 4003c00:	103ffc26 	beq	r2,zero,4003bf4 <__alt_data_end+0xfabfbbf4>
 4003c04:	02bfff04 	movi	r10,-4
 4003c08:	024003c4 	movi	r9,15
 4003c0c:	21800044 	addi	r6,r4,1
 4003c10:	318d883a 	add	r6,r6,r6
 4003c14:	318d883a 	add	r6,r6,r6
 4003c18:	318d883a 	add	r6,r6,r6
 4003c1c:	998d883a 	add	r6,r19,r6
 4003c20:	333ffe04 	addi	r12,r6,-8
 4003c24:	2017883a 	mov	r11,r4
 4003c28:	31800104 	addi	r6,r6,4
 4003c2c:	34000017 	ldw	r16,0(r6)
 4003c30:	31fffd04 	addi	r7,r6,-12
 4003c34:	81c0041e 	bne	r16,r7,4003c48 <_malloc_r+0x1dc>
 4003c38:	0000fb06 	br	4004028 <_malloc_r+0x5bc>
 4003c3c:	1801030e 	bge	r3,zero,400404c <_malloc_r+0x5e0>
 4003c40:	84000317 	ldw	r16,12(r16)
 4003c44:	81c0f826 	beq	r16,r7,4004028 <_malloc_r+0x5bc>
 4003c48:	80800117 	ldw	r2,4(r16)
 4003c4c:	1284703a 	and	r2,r2,r10
 4003c50:	1447c83a 	sub	r3,r2,r17
 4003c54:	48fff90e 	bge	r9,r3,4003c3c <__alt_data_end+0xfabfbc3c>
 4003c58:	80800317 	ldw	r2,12(r16)
 4003c5c:	81000217 	ldw	r4,8(r16)
 4003c60:	89400054 	ori	r5,r17,1
 4003c64:	81400115 	stw	r5,4(r16)
 4003c68:	20800315 	stw	r2,12(r4)
 4003c6c:	11000215 	stw	r4,8(r2)
 4003c70:	8463883a 	add	r17,r16,r17
 4003c74:	9c400515 	stw	r17,20(r19)
 4003c78:	9c400415 	stw	r17,16(r19)
 4003c7c:	18800054 	ori	r2,r3,1
 4003c80:	88800115 	stw	r2,4(r17)
 4003c84:	8a000315 	stw	r8,12(r17)
 4003c88:	8a000215 	stw	r8,8(r17)
 4003c8c:	88e3883a 	add	r17,r17,r3
 4003c90:	88c00015 	stw	r3,0(r17)
 4003c94:	9009883a 	mov	r4,r18
 4003c98:	4004bd80 	call	4004bd8 <__malloc_unlock>
 4003c9c:	80800204 	addi	r2,r16,8
 4003ca0:	00001b06 	br	4003d10 <_malloc_r+0x2a4>
 4003ca4:	04400404 	movi	r17,16
 4003ca8:	89402536 	bltu	r17,r5,4003d40 <_malloc_r+0x2d4>
 4003cac:	4004bd40 	call	4004bd4 <__malloc_lock>
 4003cb0:	00800184 	movi	r2,6
 4003cb4:	01000084 	movi	r4,2
 4003cb8:	04c10034 	movhi	r19,1024
 4003cbc:	1085883a 	add	r2,r2,r2
 4003cc0:	9cd5e804 	addi	r19,r19,22432
 4003cc4:	1085883a 	add	r2,r2,r2
 4003cc8:	9885883a 	add	r2,r19,r2
 4003ccc:	14000117 	ldw	r16,4(r2)
 4003cd0:	10fffe04 	addi	r3,r2,-8
 4003cd4:	80c0d926 	beq	r16,r3,400403c <_malloc_r+0x5d0>
 4003cd8:	80c00117 	ldw	r3,4(r16)
 4003cdc:	81000317 	ldw	r4,12(r16)
 4003ce0:	00bfff04 	movi	r2,-4
 4003ce4:	1884703a 	and	r2,r3,r2
 4003ce8:	81400217 	ldw	r5,8(r16)
 4003cec:	8085883a 	add	r2,r16,r2
 4003cf0:	10c00117 	ldw	r3,4(r2)
 4003cf4:	29000315 	stw	r4,12(r5)
 4003cf8:	21400215 	stw	r5,8(r4)
 4003cfc:	18c00054 	ori	r3,r3,1
 4003d00:	10c00115 	stw	r3,4(r2)
 4003d04:	9009883a 	mov	r4,r18
 4003d08:	4004bd80 	call	4004bd8 <__malloc_unlock>
 4003d0c:	80800204 	addi	r2,r16,8
 4003d10:	dfc00a17 	ldw	ra,40(sp)
 4003d14:	df000917 	ldw	fp,36(sp)
 4003d18:	ddc00817 	ldw	r23,32(sp)
 4003d1c:	dd800717 	ldw	r22,28(sp)
 4003d20:	dd400617 	ldw	r21,24(sp)
 4003d24:	dd000517 	ldw	r20,20(sp)
 4003d28:	dcc00417 	ldw	r19,16(sp)
 4003d2c:	dc800317 	ldw	r18,12(sp)
 4003d30:	dc400217 	ldw	r17,8(sp)
 4003d34:	dc000117 	ldw	r16,4(sp)
 4003d38:	dec00b04 	addi	sp,sp,44
 4003d3c:	f800283a 	ret
 4003d40:	00800304 	movi	r2,12
 4003d44:	90800015 	stw	r2,0(r18)
 4003d48:	0005883a 	mov	r2,zero
 4003d4c:	003ff006 	br	4003d10 <__alt_data_end+0xfabfbd10>
 4003d50:	01002004 	movi	r4,128
 4003d54:	02001004 	movi	r8,64
 4003d58:	01c00fc4 	movi	r7,63
 4003d5c:	003f6106 	br	4003ae4 <__alt_data_end+0xfabfbae4>
 4003d60:	4009883a 	mov	r4,r8
 4003d64:	003f7506 	br	4003b3c <__alt_data_end+0xfabfbb3c>
 4003d68:	81000317 	ldw	r4,12(r16)
 4003d6c:	003fde06 	br	4003ce8 <__alt_data_end+0xfabfbce8>
 4003d70:	81c5883a 	add	r2,r16,r7
 4003d74:	11400117 	ldw	r5,4(r2)
 4003d78:	9009883a 	mov	r4,r18
 4003d7c:	29400054 	ori	r5,r5,1
 4003d80:	11400115 	stw	r5,4(r2)
 4003d84:	4004bd80 	call	4004bd8 <__malloc_unlock>
 4003d88:	80800204 	addi	r2,r16,8
 4003d8c:	003fe006 	br	4003d10 <__alt_data_end+0xfabfbd10>
 4003d90:	9c000217 	ldw	r16,8(r19)
 4003d94:	00bfff04 	movi	r2,-4
 4003d98:	85800117 	ldw	r22,4(r16)
 4003d9c:	b0ac703a 	and	r22,r22,r2
 4003da0:	b4400336 	bltu	r22,r17,4003db0 <_malloc_r+0x344>
 4003da4:	b445c83a 	sub	r2,r22,r17
 4003da8:	00c003c4 	movi	r3,15
 4003dac:	18805d16 	blt	r3,r2,4003f24 <_malloc_r+0x4b8>
 4003db0:	05c10034 	movhi	r23,1024
 4003db4:	00810034 	movhi	r2,1024
 4003db8:	1099f904 	addi	r2,r2,26596
 4003dbc:	bdd6fc04 	addi	r23,r23,23536
 4003dc0:	15400017 	ldw	r21,0(r2)
 4003dc4:	b8c00017 	ldw	r3,0(r23)
 4003dc8:	00bfffc4 	movi	r2,-1
 4003dcc:	858d883a 	add	r6,r16,r22
 4003dd0:	8d6b883a 	add	r21,r17,r21
 4003dd4:	1880ea26 	beq	r3,r2,4004180 <_malloc_r+0x714>
 4003dd8:	ad4403c4 	addi	r21,r21,4111
 4003ddc:	00bc0004 	movi	r2,-4096
 4003de0:	a8aa703a 	and	r21,r21,r2
 4003de4:	a80b883a 	mov	r5,r21
 4003de8:	9009883a 	mov	r4,r18
 4003dec:	d9800015 	stw	r6,0(sp)
 4003df0:	40045900 	call	4004590 <_sbrk_r>
 4003df4:	1029883a 	mov	r20,r2
 4003df8:	00bfffc4 	movi	r2,-1
 4003dfc:	d9800017 	ldw	r6,0(sp)
 4003e00:	a080e826 	beq	r20,r2,40041a4 <_malloc_r+0x738>
 4003e04:	a180a636 	bltu	r20,r6,40040a0 <_malloc_r+0x634>
 4003e08:	07010034 	movhi	fp,1024
 4003e0c:	e719fa04 	addi	fp,fp,26600
 4003e10:	e0800017 	ldw	r2,0(fp)
 4003e14:	a887883a 	add	r3,r21,r2
 4003e18:	e0c00015 	stw	r3,0(fp)
 4003e1c:	3500e626 	beq	r6,r20,40041b8 <_malloc_r+0x74c>
 4003e20:	b9000017 	ldw	r4,0(r23)
 4003e24:	00bfffc4 	movi	r2,-1
 4003e28:	2080ee26 	beq	r4,r2,40041e4 <_malloc_r+0x778>
 4003e2c:	a185c83a 	sub	r2,r20,r6
 4003e30:	10c5883a 	add	r2,r2,r3
 4003e34:	e0800015 	stw	r2,0(fp)
 4003e38:	a0c001cc 	andi	r3,r20,7
 4003e3c:	1800bc26 	beq	r3,zero,4004130 <_malloc_r+0x6c4>
 4003e40:	a0e9c83a 	sub	r20,r20,r3
 4003e44:	00840204 	movi	r2,4104
 4003e48:	a5000204 	addi	r20,r20,8
 4003e4c:	10c7c83a 	sub	r3,r2,r3
 4003e50:	a545883a 	add	r2,r20,r21
 4003e54:	1083ffcc 	andi	r2,r2,4095
 4003e58:	18abc83a 	sub	r21,r3,r2
 4003e5c:	a80b883a 	mov	r5,r21
 4003e60:	9009883a 	mov	r4,r18
 4003e64:	40045900 	call	4004590 <_sbrk_r>
 4003e68:	00ffffc4 	movi	r3,-1
 4003e6c:	10c0e126 	beq	r2,r3,40041f4 <_malloc_r+0x788>
 4003e70:	1505c83a 	sub	r2,r2,r20
 4003e74:	1545883a 	add	r2,r2,r21
 4003e78:	10800054 	ori	r2,r2,1
 4003e7c:	e0c00017 	ldw	r3,0(fp)
 4003e80:	9d000215 	stw	r20,8(r19)
 4003e84:	a0800115 	stw	r2,4(r20)
 4003e88:	a8c7883a 	add	r3,r21,r3
 4003e8c:	e0c00015 	stw	r3,0(fp)
 4003e90:	84c00e26 	beq	r16,r19,4003ecc <_malloc_r+0x460>
 4003e94:	018003c4 	movi	r6,15
 4003e98:	3580a72e 	bgeu	r6,r22,4004138 <_malloc_r+0x6cc>
 4003e9c:	81400117 	ldw	r5,4(r16)
 4003ea0:	013ffe04 	movi	r4,-8
 4003ea4:	b0bffd04 	addi	r2,r22,-12
 4003ea8:	1104703a 	and	r2,r2,r4
 4003eac:	2900004c 	andi	r4,r5,1
 4003eb0:	2088b03a 	or	r4,r4,r2
 4003eb4:	81000115 	stw	r4,4(r16)
 4003eb8:	01400144 	movi	r5,5
 4003ebc:	8089883a 	add	r4,r16,r2
 4003ec0:	21400115 	stw	r5,4(r4)
 4003ec4:	21400215 	stw	r5,8(r4)
 4003ec8:	3080cd36 	bltu	r6,r2,4004200 <_malloc_r+0x794>
 4003ecc:	00810034 	movhi	r2,1024
 4003ed0:	1099f804 	addi	r2,r2,26592
 4003ed4:	11000017 	ldw	r4,0(r2)
 4003ed8:	20c0012e 	bgeu	r4,r3,4003ee0 <_malloc_r+0x474>
 4003edc:	10c00015 	stw	r3,0(r2)
 4003ee0:	00810034 	movhi	r2,1024
 4003ee4:	1099f704 	addi	r2,r2,26588
 4003ee8:	11000017 	ldw	r4,0(r2)
 4003eec:	9c000217 	ldw	r16,8(r19)
 4003ef0:	20c0012e 	bgeu	r4,r3,4003ef8 <_malloc_r+0x48c>
 4003ef4:	10c00015 	stw	r3,0(r2)
 4003ef8:	80c00117 	ldw	r3,4(r16)
 4003efc:	00bfff04 	movi	r2,-4
 4003f00:	1886703a 	and	r3,r3,r2
 4003f04:	1c45c83a 	sub	r2,r3,r17
 4003f08:	1c400236 	bltu	r3,r17,4003f14 <_malloc_r+0x4a8>
 4003f0c:	00c003c4 	movi	r3,15
 4003f10:	18800416 	blt	r3,r2,4003f24 <_malloc_r+0x4b8>
 4003f14:	9009883a 	mov	r4,r18
 4003f18:	4004bd80 	call	4004bd8 <__malloc_unlock>
 4003f1c:	0005883a 	mov	r2,zero
 4003f20:	003f7b06 	br	4003d10 <__alt_data_end+0xfabfbd10>
 4003f24:	88c00054 	ori	r3,r17,1
 4003f28:	80c00115 	stw	r3,4(r16)
 4003f2c:	8463883a 	add	r17,r16,r17
 4003f30:	10800054 	ori	r2,r2,1
 4003f34:	9c400215 	stw	r17,8(r19)
 4003f38:	88800115 	stw	r2,4(r17)
 4003f3c:	9009883a 	mov	r4,r18
 4003f40:	4004bd80 	call	4004bd8 <__malloc_unlock>
 4003f44:	80800204 	addi	r2,r16,8
 4003f48:	003f7106 	br	4003d10 <__alt_data_end+0xfabfbd10>
 4003f4c:	00c00504 	movi	r3,20
 4003f50:	18804a2e 	bgeu	r3,r2,400407c <_malloc_r+0x610>
 4003f54:	00c01504 	movi	r3,84
 4003f58:	18806e36 	bltu	r3,r2,4004114 <_malloc_r+0x6a8>
 4003f5c:	8804d33a 	srli	r2,r17,12
 4003f60:	12001bc4 	addi	r8,r2,111
 4003f64:	11c01b84 	addi	r7,r2,110
 4003f68:	4209883a 	add	r4,r8,r8
 4003f6c:	003edd06 	br	4003ae4 <__alt_data_end+0xfabfbae4>
 4003f70:	3804d27a 	srli	r2,r7,9
 4003f74:	00c00104 	movi	r3,4
 4003f78:	1880442e 	bgeu	r3,r2,400408c <_malloc_r+0x620>
 4003f7c:	00c00504 	movi	r3,20
 4003f80:	18808136 	bltu	r3,r2,4004188 <_malloc_r+0x71c>
 4003f84:	11401704 	addi	r5,r2,92
 4003f88:	10c016c4 	addi	r3,r2,91
 4003f8c:	294b883a 	add	r5,r5,r5
 4003f90:	294b883a 	add	r5,r5,r5
 4003f94:	294b883a 	add	r5,r5,r5
 4003f98:	994b883a 	add	r5,r19,r5
 4003f9c:	28800017 	ldw	r2,0(r5)
 4003fa0:	01810034 	movhi	r6,1024
 4003fa4:	297ffe04 	addi	r5,r5,-8
 4003fa8:	3195e804 	addi	r6,r6,22432
 4003fac:	28806526 	beq	r5,r2,4004144 <_malloc_r+0x6d8>
 4003fb0:	01bfff04 	movi	r6,-4
 4003fb4:	10c00117 	ldw	r3,4(r2)
 4003fb8:	1986703a 	and	r3,r3,r6
 4003fbc:	38c0022e 	bgeu	r7,r3,4003fc8 <_malloc_r+0x55c>
 4003fc0:	10800217 	ldw	r2,8(r2)
 4003fc4:	28bffb1e 	bne	r5,r2,4003fb4 <__alt_data_end+0xfabfbfb4>
 4003fc8:	11400317 	ldw	r5,12(r2)
 4003fcc:	98c00117 	ldw	r3,4(r19)
 4003fd0:	81400315 	stw	r5,12(r16)
 4003fd4:	80800215 	stw	r2,8(r16)
 4003fd8:	2c000215 	stw	r16,8(r5)
 4003fdc:	14000315 	stw	r16,12(r2)
 4003fe0:	003ef806 	br	4003bc4 <__alt_data_end+0xfabfbbc4>
 4003fe4:	88c00054 	ori	r3,r17,1
 4003fe8:	80c00115 	stw	r3,4(r16)
 4003fec:	8463883a 	add	r17,r16,r17
 4003ff0:	34400515 	stw	r17,20(r6)
 4003ff4:	34400415 	stw	r17,16(r6)
 4003ff8:	10c00054 	ori	r3,r2,1
 4003ffc:	8a000315 	stw	r8,12(r17)
 4004000:	8a000215 	stw	r8,8(r17)
 4004004:	88c00115 	stw	r3,4(r17)
 4004008:	88a3883a 	add	r17,r17,r2
 400400c:	88800015 	stw	r2,0(r17)
 4004010:	9009883a 	mov	r4,r18
 4004014:	4004bd80 	call	4004bd8 <__malloc_unlock>
 4004018:	80800204 	addi	r2,r16,8
 400401c:	003f3c06 	br	4003d10 <__alt_data_end+0xfabfbd10>
 4004020:	30c00117 	ldw	r3,4(r6)
 4004024:	003ee706 	br	4003bc4 <__alt_data_end+0xfabfbbc4>
 4004028:	5ac00044 	addi	r11,r11,1
 400402c:	588000cc 	andi	r2,r11,3
 4004030:	31800204 	addi	r6,r6,8
 4004034:	103efd1e 	bne	r2,zero,4003c2c <__alt_data_end+0xfabfbc2c>
 4004038:	00002406 	br	40040cc <_malloc_r+0x660>
 400403c:	14000317 	ldw	r16,12(r2)
 4004040:	143f251e 	bne	r2,r16,4003cd8 <__alt_data_end+0xfabfbcd8>
 4004044:	21000084 	addi	r4,r4,2
 4004048:	003ebc06 	br	4003b3c <__alt_data_end+0xfabfbb3c>
 400404c:	8085883a 	add	r2,r16,r2
 4004050:	10c00117 	ldw	r3,4(r2)
 4004054:	81000317 	ldw	r4,12(r16)
 4004058:	81400217 	ldw	r5,8(r16)
 400405c:	18c00054 	ori	r3,r3,1
 4004060:	10c00115 	stw	r3,4(r2)
 4004064:	29000315 	stw	r4,12(r5)
 4004068:	21400215 	stw	r5,8(r4)
 400406c:	9009883a 	mov	r4,r18
 4004070:	4004bd80 	call	4004bd8 <__malloc_unlock>
 4004074:	80800204 	addi	r2,r16,8
 4004078:	003f2506 	br	4003d10 <__alt_data_end+0xfabfbd10>
 400407c:	12001704 	addi	r8,r2,92
 4004080:	11c016c4 	addi	r7,r2,91
 4004084:	4209883a 	add	r4,r8,r8
 4004088:	003e9606 	br	4003ae4 <__alt_data_end+0xfabfbae4>
 400408c:	3804d1ba 	srli	r2,r7,6
 4004090:	11400e44 	addi	r5,r2,57
 4004094:	10c00e04 	addi	r3,r2,56
 4004098:	294b883a 	add	r5,r5,r5
 400409c:	003fbc06 	br	4003f90 <__alt_data_end+0xfabfbf90>
 40040a0:	84ff5926 	beq	r16,r19,4003e08 <__alt_data_end+0xfabfbe08>
 40040a4:	00810034 	movhi	r2,1024
 40040a8:	1095e804 	addi	r2,r2,22432
 40040ac:	14000217 	ldw	r16,8(r2)
 40040b0:	00bfff04 	movi	r2,-4
 40040b4:	80c00117 	ldw	r3,4(r16)
 40040b8:	1886703a 	and	r3,r3,r2
 40040bc:	003f9106 	br	4003f04 <__alt_data_end+0xfabfbf04>
 40040c0:	60800217 	ldw	r2,8(r12)
 40040c4:	213fffc4 	addi	r4,r4,-1
 40040c8:	1300651e 	bne	r2,r12,4004260 <_malloc_r+0x7f4>
 40040cc:	208000cc 	andi	r2,r4,3
 40040d0:	633ffe04 	addi	r12,r12,-8
 40040d4:	103ffa1e 	bne	r2,zero,40040c0 <__alt_data_end+0xfabfc0c0>
 40040d8:	98800117 	ldw	r2,4(r19)
 40040dc:	0146303a 	nor	r3,zero,r5
 40040e0:	1884703a 	and	r2,r3,r2
 40040e4:	98800115 	stw	r2,4(r19)
 40040e8:	294b883a 	add	r5,r5,r5
 40040ec:	117f2836 	bltu	r2,r5,4003d90 <__alt_data_end+0xfabfbd90>
 40040f0:	283f2726 	beq	r5,zero,4003d90 <__alt_data_end+0xfabfbd90>
 40040f4:	2886703a 	and	r3,r5,r2
 40040f8:	5809883a 	mov	r4,r11
 40040fc:	183ec31e 	bne	r3,zero,4003c0c <__alt_data_end+0xfabfbc0c>
 4004100:	294b883a 	add	r5,r5,r5
 4004104:	2886703a 	and	r3,r5,r2
 4004108:	21000104 	addi	r4,r4,4
 400410c:	183ffc26 	beq	r3,zero,4004100 <__alt_data_end+0xfabfc100>
 4004110:	003ebe06 	br	4003c0c <__alt_data_end+0xfabfbc0c>
 4004114:	00c05504 	movi	r3,340
 4004118:	18801236 	bltu	r3,r2,4004164 <_malloc_r+0x6f8>
 400411c:	8804d3fa 	srli	r2,r17,15
 4004120:	12001e04 	addi	r8,r2,120
 4004124:	11c01dc4 	addi	r7,r2,119
 4004128:	4209883a 	add	r4,r8,r8
 400412c:	003e6d06 	br	4003ae4 <__alt_data_end+0xfabfbae4>
 4004130:	00c40004 	movi	r3,4096
 4004134:	003f4606 	br	4003e50 <__alt_data_end+0xfabfbe50>
 4004138:	00800044 	movi	r2,1
 400413c:	a0800115 	stw	r2,4(r20)
 4004140:	003f7406 	br	4003f14 <__alt_data_end+0xfabfbf14>
 4004144:	1805d0ba 	srai	r2,r3,2
 4004148:	01c00044 	movi	r7,1
 400414c:	30c00117 	ldw	r3,4(r6)
 4004150:	388e983a 	sll	r7,r7,r2
 4004154:	2805883a 	mov	r2,r5
 4004158:	38c6b03a 	or	r3,r7,r3
 400415c:	30c00115 	stw	r3,4(r6)
 4004160:	003f9b06 	br	4003fd0 <__alt_data_end+0xfabfbfd0>
 4004164:	00c15504 	movi	r3,1364
 4004168:	18801a36 	bltu	r3,r2,40041d4 <_malloc_r+0x768>
 400416c:	8804d4ba 	srli	r2,r17,18
 4004170:	12001f44 	addi	r8,r2,125
 4004174:	11c01f04 	addi	r7,r2,124
 4004178:	4209883a 	add	r4,r8,r8
 400417c:	003e5906 	br	4003ae4 <__alt_data_end+0xfabfbae4>
 4004180:	ad400404 	addi	r21,r21,16
 4004184:	003f1706 	br	4003de4 <__alt_data_end+0xfabfbde4>
 4004188:	00c01504 	movi	r3,84
 400418c:	18802336 	bltu	r3,r2,400421c <_malloc_r+0x7b0>
 4004190:	3804d33a 	srli	r2,r7,12
 4004194:	11401bc4 	addi	r5,r2,111
 4004198:	10c01b84 	addi	r3,r2,110
 400419c:	294b883a 	add	r5,r5,r5
 40041a0:	003f7b06 	br	4003f90 <__alt_data_end+0xfabfbf90>
 40041a4:	9c000217 	ldw	r16,8(r19)
 40041a8:	00bfff04 	movi	r2,-4
 40041ac:	80c00117 	ldw	r3,4(r16)
 40041b0:	1886703a 	and	r3,r3,r2
 40041b4:	003f5306 	br	4003f04 <__alt_data_end+0xfabfbf04>
 40041b8:	3083ffcc 	andi	r2,r6,4095
 40041bc:	103f181e 	bne	r2,zero,4003e20 <__alt_data_end+0xfabfbe20>
 40041c0:	99000217 	ldw	r4,8(r19)
 40041c4:	b545883a 	add	r2,r22,r21
 40041c8:	10800054 	ori	r2,r2,1
 40041cc:	20800115 	stw	r2,4(r4)
 40041d0:	003f3e06 	br	4003ecc <__alt_data_end+0xfabfbecc>
 40041d4:	01003f84 	movi	r4,254
 40041d8:	02001fc4 	movi	r8,127
 40041dc:	01c01f84 	movi	r7,126
 40041e0:	003e4006 	br	4003ae4 <__alt_data_end+0xfabfbae4>
 40041e4:	00810034 	movhi	r2,1024
 40041e8:	1096fc04 	addi	r2,r2,23536
 40041ec:	15000015 	stw	r20,0(r2)
 40041f0:	003f1106 	br	4003e38 <__alt_data_end+0xfabfbe38>
 40041f4:	00800044 	movi	r2,1
 40041f8:	002b883a 	mov	r21,zero
 40041fc:	003f1f06 	br	4003e7c <__alt_data_end+0xfabfbe7c>
 4004200:	81400204 	addi	r5,r16,8
 4004204:	9009883a 	mov	r4,r18
 4004208:	40034180 	call	4003418 <_free_r>
 400420c:	00810034 	movhi	r2,1024
 4004210:	1099fa04 	addi	r2,r2,26600
 4004214:	10c00017 	ldw	r3,0(r2)
 4004218:	003f2c06 	br	4003ecc <__alt_data_end+0xfabfbecc>
 400421c:	00c05504 	movi	r3,340
 4004220:	18800536 	bltu	r3,r2,4004238 <_malloc_r+0x7cc>
 4004224:	3804d3fa 	srli	r2,r7,15
 4004228:	11401e04 	addi	r5,r2,120
 400422c:	10c01dc4 	addi	r3,r2,119
 4004230:	294b883a 	add	r5,r5,r5
 4004234:	003f5606 	br	4003f90 <__alt_data_end+0xfabfbf90>
 4004238:	00c15504 	movi	r3,1364
 400423c:	18800536 	bltu	r3,r2,4004254 <_malloc_r+0x7e8>
 4004240:	3804d4ba 	srli	r2,r7,18
 4004244:	11401f44 	addi	r5,r2,125
 4004248:	10c01f04 	addi	r3,r2,124
 400424c:	294b883a 	add	r5,r5,r5
 4004250:	003f4f06 	br	4003f90 <__alt_data_end+0xfabfbf90>
 4004254:	01403f84 	movi	r5,254
 4004258:	00c01f84 	movi	r3,126
 400425c:	003f4c06 	br	4003f90 <__alt_data_end+0xfabfbf90>
 4004260:	98800117 	ldw	r2,4(r19)
 4004264:	003fa006 	br	40040e8 <__alt_data_end+0xfabfc0e8>
 4004268:	8808d0fa 	srli	r4,r17,3
 400426c:	20800044 	addi	r2,r4,1
 4004270:	1085883a 	add	r2,r2,r2
 4004274:	003e9006 	br	4003cb8 <__alt_data_end+0xfabfbcb8>

04004278 <memset>:
 4004278:	20c000cc 	andi	r3,r4,3
 400427c:	2005883a 	mov	r2,r4
 4004280:	18004426 	beq	r3,zero,4004394 <memset+0x11c>
 4004284:	31ffffc4 	addi	r7,r6,-1
 4004288:	30004026 	beq	r6,zero,400438c <memset+0x114>
 400428c:	2813883a 	mov	r9,r5
 4004290:	200d883a 	mov	r6,r4
 4004294:	2007883a 	mov	r3,r4
 4004298:	00000406 	br	40042ac <memset+0x34>
 400429c:	3a3fffc4 	addi	r8,r7,-1
 40042a0:	31800044 	addi	r6,r6,1
 40042a4:	38003926 	beq	r7,zero,400438c <memset+0x114>
 40042a8:	400f883a 	mov	r7,r8
 40042ac:	18c00044 	addi	r3,r3,1
 40042b0:	32400005 	stb	r9,0(r6)
 40042b4:	1a0000cc 	andi	r8,r3,3
 40042b8:	403ff81e 	bne	r8,zero,400429c <__alt_data_end+0xfabfc29c>
 40042bc:	010000c4 	movi	r4,3
 40042c0:	21c02d2e 	bgeu	r4,r7,4004378 <memset+0x100>
 40042c4:	29003fcc 	andi	r4,r5,255
 40042c8:	200c923a 	slli	r6,r4,8
 40042cc:	3108b03a 	or	r4,r6,r4
 40042d0:	200c943a 	slli	r6,r4,16
 40042d4:	218cb03a 	or	r6,r4,r6
 40042d8:	010003c4 	movi	r4,15
 40042dc:	21c0182e 	bgeu	r4,r7,4004340 <memset+0xc8>
 40042e0:	3b3ffc04 	addi	r12,r7,-16
 40042e4:	6018d13a 	srli	r12,r12,4
 40042e8:	1a000104 	addi	r8,r3,4
 40042ec:	1ac00204 	addi	r11,r3,8
 40042f0:	6008913a 	slli	r4,r12,4
 40042f4:	1a800304 	addi	r10,r3,12
 40042f8:	1813883a 	mov	r9,r3
 40042fc:	21000504 	addi	r4,r4,20
 4004300:	1909883a 	add	r4,r3,r4
 4004304:	49800015 	stw	r6,0(r9)
 4004308:	41800015 	stw	r6,0(r8)
 400430c:	59800015 	stw	r6,0(r11)
 4004310:	51800015 	stw	r6,0(r10)
 4004314:	42000404 	addi	r8,r8,16
 4004318:	4a400404 	addi	r9,r9,16
 400431c:	5ac00404 	addi	r11,r11,16
 4004320:	52800404 	addi	r10,r10,16
 4004324:	413ff71e 	bne	r8,r4,4004304 <__alt_data_end+0xfabfc304>
 4004328:	63000044 	addi	r12,r12,1
 400432c:	6018913a 	slli	r12,r12,4
 4004330:	39c003cc 	andi	r7,r7,15
 4004334:	010000c4 	movi	r4,3
 4004338:	1b07883a 	add	r3,r3,r12
 400433c:	21c00e2e 	bgeu	r4,r7,4004378 <memset+0x100>
 4004340:	1813883a 	mov	r9,r3
 4004344:	3811883a 	mov	r8,r7
 4004348:	010000c4 	movi	r4,3
 400434c:	49800015 	stw	r6,0(r9)
 4004350:	423fff04 	addi	r8,r8,-4
 4004354:	4a400104 	addi	r9,r9,4
 4004358:	223ffc36 	bltu	r4,r8,400434c <__alt_data_end+0xfabfc34c>
 400435c:	393fff04 	addi	r4,r7,-4
 4004360:	2008d0ba 	srli	r4,r4,2
 4004364:	39c000cc 	andi	r7,r7,3
 4004368:	21000044 	addi	r4,r4,1
 400436c:	2109883a 	add	r4,r4,r4
 4004370:	2109883a 	add	r4,r4,r4
 4004374:	1907883a 	add	r3,r3,r4
 4004378:	38000526 	beq	r7,zero,4004390 <memset+0x118>
 400437c:	19cf883a 	add	r7,r3,r7
 4004380:	19400005 	stb	r5,0(r3)
 4004384:	18c00044 	addi	r3,r3,1
 4004388:	38fffd1e 	bne	r7,r3,4004380 <__alt_data_end+0xfabfc380>
 400438c:	f800283a 	ret
 4004390:	f800283a 	ret
 4004394:	2007883a 	mov	r3,r4
 4004398:	300f883a 	mov	r7,r6
 400439c:	003fc706 	br	40042bc <__alt_data_end+0xfabfc2bc>

040043a0 <lflush>:
 40043a0:	2080030b 	ldhu	r2,12(r4)
 40043a4:	00c00244 	movi	r3,9
 40043a8:	1080024c 	andi	r2,r2,9
 40043ac:	10c00226 	beq	r2,r3,40043b8 <lflush+0x18>
 40043b0:	0005883a 	mov	r2,zero
 40043b4:	f800283a 	ret
 40043b8:	4002f241 	jmpi	4002f24 <fflush>

040043bc <__srefill_r>:
 40043bc:	defffc04 	addi	sp,sp,-16
 40043c0:	dc400115 	stw	r17,4(sp)
 40043c4:	dc000015 	stw	r16,0(sp)
 40043c8:	dfc00315 	stw	ra,12(sp)
 40043cc:	dc800215 	stw	r18,8(sp)
 40043d0:	2023883a 	mov	r17,r4
 40043d4:	2821883a 	mov	r16,r5
 40043d8:	20000226 	beq	r4,zero,40043e4 <__srefill_r+0x28>
 40043dc:	20800e17 	ldw	r2,56(r4)
 40043e0:	10003c26 	beq	r2,zero,40044d4 <__srefill_r+0x118>
 40043e4:	80c0030b 	ldhu	r3,12(r16)
 40043e8:	1908000c 	andi	r4,r3,8192
 40043ec:	1805883a 	mov	r2,r3
 40043f0:	2000071e 	bne	r4,zero,4004410 <__srefill_r+0x54>
 40043f4:	81001917 	ldw	r4,100(r16)
 40043f8:	18880014 	ori	r2,r3,8192
 40043fc:	00f7ffc4 	movi	r3,-8193
 4004400:	20c8703a 	and	r4,r4,r3
 4004404:	8080030d 	sth	r2,12(r16)
 4004408:	1007883a 	mov	r3,r2
 400440c:	81001915 	stw	r4,100(r16)
 4004410:	80000115 	stw	zero,4(r16)
 4004414:	1100080c 	andi	r4,r2,32
 4004418:	2000571e 	bne	r4,zero,4004578 <__srefill_r+0x1bc>
 400441c:	1100010c 	andi	r4,r2,4
 4004420:	20001f26 	beq	r4,zero,40044a0 <__srefill_r+0xe4>
 4004424:	81400c17 	ldw	r5,48(r16)
 4004428:	28000826 	beq	r5,zero,400444c <__srefill_r+0x90>
 400442c:	80801004 	addi	r2,r16,64
 4004430:	28800226 	beq	r5,r2,400443c <__srefill_r+0x80>
 4004434:	8809883a 	mov	r4,r17
 4004438:	40034180 	call	4003418 <_free_r>
 400443c:	80800f17 	ldw	r2,60(r16)
 4004440:	80000c15 	stw	zero,48(r16)
 4004444:	80800115 	stw	r2,4(r16)
 4004448:	1000391e 	bne	r2,zero,4004530 <__srefill_r+0x174>
 400444c:	80800417 	ldw	r2,16(r16)
 4004450:	10004b26 	beq	r2,zero,4004580 <__srefill_r+0x1c4>
 4004454:	8480030b 	ldhu	r18,12(r16)
 4004458:	908000cc 	andi	r2,r18,3
 400445c:	10001f1e 	bne	r2,zero,40044dc <__srefill_r+0x120>
 4004460:	81800417 	ldw	r6,16(r16)
 4004464:	80800817 	ldw	r2,32(r16)
 4004468:	81c00517 	ldw	r7,20(r16)
 400446c:	81400717 	ldw	r5,28(r16)
 4004470:	81800015 	stw	r6,0(r16)
 4004474:	8809883a 	mov	r4,r17
 4004478:	103ee83a 	callr	r2
 400447c:	80800115 	stw	r2,4(r16)
 4004480:	00800e0e 	bge	zero,r2,40044bc <__srefill_r+0x100>
 4004484:	0005883a 	mov	r2,zero
 4004488:	dfc00317 	ldw	ra,12(sp)
 400448c:	dc800217 	ldw	r18,8(sp)
 4004490:	dc400117 	ldw	r17,4(sp)
 4004494:	dc000017 	ldw	r16,0(sp)
 4004498:	dec00404 	addi	sp,sp,16
 400449c:	f800283a 	ret
 40044a0:	1100040c 	andi	r4,r2,16
 40044a4:	20003026 	beq	r4,zero,4004568 <__srefill_r+0x1ac>
 40044a8:	1080020c 	andi	r2,r2,8
 40044ac:	1000241e 	bne	r2,zero,4004540 <__srefill_r+0x184>
 40044b0:	18c00114 	ori	r3,r3,4
 40044b4:	80c0030d 	sth	r3,12(r16)
 40044b8:	003fe406 	br	400444c <__alt_data_end+0xfabfc44c>
 40044bc:	80c0030b 	ldhu	r3,12(r16)
 40044c0:	1000161e 	bne	r2,zero,400451c <__srefill_r+0x160>
 40044c4:	18c00814 	ori	r3,r3,32
 40044c8:	00bfffc4 	movi	r2,-1
 40044cc:	80c0030d 	sth	r3,12(r16)
 40044d0:	003fed06 	br	4004488 <__alt_data_end+0xfabfc488>
 40044d4:	40032a40 	call	40032a4 <__sinit>
 40044d8:	003fc206 	br	40043e4 <__alt_data_end+0xfabfc3e4>
 40044dc:	00810034 	movhi	r2,1024
 40044e0:	1096fa04 	addi	r2,r2,23528
 40044e4:	11000017 	ldw	r4,0(r2)
 40044e8:	01410034 	movhi	r5,1024
 40044ec:	00800044 	movi	r2,1
 40044f0:	2950e804 	addi	r5,r5,17312
 40044f4:	8080030d 	sth	r2,12(r16)
 40044f8:	40037280 	call	4003728 <_fwalk>
 40044fc:	00800244 	movi	r2,9
 4004500:	8480030d 	sth	r18,12(r16)
 4004504:	9480024c 	andi	r18,r18,9
 4004508:	90bfd51e 	bne	r18,r2,4004460 <__alt_data_end+0xfabfc460>
 400450c:	800b883a 	mov	r5,r16
 4004510:	8809883a 	mov	r4,r17
 4004514:	4002cac0 	call	4002cac <__sflush_r>
 4004518:	003fd106 	br	4004460 <__alt_data_end+0xfabfc460>
 400451c:	18c01014 	ori	r3,r3,64
 4004520:	80000115 	stw	zero,4(r16)
 4004524:	00bfffc4 	movi	r2,-1
 4004528:	80c0030d 	sth	r3,12(r16)
 400452c:	003fd606 	br	4004488 <__alt_data_end+0xfabfc488>
 4004530:	80c00e17 	ldw	r3,56(r16)
 4004534:	0005883a 	mov	r2,zero
 4004538:	80c00015 	stw	r3,0(r16)
 400453c:	003fd206 	br	4004488 <__alt_data_end+0xfabfc488>
 4004540:	800b883a 	mov	r5,r16
 4004544:	8809883a 	mov	r4,r17
 4004548:	4002ec80 	call	4002ec8 <_fflush_r>
 400454c:	10000a1e 	bne	r2,zero,4004578 <__srefill_r+0x1bc>
 4004550:	8080030b 	ldhu	r2,12(r16)
 4004554:	00fffdc4 	movi	r3,-9
 4004558:	80000215 	stw	zero,8(r16)
 400455c:	1886703a 	and	r3,r3,r2
 4004560:	80000615 	stw	zero,24(r16)
 4004564:	003fd206 	br	40044b0 <__alt_data_end+0xfabfc4b0>
 4004568:	00800244 	movi	r2,9
 400456c:	88800015 	stw	r2,0(r17)
 4004570:	18c01014 	ori	r3,r3,64
 4004574:	80c0030d 	sth	r3,12(r16)
 4004578:	00bfffc4 	movi	r2,-1
 400457c:	003fc206 	br	4004488 <__alt_data_end+0xfabfc488>
 4004580:	800b883a 	mov	r5,r16
 4004584:	8809883a 	mov	r4,r17
 4004588:	40038b00 	call	40038b0 <__smakebuf_r>
 400458c:	003fb106 	br	4004454 <__alt_data_end+0xfabfc454>

04004590 <_sbrk_r>:
 4004590:	defffd04 	addi	sp,sp,-12
 4004594:	dc000015 	stw	r16,0(sp)
 4004598:	04010034 	movhi	r16,1024
 400459c:	dc400115 	stw	r17,4(sp)
 40045a0:	8419f604 	addi	r16,r16,26584
 40045a4:	2023883a 	mov	r17,r4
 40045a8:	2809883a 	mov	r4,r5
 40045ac:	dfc00215 	stw	ra,8(sp)
 40045b0:	80000015 	stw	zero,0(r16)
 40045b4:	4004ca40 	call	4004ca4 <sbrk>
 40045b8:	00ffffc4 	movi	r3,-1
 40045bc:	10c00526 	beq	r2,r3,40045d4 <_sbrk_r+0x44>
 40045c0:	dfc00217 	ldw	ra,8(sp)
 40045c4:	dc400117 	ldw	r17,4(sp)
 40045c8:	dc000017 	ldw	r16,0(sp)
 40045cc:	dec00304 	addi	sp,sp,12
 40045d0:	f800283a 	ret
 40045d4:	80c00017 	ldw	r3,0(r16)
 40045d8:	183ff926 	beq	r3,zero,40045c0 <__alt_data_end+0xfabfc5c0>
 40045dc:	88c00015 	stw	r3,0(r17)
 40045e0:	003ff706 	br	40045c0 <__alt_data_end+0xfabfc5c0>

040045e4 <__sread>:
 40045e4:	defffe04 	addi	sp,sp,-8
 40045e8:	dc000015 	stw	r16,0(sp)
 40045ec:	2821883a 	mov	r16,r5
 40045f0:	2940038f 	ldh	r5,14(r5)
 40045f4:	dfc00115 	stw	ra,4(sp)
 40045f8:	40049e80 	call	40049e8 <_read_r>
 40045fc:	10000716 	blt	r2,zero,400461c <__sread+0x38>
 4004600:	80c01417 	ldw	r3,80(r16)
 4004604:	1887883a 	add	r3,r3,r2
 4004608:	80c01415 	stw	r3,80(r16)
 400460c:	dfc00117 	ldw	ra,4(sp)
 4004610:	dc000017 	ldw	r16,0(sp)
 4004614:	dec00204 	addi	sp,sp,8
 4004618:	f800283a 	ret
 400461c:	80c0030b 	ldhu	r3,12(r16)
 4004620:	18fbffcc 	andi	r3,r3,61439
 4004624:	80c0030d 	sth	r3,12(r16)
 4004628:	dfc00117 	ldw	ra,4(sp)
 400462c:	dc000017 	ldw	r16,0(sp)
 4004630:	dec00204 	addi	sp,sp,8
 4004634:	f800283a 	ret

04004638 <__seofread>:
 4004638:	0005883a 	mov	r2,zero
 400463c:	f800283a 	ret

04004640 <__swrite>:
 4004640:	2880030b 	ldhu	r2,12(r5)
 4004644:	defffb04 	addi	sp,sp,-20
 4004648:	dcc00315 	stw	r19,12(sp)
 400464c:	dc800215 	stw	r18,8(sp)
 4004650:	dc400115 	stw	r17,4(sp)
 4004654:	dc000015 	stw	r16,0(sp)
 4004658:	dfc00415 	stw	ra,16(sp)
 400465c:	10c0400c 	andi	r3,r2,256
 4004660:	2821883a 	mov	r16,r5
 4004664:	2023883a 	mov	r17,r4
 4004668:	3025883a 	mov	r18,r6
 400466c:	3827883a 	mov	r19,r7
 4004670:	18000526 	beq	r3,zero,4004688 <__swrite+0x48>
 4004674:	2940038f 	ldh	r5,14(r5)
 4004678:	01c00084 	movi	r7,2
 400467c:	000d883a 	mov	r6,zero
 4004680:	40049880 	call	4004988 <_lseek_r>
 4004684:	8080030b 	ldhu	r2,12(r16)
 4004688:	8140038f 	ldh	r5,14(r16)
 400468c:	10bbffcc 	andi	r2,r2,61439
 4004690:	980f883a 	mov	r7,r19
 4004694:	900d883a 	mov	r6,r18
 4004698:	8809883a 	mov	r4,r17
 400469c:	8080030d 	sth	r2,12(r16)
 40046a0:	dfc00417 	ldw	ra,16(sp)
 40046a4:	dcc00317 	ldw	r19,12(sp)
 40046a8:	dc800217 	ldw	r18,8(sp)
 40046ac:	dc400117 	ldw	r17,4(sp)
 40046b0:	dc000017 	ldw	r16,0(sp)
 40046b4:	dec00504 	addi	sp,sp,20
 40046b8:	40047201 	jmpi	4004720 <_write_r>

040046bc <__sseek>:
 40046bc:	defffe04 	addi	sp,sp,-8
 40046c0:	dc000015 	stw	r16,0(sp)
 40046c4:	2821883a 	mov	r16,r5
 40046c8:	2940038f 	ldh	r5,14(r5)
 40046cc:	dfc00115 	stw	ra,4(sp)
 40046d0:	40049880 	call	4004988 <_lseek_r>
 40046d4:	00ffffc4 	movi	r3,-1
 40046d8:	10c00826 	beq	r2,r3,40046fc <__sseek+0x40>
 40046dc:	80c0030b 	ldhu	r3,12(r16)
 40046e0:	80801415 	stw	r2,80(r16)
 40046e4:	18c40014 	ori	r3,r3,4096
 40046e8:	80c0030d 	sth	r3,12(r16)
 40046ec:	dfc00117 	ldw	ra,4(sp)
 40046f0:	dc000017 	ldw	r16,0(sp)
 40046f4:	dec00204 	addi	sp,sp,8
 40046f8:	f800283a 	ret
 40046fc:	80c0030b 	ldhu	r3,12(r16)
 4004700:	18fbffcc 	andi	r3,r3,61439
 4004704:	80c0030d 	sth	r3,12(r16)
 4004708:	dfc00117 	ldw	ra,4(sp)
 400470c:	dc000017 	ldw	r16,0(sp)
 4004710:	dec00204 	addi	sp,sp,8
 4004714:	f800283a 	ret

04004718 <__sclose>:
 4004718:	2940038f 	ldh	r5,14(r5)
 400471c:	40047801 	jmpi	4004780 <_close_r>

04004720 <_write_r>:
 4004720:	defffd04 	addi	sp,sp,-12
 4004724:	2805883a 	mov	r2,r5
 4004728:	dc000015 	stw	r16,0(sp)
 400472c:	04010034 	movhi	r16,1024
 4004730:	dc400115 	stw	r17,4(sp)
 4004734:	300b883a 	mov	r5,r6
 4004738:	8419f604 	addi	r16,r16,26584
 400473c:	2023883a 	mov	r17,r4
 4004740:	380d883a 	mov	r6,r7
 4004744:	1009883a 	mov	r4,r2
 4004748:	dfc00215 	stw	ra,8(sp)
 400474c:	80000015 	stw	zero,0(r16)
 4004750:	4004cf00 	call	4004cf0 <write>
 4004754:	00ffffc4 	movi	r3,-1
 4004758:	10c00526 	beq	r2,r3,4004770 <_write_r+0x50>
 400475c:	dfc00217 	ldw	ra,8(sp)
 4004760:	dc400117 	ldw	r17,4(sp)
 4004764:	dc000017 	ldw	r16,0(sp)
 4004768:	dec00304 	addi	sp,sp,12
 400476c:	f800283a 	ret
 4004770:	80c00017 	ldw	r3,0(r16)
 4004774:	183ff926 	beq	r3,zero,400475c <__alt_data_end+0xfabfc75c>
 4004778:	88c00015 	stw	r3,0(r17)
 400477c:	003ff706 	br	400475c <__alt_data_end+0xfabfc75c>

04004780 <_close_r>:
 4004780:	defffd04 	addi	sp,sp,-12
 4004784:	dc000015 	stw	r16,0(sp)
 4004788:	04010034 	movhi	r16,1024
 400478c:	dc400115 	stw	r17,4(sp)
 4004790:	8419f604 	addi	r16,r16,26584
 4004794:	2023883a 	mov	r17,r4
 4004798:	2809883a 	mov	r4,r5
 400479c:	dfc00215 	stw	ra,8(sp)
 40047a0:	80000015 	stw	zero,0(r16)
 40047a4:	4001b540 	call	4001b54 <close>
 40047a8:	00ffffc4 	movi	r3,-1
 40047ac:	10c00526 	beq	r2,r3,40047c4 <_close_r+0x44>
 40047b0:	dfc00217 	ldw	ra,8(sp)
 40047b4:	dc400117 	ldw	r17,4(sp)
 40047b8:	dc000017 	ldw	r16,0(sp)
 40047bc:	dec00304 	addi	sp,sp,12
 40047c0:	f800283a 	ret
 40047c4:	80c00017 	ldw	r3,0(r16)
 40047c8:	183ff926 	beq	r3,zero,40047b0 <__alt_data_end+0xfabfc7b0>
 40047cc:	88c00015 	stw	r3,0(r17)
 40047d0:	003ff706 	br	40047b0 <__alt_data_end+0xfabfc7b0>

040047d4 <_fclose_r>:
 40047d4:	28003926 	beq	r5,zero,40048bc <_fclose_r+0xe8>
 40047d8:	defffc04 	addi	sp,sp,-16
 40047dc:	dc400115 	stw	r17,4(sp)
 40047e0:	dc000015 	stw	r16,0(sp)
 40047e4:	dfc00315 	stw	ra,12(sp)
 40047e8:	dc800215 	stw	r18,8(sp)
 40047ec:	2023883a 	mov	r17,r4
 40047f0:	2821883a 	mov	r16,r5
 40047f4:	20000226 	beq	r4,zero,4004800 <_fclose_r+0x2c>
 40047f8:	20800e17 	ldw	r2,56(r4)
 40047fc:	10002726 	beq	r2,zero,400489c <_fclose_r+0xc8>
 4004800:	8080030f 	ldh	r2,12(r16)
 4004804:	1000071e 	bne	r2,zero,4004824 <_fclose_r+0x50>
 4004808:	0005883a 	mov	r2,zero
 400480c:	dfc00317 	ldw	ra,12(sp)
 4004810:	dc800217 	ldw	r18,8(sp)
 4004814:	dc400117 	ldw	r17,4(sp)
 4004818:	dc000017 	ldw	r16,0(sp)
 400481c:	dec00404 	addi	sp,sp,16
 4004820:	f800283a 	ret
 4004824:	800b883a 	mov	r5,r16
 4004828:	8809883a 	mov	r4,r17
 400482c:	4002cac0 	call	4002cac <__sflush_r>
 4004830:	1025883a 	mov	r18,r2
 4004834:	80800b17 	ldw	r2,44(r16)
 4004838:	10000426 	beq	r2,zero,400484c <_fclose_r+0x78>
 400483c:	81400717 	ldw	r5,28(r16)
 4004840:	8809883a 	mov	r4,r17
 4004844:	103ee83a 	callr	r2
 4004848:	10001616 	blt	r2,zero,40048a4 <_fclose_r+0xd0>
 400484c:	8080030b 	ldhu	r2,12(r16)
 4004850:	1080200c 	andi	r2,r2,128
 4004854:	1000151e 	bne	r2,zero,40048ac <_fclose_r+0xd8>
 4004858:	81400c17 	ldw	r5,48(r16)
 400485c:	28000526 	beq	r5,zero,4004874 <_fclose_r+0xa0>
 4004860:	80801004 	addi	r2,r16,64
 4004864:	28800226 	beq	r5,r2,4004870 <_fclose_r+0x9c>
 4004868:	8809883a 	mov	r4,r17
 400486c:	40034180 	call	4003418 <_free_r>
 4004870:	80000c15 	stw	zero,48(r16)
 4004874:	81401117 	ldw	r5,68(r16)
 4004878:	28000326 	beq	r5,zero,4004888 <_fclose_r+0xb4>
 400487c:	8809883a 	mov	r4,r17
 4004880:	40034180 	call	4003418 <_free_r>
 4004884:	80001115 	stw	zero,68(r16)
 4004888:	40032b40 	call	40032b4 <__sfp_lock_acquire>
 400488c:	8000030d 	sth	zero,12(r16)
 4004890:	40032b80 	call	40032b8 <__sfp_lock_release>
 4004894:	9005883a 	mov	r2,r18
 4004898:	003fdc06 	br	400480c <__alt_data_end+0xfabfc80c>
 400489c:	40032a40 	call	40032a4 <__sinit>
 40048a0:	003fd706 	br	4004800 <__alt_data_end+0xfabfc800>
 40048a4:	04bfffc4 	movi	r18,-1
 40048a8:	003fe806 	br	400484c <__alt_data_end+0xfabfc84c>
 40048ac:	81400417 	ldw	r5,16(r16)
 40048b0:	8809883a 	mov	r4,r17
 40048b4:	40034180 	call	4003418 <_free_r>
 40048b8:	003fe706 	br	4004858 <__alt_data_end+0xfabfc858>
 40048bc:	0005883a 	mov	r2,zero
 40048c0:	f800283a 	ret

040048c4 <fclose>:
 40048c4:	00810034 	movhi	r2,1024
 40048c8:	1096fb04 	addi	r2,r2,23532
 40048cc:	200b883a 	mov	r5,r4
 40048d0:	11000017 	ldw	r4,0(r2)
 40048d4:	40047d41 	jmpi	40047d4 <_fclose_r>

040048d8 <_fstat_r>:
 40048d8:	defffd04 	addi	sp,sp,-12
 40048dc:	2805883a 	mov	r2,r5
 40048e0:	dc000015 	stw	r16,0(sp)
 40048e4:	04010034 	movhi	r16,1024
 40048e8:	dc400115 	stw	r17,4(sp)
 40048ec:	8419f604 	addi	r16,r16,26584
 40048f0:	2023883a 	mov	r17,r4
 40048f4:	300b883a 	mov	r5,r6
 40048f8:	1009883a 	mov	r4,r2
 40048fc:	dfc00215 	stw	ra,8(sp)
 4004900:	80000015 	stw	zero,0(r16)
 4004904:	4004a5c0 	call	4004a5c <fstat>
 4004908:	00ffffc4 	movi	r3,-1
 400490c:	10c00526 	beq	r2,r3,4004924 <_fstat_r+0x4c>
 4004910:	dfc00217 	ldw	ra,8(sp)
 4004914:	dc400117 	ldw	r17,4(sp)
 4004918:	dc000017 	ldw	r16,0(sp)
 400491c:	dec00304 	addi	sp,sp,12
 4004920:	f800283a 	ret
 4004924:	80c00017 	ldw	r3,0(r16)
 4004928:	183ff926 	beq	r3,zero,4004910 <__alt_data_end+0xfabfc910>
 400492c:	88c00015 	stw	r3,0(r17)
 4004930:	003ff706 	br	4004910 <__alt_data_end+0xfabfc910>

04004934 <_isatty_r>:
 4004934:	defffd04 	addi	sp,sp,-12
 4004938:	dc000015 	stw	r16,0(sp)
 400493c:	04010034 	movhi	r16,1024
 4004940:	dc400115 	stw	r17,4(sp)
 4004944:	8419f604 	addi	r16,r16,26584
 4004948:	2023883a 	mov	r17,r4
 400494c:	2809883a 	mov	r4,r5
 4004950:	dfc00215 	stw	ra,8(sp)
 4004954:	80000015 	stw	zero,0(r16)
 4004958:	4004ad40 	call	4004ad4 <isatty>
 400495c:	00ffffc4 	movi	r3,-1
 4004960:	10c00526 	beq	r2,r3,4004978 <_isatty_r+0x44>
 4004964:	dfc00217 	ldw	ra,8(sp)
 4004968:	dc400117 	ldw	r17,4(sp)
 400496c:	dc000017 	ldw	r16,0(sp)
 4004970:	dec00304 	addi	sp,sp,12
 4004974:	f800283a 	ret
 4004978:	80c00017 	ldw	r3,0(r16)
 400497c:	183ff926 	beq	r3,zero,4004964 <__alt_data_end+0xfabfc964>
 4004980:	88c00015 	stw	r3,0(r17)
 4004984:	003ff706 	br	4004964 <__alt_data_end+0xfabfc964>

04004988 <_lseek_r>:
 4004988:	defffd04 	addi	sp,sp,-12
 400498c:	2805883a 	mov	r2,r5
 4004990:	dc000015 	stw	r16,0(sp)
 4004994:	04010034 	movhi	r16,1024
 4004998:	dc400115 	stw	r17,4(sp)
 400499c:	300b883a 	mov	r5,r6
 40049a0:	8419f604 	addi	r16,r16,26584
 40049a4:	2023883a 	mov	r17,r4
 40049a8:	380d883a 	mov	r6,r7
 40049ac:	1009883a 	mov	r4,r2
 40049b0:	dfc00215 	stw	ra,8(sp)
 40049b4:	80000015 	stw	zero,0(r16)
 40049b8:	4004b580 	call	4004b58 <lseek>
 40049bc:	00ffffc4 	movi	r3,-1
 40049c0:	10c00526 	beq	r2,r3,40049d8 <_lseek_r+0x50>
 40049c4:	dfc00217 	ldw	ra,8(sp)
 40049c8:	dc400117 	ldw	r17,4(sp)
 40049cc:	dc000017 	ldw	r16,0(sp)
 40049d0:	dec00304 	addi	sp,sp,12
 40049d4:	f800283a 	ret
 40049d8:	80c00017 	ldw	r3,0(r16)
 40049dc:	183ff926 	beq	r3,zero,40049c4 <__alt_data_end+0xfabfc9c4>
 40049e0:	88c00015 	stw	r3,0(r17)
 40049e4:	003ff706 	br	40049c4 <__alt_data_end+0xfabfc9c4>

040049e8 <_read_r>:
 40049e8:	defffd04 	addi	sp,sp,-12
 40049ec:	2805883a 	mov	r2,r5
 40049f0:	dc000015 	stw	r16,0(sp)
 40049f4:	04010034 	movhi	r16,1024
 40049f8:	dc400115 	stw	r17,4(sp)
 40049fc:	300b883a 	mov	r5,r6
 4004a00:	8419f604 	addi	r16,r16,26584
 4004a04:	2023883a 	mov	r17,r4
 4004a08:	380d883a 	mov	r6,r7
 4004a0c:	1009883a 	mov	r4,r2
 4004a10:	dfc00215 	stw	ra,8(sp)
 4004a14:	80000015 	stw	zero,0(r16)
 4004a18:	4004bdc0 	call	4004bdc <read>
 4004a1c:	00ffffc4 	movi	r3,-1
 4004a20:	10c00526 	beq	r2,r3,4004a38 <_read_r+0x50>
 4004a24:	dfc00217 	ldw	ra,8(sp)
 4004a28:	dc400117 	ldw	r17,4(sp)
 4004a2c:	dc000017 	ldw	r16,0(sp)
 4004a30:	dec00304 	addi	sp,sp,12
 4004a34:	f800283a 	ret
 4004a38:	80c00017 	ldw	r3,0(r16)
 4004a3c:	183ff926 	beq	r3,zero,4004a24 <__alt_data_end+0xfabfca24>
 4004a40:	88c00015 	stw	r3,0(r17)
 4004a44:	003ff706 	br	4004a24 <__alt_data_end+0xfabfca24>

04004a48 <_exit>:
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4004a48:	20000226 	beq	r4,zero,4004a54 <_exit+0xc>
    ALT_SIM_FAIL();
 4004a4c:	002af070 	cmpltui	zero,zero,43969
 4004a50:	003fff06 	br	4004a50 <__alt_data_end+0xfabfca50>
  } else {
    ALT_SIM_PASS();
 4004a54:	002af0b0 	cmpltui	zero,zero,43970
 4004a58:	003ffd06 	br	4004a50 <__alt_data_end+0xfabfca50>

04004a5c <fstat>:
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004a5c:	20000d16 	blt	r4,zero,4004a94 <fstat+0x38>
 4004a60:	21000324 	muli	r4,r4,12
 4004a64:	00810034 	movhi	r2,1024
 4004a68:	10947504 	addi	r2,r2,20948
 4004a6c:	2089883a 	add	r4,r4,r2
  
  if (fd)
 4004a70:	20000826 	beq	r4,zero,4004a94 <fstat+0x38>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 4004a74:	20800017 	ldw	r2,0(r4)
 4004a78:	10800817 	ldw	r2,32(r2)
 4004a7c:	10000126 	beq	r2,zero,4004a84 <fstat+0x28>
    {
      return fd->dev->fstat(fd, st);
 4004a80:	1000683a 	jmp	r2
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 4004a84:	00880004 	movi	r2,8192
 4004a88:	28800115 	stw	r2,4(r5)
      return 0;
 4004a8c:	0005883a 	mov	r2,zero
 4004a90:	f800283a 	ret
 4004a94:	d0a00c17 	ldw	r2,-32720(gp)
 4004a98:	10000926 	beq	r2,zero,4004ac0 <fstat+0x64>
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 4004a9c:	deffff04 	addi	sp,sp,-4
 4004aa0:	dfc00015 	stw	ra,0(sp)
 4004aa4:	103ee83a 	callr	r2
      return 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4004aa8:	00c01444 	movi	r3,81
 4004aac:	10c00015 	stw	r3,0(r2)
    return -1;
 4004ab0:	00bfffc4 	movi	r2,-1
  }
}
 4004ab4:	dfc00017 	ldw	ra,0(sp)
 4004ab8:	dec00104 	addi	sp,sp,4
 4004abc:	f800283a 	ret
 4004ac0:	d0a30c04 	addi	r2,gp,-29648
      return 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4004ac4:	00c01444 	movi	r3,81
 4004ac8:	10c00015 	stw	r3,0(r2)
    return -1;
 4004acc:	00bfffc4 	movi	r2,-1
  }
}
 4004ad0:	f800283a 	ret

04004ad4 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 4004ad4:	defff004 	addi	sp,sp,-64
 4004ad8:	dfc00f15 	stw	ra,60(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004adc:	20001316 	blt	r4,zero,4004b2c <isatty+0x58>
 4004ae0:	20800324 	muli	r2,r4,12
 4004ae4:	00c10034 	movhi	r3,1024
 4004ae8:	18d47504 	addi	r3,r3,20948
 4004aec:	10c5883a 	add	r2,r2,r3
  
  if (fd)
 4004af0:	10000e26 	beq	r2,zero,4004b2c <isatty+0x58>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 4004af4:	10800017 	ldw	r2,0(r2)
 4004af8:	10800817 	ldw	r2,32(r2)
 4004afc:	10000726 	beq	r2,zero,4004b1c <isatty+0x48>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 4004b00:	d80b883a 	mov	r5,sp
 4004b04:	4004a5c0 	call	4004a5c <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 4004b08:	d8800117 	ldw	r2,4(sp)
 4004b0c:	10880020 	cmpeqi	r2,r2,8192
  else
  {
    ALT_ERRNO = EBADFD;
    return 0;
  }
}
 4004b10:	dfc00f17 	ldw	ra,60(sp)
 4004b14:	dec01004 	addi	sp,sp,64
 4004b18:	f800283a 	ret
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    {
      return 1;
 4004b1c:	00800044 	movi	r2,1
  else
  {
    ALT_ERRNO = EBADFD;
    return 0;
  }
}
 4004b20:	dfc00f17 	ldw	ra,60(sp)
 4004b24:	dec01004 	addi	sp,sp,64
 4004b28:	f800283a 	ret
 4004b2c:	d0a00c17 	ldw	r2,-32720(gp)
 4004b30:	10000726 	beq	r2,zero,4004b50 <isatty+0x7c>
 4004b34:	103ee83a 	callr	r2
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4004b38:	00c01444 	movi	r3,81
 4004b3c:	10c00015 	stw	r3,0(r2)
    return 0;
 4004b40:	0005883a 	mov	r2,zero
  }
}
 4004b44:	dfc00f17 	ldw	ra,60(sp)
 4004b48:	dec01004 	addi	sp,sp,64
 4004b4c:	f800283a 	ret
 4004b50:	d0a30c04 	addi	r2,gp,-29648
 4004b54:	003ff806 	br	4004b38 <__alt_data_end+0xfabfcb38>

04004b58 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 4004b58:	defffe04 	addi	sp,sp,-8
 4004b5c:	dfc00115 	stw	ra,4(sp)
 4004b60:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004b64:	20000e16 	blt	r4,zero,4004ba0 <lseek+0x48>
 4004b68:	21000324 	muli	r4,r4,12
 4004b6c:	00810034 	movhi	r2,1024
 4004b70:	10947504 	addi	r2,r2,20948
 4004b74:	2089883a 	add	r4,r4,r2
  
  if (fd) 
 4004b78:	20000926 	beq	r4,zero,4004ba0 <lseek+0x48>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 4004b7c:	20800017 	ldw	r2,0(r4)
 4004b80:	10800717 	ldw	r2,28(r2)
 4004b84:	10000d26 	beq	r2,zero,4004bbc <lseek+0x64>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 4004b88:	103ee83a 	callr	r2
  else  
  {
    rc = -EBADFD;
  }

  if (rc < 0)
 4004b8c:	10000f16 	blt	r2,zero,4004bcc <lseek+0x74>
    ALT_ERRNO = -rc;
    rc = -1;
  }

  return rc;
}
 4004b90:	dfc00117 	ldw	ra,4(sp)
 4004b94:	dc000017 	ldw	r16,0(sp)
 4004b98:	dec00204 	addi	sp,sp,8
 4004b9c:	f800283a 	ret
 4004ba0:	04001444 	movi	r16,81
 4004ba4:	d0a00c17 	ldw	r2,-32720(gp)
 4004ba8:	10000626 	beq	r2,zero,4004bc4 <lseek+0x6c>
 4004bac:	103ee83a 	callr	r2
    rc = -EBADFD;
  }

  if (rc < 0)
  {
    ALT_ERRNO = -rc;
 4004bb0:	14000015 	stw	r16,0(r2)
    rc = -1;
 4004bb4:	00bfffc4 	movi	r2,-1
  }

  return rc;
 4004bb8:	003ff506 	br	4004b90 <__alt_data_end+0xfabfcb90>
 4004bbc:	04002184 	movi	r16,134
 4004bc0:	003ff806 	br	4004ba4 <__alt_data_end+0xfabfcba4>
 4004bc4:	d0a30c04 	addi	r2,gp,-29648
 4004bc8:	003ff906 	br	4004bb0 <__alt_data_end+0xfabfcbb0>
 4004bcc:	00a1c83a 	sub	r16,zero,r2
 4004bd0:	003ff406 	br	4004ba4 <__alt_data_end+0xfabfcba4>

04004bd4 <__malloc_lock>:
 4004bd4:	f800283a 	ret

04004bd8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 4004bd8:	f800283a 	ret

04004bdc <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 4004bdc:	defffe04 	addi	sp,sp,-8
 4004be0:	dfc00115 	stw	ra,4(sp)
 4004be4:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004be8:	20002116 	blt	r4,zero,4004c70 <read+0x94>
 4004bec:	21000324 	muli	r4,r4,12
 4004bf0:	00810034 	movhi	r2,1024
 4004bf4:	10947504 	addi	r2,r2,20948
 4004bf8:	2089883a 	add	r4,r4,r2
  
  if (fd)
 4004bfc:	20001c26 	beq	r4,zero,4004c70 <read+0x94>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 4004c00:	20800217 	ldw	r2,8(r4)
 4004c04:	00c00044 	movi	r3,1
 4004c08:	108000cc 	andi	r2,r2,3
 4004c0c:	10c00a26 	beq	r2,r3,4004c38 <read+0x5c>
        (fd->dev->read))
 4004c10:	20800017 	ldw	r2,0(r4)
 4004c14:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 4004c18:	10000726 	beq	r2,zero,4004c38 <read+0x5c>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 4004c1c:	103ee83a 	callr	r2
 4004c20:	1021883a 	mov	r16,r2
 4004c24:	10000b16 	blt	r2,zero,4004c54 <read+0x78>
  else
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
}
 4004c28:	dfc00117 	ldw	ra,4(sp)
 4004c2c:	dc000017 	ldw	r16,0(sp)
 4004c30:	dec00204 	addi	sp,sp,8
 4004c34:	f800283a 	ret
 4004c38:	d0a00c17 	ldw	r2,-32720(gp)
 4004c3c:	10001326 	beq	r2,zero,4004c8c <read+0xb0>
 4004c40:	103ee83a 	callr	r2
        }
        return rval;
      }
      else
      {
        ALT_ERRNO = EACCES;
 4004c44:	00c00344 	movi	r3,13
 4004c48:	10c00015 	stw	r3,0(r2)
    }
  else
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
 4004c4c:	00bfffc4 	movi	r2,-1
 4004c50:	003ff506 	br	4004c28 <__alt_data_end+0xfabfcc28>
 4004c54:	d0a00c17 	ldw	r2,-32720(gp)
 4004c58:	10000e26 	beq	r2,zero,4004c94 <read+0xb8>
 4004c5c:	103ee83a 	callr	r2
    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
        {
          ALT_ERRNO = -rval;
 4004c60:	0421c83a 	sub	r16,zero,r16
 4004c64:	14000015 	stw	r16,0(r2)
          return -1;
 4004c68:	00bfffc4 	movi	r2,-1
 4004c6c:	003fee06 	br	4004c28 <__alt_data_end+0xfabfcc28>
 4004c70:	d0a00c17 	ldw	r2,-32720(gp)
 4004c74:	10000926 	beq	r2,zero,4004c9c <read+0xc0>
 4004c78:	103ee83a 	callr	r2
        ALT_ERRNO = EACCES;
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 4004c7c:	00c01444 	movi	r3,81
 4004c80:	10c00015 	stw	r3,0(r2)
  }
  return -1;
 4004c84:	00bfffc4 	movi	r2,-1
 4004c88:	003fe706 	br	4004c28 <__alt_data_end+0xfabfcc28>
 4004c8c:	d0a30c04 	addi	r2,gp,-29648
 4004c90:	003fec06 	br	4004c44 <__alt_data_end+0xfabfcc44>
 4004c94:	d0a30c04 	addi	r2,gp,-29648
 4004c98:	003ff106 	br	4004c60 <__alt_data_end+0xfabfcc60>
 4004c9c:	d0a30c04 	addi	r2,gp,-29648
 4004ca0:	003ff606 	br	4004c7c <__alt_data_end+0xfabfcc7c>

04004ca4 <sbrk>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4004ca4:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4004ca8:	00bfff84 	movi	r2,-2
 4004cac:	2884703a 	and	r2,r5,r2
 4004cb0:	1001703a 	wrctl	status,r2
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 4004cb4:	d0a01417 	ldw	r2,-32688(gp)
 4004cb8:	00ffff04 	movi	r3,-4
 4004cbc:	108000c4 	addi	r2,r2,3
 4004cc0:	10c4703a 	and	r2,r2,r3
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4004cc4:	00c20034 	movhi	r3,2048
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 4004cc8:	d0a01415 	stw	r2,-32688(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4004ccc:	1109883a 	add	r4,r2,r4
 4004cd0:	18c00004 	addi	r3,r3,0
 4004cd4:	19000336 	bltu	r3,r4,4004ce4 <sbrk+0x40>
    return (caddr_t)-1;
  }
#endif

  prev_heap_end = heap_end; 
  heap_end += incr; 
 4004cd8:	d1201415 	stw	r4,-32688(gp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4004cdc:	2801703a 	wrctl	status,r5
#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
} 
 4004ce0:	f800283a 	ret
 4004ce4:	2801703a 	wrctl	status,r5
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 4004ce8:	00bfffc4 	movi	r2,-1
 4004cec:	f800283a 	ret

04004cf0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 4004cf0:	defffe04 	addi	sp,sp,-8
 4004cf4:	dfc00115 	stw	ra,4(sp)
 4004cf8:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004cfc:	20002216 	blt	r4,zero,4004d88 <write+0x98>
 4004d00:	21000324 	muli	r4,r4,12
 4004d04:	00810034 	movhi	r2,1024
 4004d08:	10947504 	addi	r2,r2,20948
 4004d0c:	2089883a 	add	r4,r4,r2
  
  if (fd)
 4004d10:	20001d26 	beq	r4,zero,4004d88 <write+0x98>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 4004d14:	20800217 	ldw	r2,8(r4)
 4004d18:	108000cc 	andi	r2,r2,3
 4004d1c:	10000a26 	beq	r2,zero,4004d48 <write+0x58>
 4004d20:	20800017 	ldw	r2,0(r4)
 4004d24:	10800617 	ldw	r2,24(r2)
 4004d28:	10000726 	beq	r2,zero,4004d48 <write+0x58>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 4004d2c:	103ee83a 	callr	r2
 4004d30:	1021883a 	mov	r16,r2
 4004d34:	10000d16 	blt	r2,zero,4004d6c <write+0x7c>
  else  
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
}
 4004d38:	dfc00117 	ldw	ra,4(sp)
 4004d3c:	dc000017 	ldw	r16,0(sp)
 4004d40:	dec00204 	addi	sp,sp,8
 4004d44:	f800283a 	ret
 4004d48:	d0a00c17 	ldw	r2,-32720(gp)
 4004d4c:	10000526 	beq	r2,zero,4004d64 <write+0x74>
 4004d50:	103ee83a 	callr	r2
      }
      return rval;
    }
    else
    {
      ALT_ERRNO = EACCES;
 4004d54:	00c00344 	movi	r3,13
 4004d58:	10c00015 	stw	r3,0(r2)
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
 4004d5c:	00bfffc4 	movi	r2,-1
 4004d60:	003ff506 	br	4004d38 <__alt_data_end+0xfabfcd38>
 4004d64:	d0a30c04 	addi	r2,gp,-29648
 4004d68:	003ffa06 	br	4004d54 <__alt_data_end+0xfabfcd54>
 4004d6c:	d0a00c17 	ldw	r2,-32720(gp)
 4004d70:	10000c26 	beq	r2,zero,4004da4 <write+0xb4>
 4004d74:	103ee83a 	callr	r2
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
      {
        ALT_ERRNO = -rval;
 4004d78:	0421c83a 	sub	r16,zero,r16
 4004d7c:	14000015 	stw	r16,0(r2)
        return -1;
 4004d80:	00bfffc4 	movi	r2,-1
 4004d84:	003fec06 	br	4004d38 <__alt_data_end+0xfabfcd38>
 4004d88:	d0a00c17 	ldw	r2,-32720(gp)
 4004d8c:	10000726 	beq	r2,zero,4004dac <write+0xbc>
 4004d90:	103ee83a 	callr	r2
      ALT_ERRNO = EACCES;
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 4004d94:	00c01444 	movi	r3,81
 4004d98:	10c00015 	stw	r3,0(r2)
  }
  return -1;
 4004d9c:	00bfffc4 	movi	r2,-1
 4004da0:	003fe506 	br	4004d38 <__alt_data_end+0xfabfcd38>
 4004da4:	d0a30c04 	addi	r2,gp,-29648
 4004da8:	003ff306 	br	4004d78 <__alt_data_end+0xfabfcd78>
 4004dac:	d0a30c04 	addi	r2,gp,-29648
 4004db0:	003ff806 	br	4004d94 <__alt_data_end+0xfabfcd94>
