{"hands_on_practices": [{"introduction": "The decision to use a carry-skip adder over a simpler ripple-carry adder is fundamentally a question of performance trade-offs. While skip logic adds complexity, it offers a faster path for carry propagation over long distances. This first practice challenges you to quantify this trade-off by finding the exact point—the bit-width—at which a carry-skip adder's speed advantage overcomes its inherent overhead, providing a concrete foundation for its use in high-speed applications [@problem_id:1919270].", "problem": "A digital design team is evaluating two different architectures for an $n$-bit adder to be used in a custom processor: a simple Ripple-Carry Adder (RCA) and a more complex Carry-Skip Adder (CSA). The performance of the adder, measured by its worst-case propagation delay, is the primary criterion for selection.\n\nThe team has characterized the following timing parameters for their manufacturing process:\n- The propagation delay from the carry-in to the carry-out of a single 1-bit full adder is $t_{carry} = 0.8$ ns.\n- The propagation delay from the carry-in to the sum output of a single 1-bit full adder is $t_{sum} = 1.0$ ns.\n\nFor the Carry-Skip Adder, a fixed block size of $k=4$ bits is used. The total number of bits, $n$, must therefore be a multiple of 4. The carry-skip logic for a 4-bit block has been designed and characterized with the following parameter:\n- The propagation delay for a carry signal to bypass or \"skip\" one 4-bit block is $t_{skip} = 1.2$ ns.\n\nThe worst-case delay for an $n$-bit RCA is the time it takes for a carry to be generated at the least significant bit and propagate to the most significant bit to produce the final sum bit. The worst-case path for the $n$-bit CSA (with $m = n/k$ blocks, where $m \\ge 2$) involves the time for a carry to ripple through the first block, skip over the $m-2$ intermediate blocks, and finally ripple through the last block to produce the final sum bit.\n\nDetermine the minimum integer bit-width $n$ at which the $n$-bit Carry-Skip Adder becomes strictly faster (i.e., has a smaller worst-case propagation delay) than the $n$-bit Ripple-Carry Adder.", "solution": "Let $t_{carry}$ be the carry-in to carry-out delay of a 1-bit full adder, $t_{sum}$ the carry-in to sum delay of a 1-bit full adder, $t_{skip}$ the skip delay per $k$-bit block in a carry-skip adder, $k=4$ the fixed block size, $n$ the total bit-width (a multiple of $k$), and $m=n/k$ the number of blocks.\n\nFor an $n$-bit ripple-carry adder (RCA), the worst-case delay is the carry propagating through $n-1$ stages and then producing the final sum:\n$$\nT_{\\mathrm{RCA}}(n) = (n-1)\\,t_{carry} + t_{sum}.\n$$\n\nFor an $n$-bit carry-skip adder (CSA) with $m\\ge 2$ blocks, the worst-case delay path ripples through the first block, skips $m-2$ intermediate blocks, and then ripples through the last block to produce the final sum. The delay to ripple through the first block is $k\\,t_{carry}$, to skip $m-2$ blocks is $(m-2)\\,t_{skip}$, and to ripple within the last block to the most significant sum is $(k-1)\\,t_{carry}+t_{sum}$. Therefore,\n$$\nT_{\\mathrm{CSA}}(n) = k\\,t_{carry} + (m-2)\\,t_{skip} + (k-1)\\,t_{carry} + t_{sum}\n= (2k-1)\\,t_{carry} + (m-2)\\,t_{skip} + t_{sum}.\n$$\nWith $m=\\frac{n}{k}$ and $k=4$,\n$$\nT_{\\mathrm{CSA}}(n) = 7\\,t_{carry} + \\left(\\frac{n}{4}-2\\right)t_{skip} + t_{sum}.\n$$\n\nWe require $T_{\\mathrm{CSA}}(n)  T_{\\mathrm{RCA}}(n)$:\n$$\n7\\,t_{carry} + \\left(\\frac{n}{4}-2\\right)t_{skip} + t_{sum}  (n-1)\\,t_{carry} + t_{sum}.\n$$\nCancel $t_{sum}$ and rearrange:\n$$\n(n-1)\\,t_{carry} - 7\\,t_{carry} > \\left(\\frac{n}{4}-2\\right)t_{skip}\n\\;\\;\\Longrightarrow\\;\\;\n(n-8)\\,t_{carry} > \\left(\\frac{n}{4}-2\\right)t_{skip} = \\frac{n-8}{4}\\,t_{skip}.\n$$\nFor $m\\ge 2$, we have $n\\ge 8$. Consider:\n- If $n=8$, both sides are zero, giving equality, not strict inequality.\n- If $n>8$, then $n-8>0$ and we can divide to obtain\n$$\nt_{carry} > \\frac{1}{4}\\,t_{skip}.\n$$\nSubstituting the given values $t_{carry}=0.8$ ns and $t_{skip}=1.2$ ns,\n$$\n0.8 > \\frac{1}{4}\\cdot 1.2 = 0.3,\n$$\nwhich holds. Hence for every multiple of $4$ with $n>8$, the CSA is strictly faster than the RCA. The minimum such $n$ (with $m\\ge 2$) is $n=12$.\n\nA quick check:\n$$\nT_{\\mathrm{CSA}}(12) = 7\\cdot 0.8 + 1\\cdot 1.2 + t_{sum} = 6.8 + t_{sum}\n$$\n$$\nT_{\\mathrm{RCA}}(12) = 11\\cdot 0.8 + t_{sum} = 8.8 + t_{sum}\n$$\nso the CSA is strictly faster at $n=12$.", "answer": "$$\\boxed{12}$$", "id": "1919270"}, {"introduction": "Once the benefit of a carry-skip adder is established, the next step is optimization. A powerful technique involves using non-uniform block sizes, recognizing that not all blocks contribute equally to the worst-case delay. This exercise asks you to analyze and compare two architectures to see how strategically shrinking the end blocks can reduce the critical path delay, illustrating a core principle of advanced adder design [@problem_id:1917946].", "problem": "An engineer is designing a 16-bit binary adder for a specialized signal processing application and is considering two different carry-skip adder architectures to optimize for speed. The worst-case carry propagation delay is the primary performance metric.\n\nFor the purpose of this analysis, the worst-case carry propagation delay is defined by a specific critical path: a carry signal originating at the very first bit (position 0), rippling through the first block of the adder, propagating through the skip-logic of all intermediate blocks, and finally rippling through the last block to its final bit.\n\nThe fundamental gate delays for the technology being used are given as follows:\n- The delay for a carry to ripple through a single full-adder stage is $t_{FA} = 100$ ps.\n- The delay for a carry to skip over a single block using the bypass multiplexer is $t_{skip} = 150$ ps.\n\nThe two architectures under consideration are both 16-bit adders composed of 4 blocks, indexed from 0 to 3:\n- **Architecture A**: A uniform design with four blocks of equal size.\n- **Architecture B**: A non-uniform design with block sizes of 2, 6, 6, and 2 bits for blocks 0, 1, 2, and 3, respectively.\n\nCalculate the relative improvement in the worst-case carry propagation delay of Architecture B compared to Architecture A. The relative improvement is defined as the ratio $(T_A - T_B) / T_A$, where $T_A$ and $T_B$ are the worst-case delays of Architectures A and B, respectively.\n\nGive your answer as a single decimal number, rounded to three significant figures.", "solution": "The worst-case carry propagation delay follows the specified critical path: ripple through the first block, skip through each intermediate block, and ripple through the last block. Let $b_{0}$ and $b_{3}$ denote the sizes (in bits) of the first and last blocks, respectively, and let $m$ be the number of intermediate blocks. With a per-stage ripple delay $t_{FA}$ and per-block skip delay $t_{skip}$, the worst-case delay is\n$$\nT=(b_{0}+b_{3})\\,t_{FA}+m\\,t_{skip}.\n$$\nFor Architecture A (four equal 4-bit blocks), $b_{0}=4$, $b_{3}=4$, and $m=2$, hence\n$$\nT_{A}=8\\,t_{FA}+2\\,t_{skip}.\n$$\nFor Architecture B (block sizes $2,6,6,2$), $b_{0}=2$, $b_{3}=2$, and $m=2$, hence\n$$\nT_{B}=4\\,t_{FA}+2\\,t_{skip}.\n$$\nThe relative improvement is\n$$\n\\frac{T_{A}-T_{B}}{T_{A}}=\\frac{\\left(8\\,t_{FA}+2\\,t_{skip}\\right)-\\left(4\\,t_{FA}+2\\,t_{skip}\\right)}{8\\,t_{FA}+2\\,t_{skip}}=\\frac{4\\,t_{FA}}{8\\,t_{FA}+2\\,t_{skip}}.\n$$\nSubstituting $t_{FA}=100\\,\\text{ps}$ and $t_{skip}=150\\,\\text{ps}$,\n$$\n\\frac{T_{A}-T_{B}}{T_{A}}=\\frac{4\\cdot 100}{8\\cdot 100+2\\cdot 150}=\\frac{400}{1100}=\\frac{4}{11}\\approx 0.363636\\ldots\n$$\nRounded to three significant figures, this is $0.364$.", "answer": "$$\\boxed{0.364}$$", "id": "1917946"}, {"introduction": "Moving from analysis to design, this final practice puts you in the role of the architect. The key to designing an optimal non-uniform carry-skip adder lies in balancing the worst-case delay paths: the ripple time through the largest block against the end-to-end skip time. By applying this principle, you will determine the specific block sizes that minimize overall delay under a given set of constraints, a task that represents the pinnacle of carry-skip adder optimization [@problem_id:1919293].", "problem": "An electrical engineer is tasked with designing a high-performance 32-bit carry-skip adder. To optimize the adder for speed, a non-uniform block size strategy is adopted. The design is subject to a set of specific architectural and timing constraints.\n\n**Physical and Timing Model:**\n- The time required for a carry to propagate through a single full-adder stage is denoted by $t_{prop}$.\n- The time required for a carry to \"skip\" over an entire block (assuming the group propagate signal is ready) is denoted by $t_{skip}$.\n- For this particular technology, it is known that $t_{skip} = 2 t_{prop}$.\n\n**Architectural Constraints:**\n- The 32-bit adder is to be constructed from a total of $M=6$ blocks.\n- The block sizes are arranged symmetrically about the center of the adder, following the pattern $[k_1, k_2, k_3, k_3, k_2, k_1]$, where $k_i$ is the size of the $i$-th block.\n- The design must use exactly three distinct, positive integer block sizes, denoted as $S_A, S_B,$ and $S_C$, ordered such that $S_A  S_B  S_C$.\n\n**Optimization Principle:**\nThe worst-case carry propagation delay in the adder is to be minimized. This optimum is achieved by balancing two critical delay paths:\n1.  **Maximum Intra-block Ripple Delay ($T_{ripple}$):** The time for a carry to propagate through all stages of the largest block in the adder. The time to ripple through a block of size $k$ is $k \\cdot t_{prop}$.\n2.  **Primary Skip-Path Delay ($T_{skip-path}$):** The time for a carry signal originating at the beginning of the first block to propagate through it, skip all intermediate blocks, and then propagate through the final block. This delay is modeled as the sum of the ripple time in the first block, the skip time across the $M-2$ intermediate blocks, and the ripple time in the last block.\n\nYour task is to determine the values of the three integer block sizes $S_A, S_B,$ and $S_C$ that satisfy all these conditions. Express your answer as a row matrix of the three integers $[S_A, S_B, S_C]$.", "solution": "We denote the six block sizes by the symmetric pattern $[k_{1},k_{2},k_{3},k_{3},k_{2},k_{1}]$, with exactly three distinct positive integers ordered as $S_{A}S_{B}S_{C}$. By symmetry and ordering, we identify $k_{1}=S_{A}$, $k_{2}=S_{B}$, and $k_{3}=S_{C}$. The total width is $32$ bits, hence\n$$\n2(k_{1}+k_{2}+k_{3})=32 \\quad \\Rightarrow \\quad k_{1}+k_{2}+k_{3}=16.\n$$\n\nThe relevant timing quantities are:\n- Ripple time through a block of size $k$: $k\\,t_{prop}$.\n- Skip time across a block: $t_{skip}$, with $t_{skip}=2\\,t_{prop}$.\n\nThe worst-case delay is minimized by balancing:\n1) The maximum intra-block ripple delay through the largest block:\n$$\nT_{ripple}=k_{3}\\,t_{prop}.\n$$\n2) The primary skip-path delay from the input of the first block to the output of the last block, modeled as ripple through the first block, skip across the $M-2=4$ intermediate blocks, and ripple through the last block:\n$$\nT_{skip\\text{-}path}=k_{1}\\,t_{prop}+4\\,t_{skip}+k_{1}\\,t_{prop}=2k_{1}\\,t_{prop}+8\\,t_{prop}.\n$$\n\nBalancing these two dominant paths gives\n$$\nk_{3}\\,t_{prop}=2k_{1}\\,t_{prop}+8\\,t_{prop}\\quad \\Rightarrow \\quad k_{3}=2k_{1}+8.\n$$\n\nUse the width constraint to solve for $k_{2}$:\n$$\nk_{1}+k_{2}+k_{3}=16 \\;\\Rightarrow\\; k_{2}=16-k_{1}-k_{3}=16-k_{1}-(2k_{1}+8)=8-3k_{1}.\n$$\n\nImpose positivity and strict ordering $k_{1}k_{2}k_{3}$ with integers:\n- $k_{2}0 \\Rightarrow 8-3k_{1}0 \\Rightarrow k_{1}\\leq 2$.\n- $k_{2}k_{1} \\Rightarrow 8-3k_{1}k_{1} \\Rightarrow 84k_{1} \\Rightarrow k_{1}2$.\n\nThus the only feasible integer is $k_{1}=1$. Then\n$$\nk_{2}=8-3(1)=5,\\qquad k_{3}=2(1)+8=10,\n$$\nwhich satisfy $1510$ and $1+5+10=16$. The corresponding delays are balanced:\n$$\nT_{ripple}=10\\,t_{prop},\\qquad T_{skip\\text{-}path}=2(1)\\,t_{prop}+8\\,t_{prop}=10\\,t_{prop}.\n$$\n\nTherefore, the required distinct block sizes are $S_{A}=1$, $S_{B}=5$, and $S_{C}=10$.", "answer": "$$\\boxed{\\begin{pmatrix}1  5  10\\end{pmatrix}}$$", "id": "1919293"}]}