# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:16 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 01:51:16 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:17 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:51:17 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:51:17 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft163m8w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft163m8w
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 100000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run 400000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run 800000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run 1200000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:15 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:03:15 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:03:16 on Dec 14,2018, Elapsed time: 0:11:59
# Errors: 0, Warnings: 102
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:03:16 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft6ikfiq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6ikfiq
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 120000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run 180000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/transform_core/x0
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:07 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 02:14:07 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:07 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 02:14:07 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:07 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 02:14:07 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:07 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 02:14:07 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:07 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 02:14:07 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:07 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 02:14:07 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:07 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 02:14:07 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:07 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 02:14:08 on Dec 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:08 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 02:14:08 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:08 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 02:14:08 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:08 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 02:14:08 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:08 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 02:14:08 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:08 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:14:08 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:14:09 on Dec 14,2018, Elapsed time: 0:10:53
# Errors: 0, Warnings: 102
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:14:09 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft1rafif".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1rafif
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/transform_core/x0
add wave -position insertpoint  \
sim:/testbench/GPU/transform_core/inputMemoryData
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 02:18:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 02:18:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 02:18:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 02:18:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 02:18:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 02:18:48 on Dec 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:48 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 02:18:48 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:48 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 02:18:48 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:48 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 02:18:48 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:48 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 02:18:48 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:48 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 02:18:48 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:48 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 02:18:48 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:48 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:18:48 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:18:49 on Dec 14,2018, Elapsed time: 0:04:40
# Errors: 0, Warnings: 62
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:18:49 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftn6znd1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn6znd1
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/transform_core/inputMemoryData
add wave -position insertpoint  \
sim:/testbench/GPU/transform_core/inputMemoryAddress
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:50 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 02:25:50 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:50 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 02:25:50 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:50 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:51 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:25:51 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:25:52 on Dec 14,2018, Elapsed time: 0:07:03
# Errors: 0, Warnings: 62
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:25:52 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftf9kcq3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf9kcq3
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/tiledRasterizer/binMemoryQ
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 02:31:29 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:29 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:31:30 on Dec 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:31:30 on Dec 14,2018, Elapsed time: 0:05:38
# Errors: 0, Warnings: 62
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:31:30 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft85wqxn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft85wqxn
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:27 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 02:32:27 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:27 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 02:32:27 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:27 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 02:32:27 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:27 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 02:32:27 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:27 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 02:32:27 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:27 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 02:32:28 on Dec 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:28 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 02:32:28 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:28 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 02:32:28 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:28 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 02:32:28 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:28 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 02:32:28 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:28 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 02:32:28 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:28 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 02:32:28 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:28 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:32:28 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:32:29 on Dec 14,2018, Elapsed time: 0:00:59
# Errors: 0, Warnings: 42
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:32:29 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft63g2sm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft63g2sm
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/state \
sim:/testbench/GPU/SRAM/nextState
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/doneStreaming
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/idle
restart -f; run 280000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run 480000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run 4800000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/tiledRasterizer/nextPointer
add wave -position insertpoint  \
sim:/testbench/GPU/transform_core/listRegisters
restart -f; run 4000000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:45 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 03:09:45 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:46 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 03:09:46 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:46 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 03:09:46 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:46 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 03:09:46 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:46 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:09:46 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:09:47 on Dec 14,2018, Elapsed time: 0:37:18
# Errors: 0, Warnings: 142
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:09:47 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftarxfm1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftarxfm1
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 4000000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:21 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 03:13:21 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:21 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 03:13:21 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:21 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 03:13:21 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:21 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 03:13:21 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:21 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:22 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:22 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:22 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:22 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:22 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:22 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:22 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:22 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:13:22 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:13:23 on Dec 14,2018, Elapsed time: 0:03:36
# Errors: 0, Warnings: 42
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:13:23 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlfte9mfwh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte9mfwh
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 4000000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:59 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:17:59 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:18:00 on Dec 14,2018, Elapsed time: 0:04:37
# Errors: 0, Warnings: 42
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:18:00 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft1knhys".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1knhys
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 3000000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
# Modified modelsim.ini
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:46 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v 
# -- Compiling module vertex_memory_input
# 
# Top level modules:
# 	vertex_memory_input
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v 
# -- Compiling module perspective_divide
# 
# Top level modules:
# 	perspective_divide
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv 
# -- Compiling module vertex_transform_new
# 
# Top level modules:
# 	vertex_transform_new
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:47 on Dec 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:39:47 on Dec 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:39:48 on Dec 14,2018, Elapsed time: 0:21:48
# Errors: 0, Warnings: 42
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:39:48 on Dec 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.vertex_transform_new
# Loading work.vertex_memory_input
# Loading altera_mf_ver.altsyncram
# Loading work.vertex_memory_bins
# Loading work.perspective_divide
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.rasterizer
# Loading work.reciprocal
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftd2jy70".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd2jy70
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/bindebug.do
restart -f; run 3000000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader/x} \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader/y}
restart -f; run 3000000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (12) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/inputGeometry File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z0div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z1div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/transform_core/z2div/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (19) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(32): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.inputGeometry.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.transform_core.binnedGeometry.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
# End time: 04:59:38 on Dec 14,2018, Elapsed time: 1:19:50
# Errors: 0, Warnings: 62
