$date
	Mon Jun 13 13:19:41 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 $ x $end
$var wire 1 $ y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#110000
1"
1$
#120000
0"
0$
#130000
1#
#150000
1"
1$
#160000
0#
#170000
1#
