// Seed: 643249049
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd4,
    parameter id_13 = 32'd48,
    parameter id_4  = 32'd11
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output uwire id_6;
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_9;
  reg   id_10;
  ;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_5
  );
  always @(*);
  logic [1 : id_4] _id_11;
  ;
  wire [-1 'b0 : -1] id_12;
  always begin : LABEL_0
    id_10 <= -1;
  end
  logic _id_13 = id_9;
  wire id_14;
  wire [id_13  <->  id_11 : id_11] id_15;
  wire id_16;
  ;
endmodule
