Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Jun 19 16:24:01 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               109         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21195)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21195)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     41.566        0.000                      0                 4640        0.184        0.000                      0                 4640       41.160        0.000                       0                  2343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        41.566        0.000                      0                 4580        0.184        0.000                      0                 4580       41.160        0.000                       0                  2343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             77.919        0.000                      0                   60        0.394        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       41.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.566ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[35][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.863ns  (logic 6.890ns (17.284%)  route 32.973ns (82.716%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.822    46.328    processor/memory/D[4]
    SLICE_X14Y56         FDRE                                         r  processor/memory/memory_reg[35][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.432    88.109    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  processor/memory/memory_reg[35][0][4]/C
                         clock pessimism              0.070    88.180    
                         clock uncertainty           -0.035    88.144    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)       -0.251    87.893    processor/memory/memory_reg[35][0][4]
  -------------------------------------------------------------------
                         required time                         87.893    
                         arrival time                         -46.328    
  -------------------------------------------------------------------
                         slack                                 41.566    

Slack (MET) :             41.852ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[45][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.553ns  (logic 6.890ns (17.419%)  route 32.663ns (82.581%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.106 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.513    46.019    processor/memory/D[4]
    SLICE_X15Y61         FDRE                                         r  processor/memory/memory_reg[45][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.429    88.106    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  processor/memory/memory_reg[45][0][4]/C
                         clock pessimism              0.070    88.177    
                         clock uncertainty           -0.035    88.141    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)       -0.271    87.870    processor/memory/memory_reg[45][0][4]
  -------------------------------------------------------------------
                         required time                         87.870    
                         arrival time                         -46.019    
  -------------------------------------------------------------------
                         slack                                 41.852    

Slack (MET) :             41.858ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[46][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.558ns  (logic 6.890ns (17.417%)  route 32.668ns (82.583%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 88.108 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.518    46.023    processor/memory/D[4]
    SLICE_X15Y58         FDRE                                         r  processor/memory/memory_reg[46][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.431    88.108    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y58         FDRE                                         r  processor/memory/memory_reg[46][0][4]/C
                         clock pessimism              0.070    88.179    
                         clock uncertainty           -0.035    88.143    
    SLICE_X15Y58         FDRE (Setup_fdre_C_D)       -0.262    87.881    processor/memory/memory_reg[46][0][4]
  -------------------------------------------------------------------
                         required time                         87.881    
                         arrival time                         -46.023    
  -------------------------------------------------------------------
                         slack                                 41.858    

Slack (MET) :             41.994ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[32][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.413ns  (logic 6.890ns (17.482%)  route 32.523ns (82.518%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 88.107 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.372    45.878    processor/memory/D[4]
    SLICE_X15Y60         FDRE                                         r  processor/memory/memory_reg[32][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430    88.107    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y60         FDRE                                         r  processor/memory/memory_reg[32][0][4]/C
                         clock pessimism              0.070    88.178    
                         clock uncertainty           -0.035    88.142    
    SLICE_X15Y60         FDRE (Setup_fdre_C_D)       -0.271    87.871    processor/memory/memory_reg[32][0][4]
  -------------------------------------------------------------------
                         required time                         87.871    
                         arrival time                         -45.878    
  -------------------------------------------------------------------
                         slack                                 41.994    

Slack (MET) :             42.055ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.387ns  (logic 6.890ns (17.493%)  route 32.497ns (82.507%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 88.107 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.347    45.852    processor/memory/D[4]
    SLICE_X28Y62         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430    88.107    processor/memory/clk_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.070    88.178    
                         clock uncertainty           -0.035    88.142    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)       -0.235    87.907    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         87.907    
                         arrival time                         -45.852    
  -------------------------------------------------------------------
                         slack                                 42.055    

Slack (MET) :             42.092ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[39][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.315ns  (logic 6.890ns (17.525%)  route 32.425ns (82.475%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 88.107 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.274    45.780    processor/memory/D[4]
    SLICE_X13Y59         FDRE                                         r  processor/memory/memory_reg[39][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430    88.107    processor/memory/clk_IBUF_BUFG
    SLICE_X13Y59         FDRE                                         r  processor/memory/memory_reg[39][0][4]/C
                         clock pessimism              0.070    88.178    
                         clock uncertainty           -0.035    88.142    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)       -0.271    87.871    processor/memory/memory_reg[39][0][4]
  -------------------------------------------------------------------
                         required time                         87.871    
                         arrival time                         -45.780    
  -------------------------------------------------------------------
                         slack                                 42.092    

Slack (MET) :             42.142ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[40][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.264ns  (logic 6.890ns (17.548%)  route 32.374ns (82.452%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 88.107 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.224    45.729    processor/memory/D[4]
    SLICE_X15Y59         FDRE                                         r  processor/memory/memory_reg[40][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430    88.107    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y59         FDRE                                         r  processor/memory/memory_reg[40][0][4]/C
                         clock pessimism              0.070    88.178    
                         clock uncertainty           -0.035    88.142    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)       -0.271    87.871    processor/memory/memory_reg[40][0][4]
  -------------------------------------------------------------------
                         required time                         87.871    
                         arrival time                         -45.729    
  -------------------------------------------------------------------
                         slack                                 42.142    

Slack (MET) :             42.202ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[34][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.224ns  (logic 6.890ns (17.566%)  route 32.334ns (82.434%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 88.107 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.184    45.690    processor/memory/D[4]
    SLICE_X14Y60         FDRE                                         r  processor/memory/memory_reg[34][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430    88.107    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  processor/memory/memory_reg[34][0][4]/C
                         clock pessimism              0.070    88.178    
                         clock uncertainty           -0.035    88.142    
    SLICE_X14Y60         FDRE (Setup_fdre_C_D)       -0.251    87.891    processor/memory/memory_reg[34][0][4]
  -------------------------------------------------------------------
                         required time                         87.891    
                         arrival time                         -45.690    
  -------------------------------------------------------------------
                         slack                                 42.202    

Slack (MET) :             42.249ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[22][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.155ns  (logic 6.890ns (17.597%)  route 32.265ns (82.403%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.115    45.621    processor/memory/D[4]
    SLICE_X25Y63         FDRE                                         r  processor/memory/memory_reg[22][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.428    88.105    processor/memory/clk_IBUF_BUFG
    SLICE_X25Y63         FDRE                                         r  processor/memory/memory_reg[22][0][4]/C
                         clock pessimism              0.070    88.176    
                         clock uncertainty           -0.035    88.140    
    SLICE_X25Y63         FDRE (Setup_fdre_C_D)       -0.271    87.869    processor/memory/memory_reg[22][0][4]
  -------------------------------------------------------------------
                         required time                         87.869    
                         arrival time                         -45.621    
  -------------------------------------------------------------------
                         slack                                 42.249    

Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[43][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.151ns  (logic 6.890ns (17.599%)  route 32.261ns (82.401%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 88.108 - 83.330 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         5.230    12.115    processor/memory/Q[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.296    12.411 f  processor/memory/ja_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    12.411    processor/memory/ja_OBUF[7]_inst_i_83_n_0
    SLICE_X15Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.628 f  processor/memory/ja_OBUF[7]_inst_i_55/O
                         net (fo=1, routed)           0.000    12.628    processor/memory/ja_OBUF[7]_inst_i_55_n_0
    SLICE_X15Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    12.722 f  processor/memory/ja_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           1.259    13.981    processor/memory/ja_OBUF[7]_inst_i_33_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.316    14.297 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000    14.297    processor/memory/IP_reg_reg[5]
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.514 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.058    15.572    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.299    15.871 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          1.592    17.463    processor/registers/last_dont_inc_reg_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709    18.296    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.420 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463    23.883    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314    24.197 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    24.197    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    24.295 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974    25.269    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    25.588 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    26.411    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.535 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    28.183    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.307 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    29.255    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    29.405 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    29.856    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    30.182 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    31.196    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.320 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    31.923    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    32.047 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    32.047    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.448 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.448    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.562 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    33.977    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.101 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    34.924    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    35.048 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    35.048    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.595 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    36.737    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    37.039 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    37.778    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.902 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.902    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.434 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.434    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.673 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    39.503    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    39.805 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    40.395    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    42.358    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    42.506 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.111    45.616    processor/memory/D[4]
    SLICE_X12Y58         FDRE                                         r  processor/memory/memory_reg[43][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.431    88.108    processor/memory/clk_IBUF_BUFG
    SLICE_X12Y58         FDRE                                         r  processor/memory/memory_reg[43][0][4]/C
                         clock pessimism              0.070    88.179    
                         clock uncertainty           -0.035    88.143    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)       -0.251    87.892    processor/memory/memory_reg[43][0][4]
  -------------------------------------------------------------------
                         required time                         87.892    
                         arrival time                         -45.616    
  -------------------------------------------------------------------
                         slack                                 42.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.408%)  route 0.132ns (41.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.580     1.470    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_controller/rx_clk_count_reg[0]/Q
                         net (fo=8, routed)           0.132     1.743    uart_controller/rx_clk_count_reg_n_0_[0]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.121     1.604    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.377%)  route 0.107ns (36.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.580     1.470    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  uart_controller/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=6, routed)           0.107     1.718    uart_controller/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X39Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  uart_controller/rx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.763    uart_controller/rx_clk_count[2]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.092     1.575    uart_controller/rx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.768%)  route 0.110ns (37.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.580     1.470    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_controller/FSM_onehot_rx_state_reg[2]/Q
                         net (fo=16, routed)          0.110     1.721    uart_controller/FSM_onehot_rx_state_reg_n_0_[2]
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  uart_controller/rx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    uart_controller/rx_clk_count[1]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.092     1.575    uart_controller/rx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 syscall_handler/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            syscall_handler/temp_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.728%)  route 0.160ns (46.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.555     1.445    syscall_handler/clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  syscall_handler/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  syscall_handler/position_reg[2]/Q
                         net (fo=31, routed)          0.160     1.746    processor/id/temp_reg[0][6][2]
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  processor/id/temp[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    syscall_handler/temp_reg[0][6]_2[1]
    SLICE_X32Y27         FDRE                                         r  syscall_handler/temp_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.822     1.956    syscall_handler/clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  syscall_handler/temp_reg[0][1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.121     1.599    syscall_handler/temp_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.035%)  route 0.114ns (37.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.580     1.470    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  uart_controller/rx_clk_count_reg[2]/Q
                         net (fo=11, routed)          0.114     1.725    uart_controller/rx_clk_count_reg_n_0_[2]
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.770 r  uart_controller/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    uart_controller/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.092     1.575    uart_controller/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.861%)  route 0.115ns (38.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.580     1.470    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=11, routed)          0.115     1.725    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  uart_controller/FSM_onehot_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.770    uart_controller/FSM_onehot_rx_state[2]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.092     1.575    uart_controller/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.212%)  route 0.164ns (46.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.581     1.471    pl/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  pl/position_reg[1]/Q
                         net (fo=27, routed)          0.164     1.775    pl/position_reg_n_0_[1]
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  pl/position[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    pl/position[0]_i_1__0_n_0
    SLICE_X36Y26         FDRE                                         r  pl/position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.848     1.982    pl/clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  pl/position_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.120     1.624    pl/position_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.441%)  route 0.144ns (43.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=11, routed)          0.144     1.756    pl/write_reg_0[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000     1.801    pl/temp_reg[1]_1[6]
    SLICE_X38Y27         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.851     1.985    pl/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.092     1.599    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.174%)  route 0.151ns (44.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_controller/FSM_onehot_rx_state_reg[3]/Q
                         net (fo=5, routed)           0.151     1.761    uart_controller/FSM_onehot_rx_state_reg_n_0_[3]
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.806 r  uart_controller/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    uart_controller/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.092     1.596    uart_controller/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/done_loading_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.581     1.471    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.132     1.744    uart_controller/Q[7]
    SLICE_X38Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.789 r  uart_controller/done_loading_i_1/O
                         net (fo=1, routed)           0.000     1.789    pl/done_loading7_in
    SLICE_X38Y26         FDRE                                         r  pl/done_loading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.849     1.983    pl/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  pl/done_loading_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.091     1.575    pl/done_loading_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  proc_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y29   ex_handler/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y29   ex_handler/handled_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y27   ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y27   ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y27   ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X33Y29   ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y29   ex_handler/tx_dv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y29   io_cont/chip_select_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y29   ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y29   ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y29   ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y29   ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y27   ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y27   ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y27   ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y27   ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y27   ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y27   ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y29   ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y29   ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y29   ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y29   ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y27   ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y27   ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y27   ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y27   ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y27   ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y27   ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.919ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.456ns (8.000%)  route 5.244ns (92.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 89.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          5.244    10.845    processor/registers/proc_reset
    SLICE_X16Y27         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.429    89.134    processor/registers/proc_clk_BUFG
    SLICE_X16Y27         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.070    89.204    
                         clock uncertainty           -0.035    89.169    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.405    88.764    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         88.764    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                 77.919    

Slack (MET) :             77.919ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.456ns (8.000%)  route 5.244ns (92.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 89.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          5.244    10.845    processor/registers/proc_reset
    SLICE_X16Y27         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.429    89.134    processor/registers/proc_clk_BUFG
    SLICE_X16Y27         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.070    89.204    
                         clock uncertainty           -0.035    89.169    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.405    88.764    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         88.764    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                 77.919    

Slack (MET) :             77.919ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.456ns (8.000%)  route 5.244ns (92.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 89.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          5.244    10.845    processor/registers/proc_reset
    SLICE_X16Y27         FDCE                                         f  processor/registers/registers_reg[0][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.429    89.134    processor/registers/proc_clk_BUFG
    SLICE_X16Y27         FDCE                                         r  processor/registers/registers_reg[0][1][4]/C
                         clock pessimism              0.070    89.204    
                         clock uncertainty           -0.035    89.169    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.405    88.764    processor/registers/registers_reg[0][1][4]
  -------------------------------------------------------------------
                         required time                         88.764    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                 77.919    

Slack (MET) :             77.923ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 0.456ns (8.006%)  route 5.239ns (91.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 89.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          5.239    10.840    processor/registers/proc_reset
    SLICE_X17Y27         FDCE                                         f  processor/registers/registers_reg[1][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.429    89.134    processor/registers/proc_clk_BUFG
    SLICE_X17Y27         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C
                         clock pessimism              0.070    89.204    
                         clock uncertainty           -0.035    89.169    
    SLICE_X17Y27         FDCE (Recov_fdce_C_CLR)     -0.405    88.764    processor/registers/registers_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         88.764    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                 77.923    

Slack (MET) :             77.923ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 0.456ns (8.006%)  route 5.239ns (91.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 89.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          5.239    10.840    processor/registers/proc_reset
    SLICE_X17Y27         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.429    89.134    processor/registers/proc_clk_BUFG
    SLICE_X17Y27         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.070    89.204    
                         clock uncertainty           -0.035    89.169    
    SLICE_X17Y27         FDCE (Recov_fdce_C_CLR)     -0.405    88.764    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         88.764    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                 77.923    

Slack (MET) :             77.923ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 0.456ns (8.006%)  route 5.239ns (91.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 89.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          5.239    10.840    processor/registers/proc_reset
    SLICE_X17Y27         FDCE                                         f  processor/registers/registers_reg[1][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.429    89.134    processor/registers/proc_clk_BUFG
    SLICE_X17Y27         FDCE                                         r  processor/registers/registers_reg[1][1][4]/C
                         clock pessimism              0.070    89.204    
                         clock uncertainty           -0.035    89.169    
    SLICE_X17Y27         FDCE (Recov_fdce_C_CLR)     -0.405    88.764    processor/registers/registers_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         88.764    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                 77.923    

Slack (MET) :             78.085ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.456ns (8.239%)  route 5.079ns (91.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.805ns = ( 89.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          5.079    10.680    processor/registers/proc_reset
    SLICE_X21Y27         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.430    89.135    processor/registers/proc_clk_BUFG
    SLICE_X21Y27         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.070    89.205    
                         clock uncertainty           -0.035    89.170    
    SLICE_X21Y27         FDCE (Recov_fdce_C_CLR)     -0.405    88.765    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         88.765    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                 78.085    

Slack (MET) :             78.085ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.456ns (8.239%)  route 5.079ns (91.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.805ns = ( 89.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          5.079    10.680    processor/registers/proc_reset
    SLICE_X21Y27         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.430    89.135    processor/registers/proc_clk_BUFG
    SLICE_X21Y27         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.070    89.205    
                         clock uncertainty           -0.035    89.170    
    SLICE_X21Y27         FDCE (Recov_fdce_C_CLR)     -0.405    88.765    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         88.765    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                 78.085    

Slack (MET) :             78.188ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/cmp_flags_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.456ns (8.391%)  route 4.978ns (91.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 89.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.978    10.579    processor/proc_reset
    SLICE_X23Y28         FDCE                                         f  processor/cmp_flags_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.432    89.137    processor/proc_clk_BUFG
    SLICE_X23Y28         FDCE                                         r  processor/cmp_flags_reg[1]/C
                         clock pessimism              0.070    89.207    
                         clock uncertainty           -0.035    89.172    
    SLICE_X23Y28         FDCE (Recov_fdce_C_CLR)     -0.405    88.767    processor/cmp_flags_reg[1]
  -------------------------------------------------------------------
                         required time                         88.767    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                 78.188    

Slack (MET) :             78.234ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.456ns (8.464%)  route 4.932ns (91.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 89.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.618     5.145    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.932    10.533    processor/registers/proc_reset
    SLICE_X21Y28         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    86.407    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.100    86.507 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.106    87.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.704 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.432    89.137    processor/registers/proc_clk_BUFG
    SLICE_X21Y28         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.070    89.207    
                         clock uncertainty           -0.035    89.172    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.405    88.767    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         88.767    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                 78.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.141ns (8.930%)  route 1.438ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.438     3.051    processor/registers/proc_reset
    SLICE_X29Y27         FDCE                                         f  processor/registers/registers_reg[0][2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X29Y27         FDCE                                         r  processor/registers/registers_reg[0][2][2]/C
                         clock pessimism             -0.188     2.748    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][2][2]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.141ns (8.930%)  route 1.438ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.438     3.051    processor/registers/proc_reset
    SLICE_X29Y27         FDCE                                         f  processor/registers/registers_reg[0][2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X29Y27         FDCE                                         r  processor/registers/registers_reg[0][2][3]/C
                         clock pessimism             -0.188     2.748    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][2][3]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.141ns (8.930%)  route 1.438ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.438     3.051    processor/registers/proc_reset
    SLICE_X29Y27         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X29Y27         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism             -0.188     2.748    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.141ns (8.930%)  route 1.438ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.438     3.051    processor/registers/proc_reset
    SLICE_X29Y27         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X29Y27         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism             -0.188     2.748    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.141ns (8.930%)  route 1.438ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.438     3.051    processor/registers/proc_reset
    SLICE_X29Y27         FDCE                                         f  processor/registers/registers_reg[0][2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X29Y27         FDCE                                         r  processor/registers/registers_reg[0][2][5]/C
                         clock pessimism             -0.188     2.748    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][2][5]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.141ns (8.930%)  route 1.438ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.438     3.051    processor/registers/proc_reset
    SLICE_X29Y27         FDCE                                         f  processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X29Y27         FDCE                                         r  processor/registers/registers_reg[0][2][5]_lopt_replica/C
                         clock pessimism             -0.188     2.748    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][2][5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.141ns (8.930%)  route 1.438ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.438     3.051    processor/registers/proc_reset
    SLICE_X29Y27         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X29Y27         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism             -0.188     2.748    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.141ns (8.266%)  route 1.565ns (91.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.565     3.178    processor/registers/proc_reset
    SLICE_X24Y27         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X24Y27         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism             -0.188     2.748    
    SLICE_X24Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.970%)  route 1.628ns (92.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.628     3.241    processor/registers/proc_reset
    SLICE_X26Y25         FDCE                                         f  processor/registers/registers_reg[0][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.818     2.933    processor/registers/proc_clk_BUFG
    SLICE_X26Y25         FDCE                                         r  processor/registers/registers_reg[0][2][1]/C
                         clock pessimism             -0.188     2.745    
    SLICE_X26Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.678    processor/registers/registers_reg[0][2][1]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.141ns (7.960%)  route 1.630ns (92.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.582     1.472    io_cont/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.630     3.243    processor/registers/proc_reset
    SLICE_X27Y27         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.456    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.056     1.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.575     2.087    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.116 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.821     2.936    processor/registers/proc_clk_BUFG
    SLICE_X27Y27         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism             -0.188     2.748    
    SLICE_X27Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.656    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.587    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.467ns  (logic 0.683ns (19.702%)  route 2.784ns (80.298%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          2.164     2.723    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X26Y28         LUT5 (Prop_lut5_I3_O)        0.124     2.847 r  processor/registers/Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.620     3.467    processor/registers/Data2_reg[2][5]_i_1_n_0
    SLICE_X24Y28         LDCE                                         r  processor/registers/Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 0.683ns (20.002%)  route 2.732ns (79.998%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X24Y32         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          1.794     2.353    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X25Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.477 r  processor/registers/Data1_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.937     3.415    processor/registers/Data1_reg[0][0]_i_1_n_0
    SLICE_X25Y26         LDCE                                         r  processor/registers/Data1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 0.683ns (20.127%)  route 2.711ns (79.873%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          2.155     2.714    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X26Y28         LUT5 (Prop_lut5_I3_O)        0.124     2.838 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.556     3.394    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X24Y28         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.261ns  (logic 0.683ns (20.947%)  route 2.578ns (79.053%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.958     2.517    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124     2.641 r  processor/registers/Data2_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.620     3.261    processor/registers/Data2_reg[2][2]_i_1_n_0
    SLICE_X24Y26         LDCE                                         r  processor/registers/Data2_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.683ns (21.588%)  route 2.481ns (78.412%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          1.847     2.406    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X26Y26         LUT5 (Prop_lut5_I3_O)        0.124     2.530 r  processor/registers/Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.634     3.164    processor/registers/Data2_reg[2][1]_i_1_n_0
    SLICE_X24Y26         LDCE                                         r  processor/registers/Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.118ns  (logic 0.683ns (21.903%)  route 2.435ns (78.097%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.862     2.421    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X24Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.545 r  processor/registers/Data2_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.573     3.118    processor/registers/Data2_reg[0][0]_i_1_n_0
    SLICE_X23Y27         LDCE                                         r  processor/registers/Data2_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.079ns  (logic 0.683ns (22.182%)  route 2.396ns (77.818%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X24Y32         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          1.713     2.272    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X20Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.396 r  processor/registers/Data1_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.684     3.079    processor/registers/Data1_reg[1][1]_i_1_n_0
    SLICE_X19Y27         LDCE                                         r  processor/registers/Data1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 0.683ns (23.426%)  route 2.233ns (76.574%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.713     2.272    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X21Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.396 r  processor/registers/Data2_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.519     2.916    processor/registers/Data2_reg[1][0]_i_1_n_0
    SLICE_X21Y26         LDCE                                         r  processor/registers/Data2_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.903ns  (logic 0.683ns (23.528%)  route 2.220ns (76.472%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X24Y32         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          1.500     2.059    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X21Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.183 r  processor/registers/Data1_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.720     2.903    processor/registers/Data1_reg[1][0]_i_1_n_0
    SLICE_X18Y26         LDCE                                         r  processor/registers/Data1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.898ns  (logic 0.683ns (23.567%)  route 2.215ns (76.433%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.859     2.418    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.542 r  processor/registers/Data2_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.356     2.898    processor/registers/Data2_reg[1][1]_i_1_n_0
    SLICE_X19Y26         LDCE                                         r  processor/registers/Data2_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.220ns (50.243%)  route 0.218ns (49.757%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X24Y34         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.218     0.438    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X24Y31         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.203ns (37.057%)  route 0.345ns (62.943%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X24Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.175     0.333    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X25Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.378 r  processor/registers/Data1_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.169     0.548    processor/registers/Data1_reg[2][6]_i_1_n_0
    SLICE_X24Y30         LDCE                                         r  processor/registers/Data1_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.203ns (37.037%)  route 0.345ns (62.963%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.163     0.321    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X25Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  processor/registers/Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.182     0.548    processor/registers/Data2_reg[2][6]_i_1_n_0
    SLICE_X24Y29         LDCE                                         r  processor/registers/Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.203ns (35.095%)  route 0.375ns (64.905%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.264     0.422    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.045     0.467 r  processor/registers/Data2_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.112     0.578    processor/registers/Data2_reg[1][6]_i_1_n_0
    SLICE_X22Y29         LDCE                                         r  processor/registers/Data2_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.203ns (34.407%)  route 0.387ns (65.593%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X24Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.220     0.378    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X26Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.423 r  processor/registers/Data1_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.167     0.590    processor/registers/Data1_reg[2][4]_i_1_n_0
    SLICE_X26Y28         LDCE                                         r  processor/registers/Data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.203ns (33.526%)  route 0.403ns (66.474%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.149     0.307    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X26Y30         LUT5 (Prop_lut5_I1_O)        0.045     0.352 r  processor/registers/Data2_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.253     0.606    processor/registers/Data2_reg[2][4]_i_1_n_0
    SLICE_X22Y29         LDCE                                         r  processor/registers/Data2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.203ns (33.409%)  route 0.405ns (66.591%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X24Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.405     0.563    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X26Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.608 r  processor/registers/Data1_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.608    processor/registers/Data1_reg[2][1]_i_1_n_0
    SLICE_X26Y26         LDCE                                         r  processor/registers/Data1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.203ns (33.221%)  route 0.408ns (66.779%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X24Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.171     0.329    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X24Y30         LUT4 (Prop_lut4_I3_O)        0.045     0.374 r  processor/registers/Data1_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.237     0.611    processor/registers/Data1_reg[0][4]_i_1_n_0
    SLICE_X24Y30         LDCE                                         r  processor/registers/Data1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.203ns (32.811%)  route 0.416ns (67.189%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X24Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.218     0.376    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X26Y28         LUT5 (Prop_lut5_I1_O)        0.045     0.421 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.198     0.619    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X24Y28         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.203ns (32.622%)  route 0.419ns (67.378%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X23Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=3, routed)           0.179     0.337    processor/registers/read1_reg[1]_i_1_1[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.240     0.622    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X24Y32         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.274ns  (logic 6.096ns (33.360%)  route 12.178ns (66.640%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     6.884 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.316    11.200    processor/memory/Q[1]
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.296    11.496 r  processor/memory/read1_reg[1]_i_205/O
                         net (fo=1, routed)           0.000    11.496    processor/memory/read1_reg[1]_i_205_n_0
    SLICE_X4Y48          MUXF7 (Prop_muxf7_I1_O)      0.245    11.741 r  processor/memory/read1_reg[1]_i_136/O
                         net (fo=1, routed)           0.000    11.741    processor/memory/read1_reg[1]_i_136_n_0
    SLICE_X4Y48          MUXF8 (Prop_muxf8_I0_O)      0.104    11.845 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.728    12.573    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.316    12.889 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           1.117    14.006    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.124    14.130 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=22, routed)          1.099    15.229    processor/registers/mem_instruction[0]_2[3]
    SLICE_X25Y35         LUT2 (Prop_lut2_I1_O)        0.150    15.379 f  processor/registers/read1_reg[1]_i_4/O
                         net (fo=11, routed)          1.218    16.597    processor/registers/read1_reg[1]_i_4_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.354    16.951 r  processor/registers/ja_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.585    18.536    processor/registers/ja_OBUF[7]_inst_i_3_n_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.354    18.890 r  processor/registers/ja_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.115    21.005    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.734    24.739 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    24.739    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.943ns  (logic 1.847ns (13.246%)  route 12.096ns (86.754%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.111    14.032    processor/memory/Q[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.156 f  processor/memory/internal_reg2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    14.156    processor/memory/internal_reg2_reg[1]_i_47_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    14.373 f  processor/memory/internal_reg2_reg[1]_i_33/O
                         net (fo=1, routed)           0.000    14.373    processor/memory/internal_reg2_reg[1]_i_33_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    14.467 f  processor/memory/internal_reg2_reg[1]_i_26/O
                         net (fo=1, routed)           1.388    15.855    processor/memory/internal_reg2_reg[1]_i_26_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.316    16.171 f  processor/memory/internal_reg2_reg[1]_i_15/O
                         net (fo=1, routed)           0.000    16.171    processor/memory/internal_reg2_reg[1]_i_15_n_0
    SLICE_X13Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    16.388 f  processor/memory/internal_reg2_reg[1]_i_8/O
                         net (fo=1, routed)           1.400    17.788    processor/registers/internal_reg2_reg[1]_1
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.299    18.087 f  processor/registers/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.555    19.642    processor/registers/IP_reg_reg[2]_rep__0_0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124    19.766 r  processor/registers/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.642    20.409    processor/id/read1_reg[0]_i_2[0]
    SLICE_X24Y34         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.695ns  (logic 1.873ns (13.677%)  route 11.822ns (86.323%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.111    14.032    processor/memory/Q[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.156 r  processor/memory/internal_reg2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    14.156    processor/memory/internal_reg2_reg[1]_i_47_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    14.373 r  processor/memory/internal_reg2_reg[1]_i_33/O
                         net (fo=1, routed)           0.000    14.373    processor/memory/internal_reg2_reg[1]_i_33_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    14.467 r  processor/memory/internal_reg2_reg[1]_i_26/O
                         net (fo=1, routed)           1.388    15.855    processor/memory/internal_reg2_reg[1]_i_26_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.316    16.171 r  processor/memory/internal_reg2_reg[1]_i_15/O
                         net (fo=1, routed)           0.000    16.171    processor/memory/internal_reg2_reg[1]_i_15_n_0
    SLICE_X13Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    16.388 r  processor/memory/internal_reg2_reg[1]_i_8/O
                         net (fo=1, routed)           1.400    17.788    processor/registers/internal_reg2_reg[1]_1
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.299    18.087 r  processor/registers/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.414    19.501    processor/registers/IP_reg_reg[2]_rep__0_0[0]
    SLICE_X25Y34         LUT3 (Prop_lut3_I2_O)        0.150    19.651 r  processor/registers/address_reg[6]_i_1/O
                         net (fo=1, routed)           0.509    20.160    processor/id/memory[23][0][6]_i_3[6]
    SLICE_X25Y33         LDCE                                         r  processor/id/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.583ns  (logic 1.837ns (13.525%)  route 11.746ns (86.475%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         6.832    13.753    processor/memory/Q[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.877 r  processor/memory/address_reg[4]_i_84/O
                         net (fo=1, routed)           0.000    13.877    processor/memory/address_reg[4]_i_84_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I0_O)      0.212    14.089 r  processor/memory/address_reg[4]_i_57/O
                         net (fo=1, routed)           0.000    14.089    processor/memory/address_reg[4]_i_57_n_0
    SLICE_X3Y54          MUXF8 (Prop_muxf8_I1_O)      0.094    14.183 r  processor/memory/address_reg[4]_i_43/O
                         net (fo=1, routed)           1.246    15.429    processor/memory/address_reg[4]_i_43_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I1_O)        0.316    15.745 r  processor/memory/address_reg[4]_i_21/O
                         net (fo=1, routed)           0.000    15.745    processor/memory/address_reg[4]_i_21_n_0
    SLICE_X10Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    15.959 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           1.458    17.418    processor/registers/internal_reg2_reg[1]_i_9_8
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.297    17.715 r  processor/registers/address_reg[4]_i_3/O
                         net (fo=3, routed)           1.714    19.429    processor/registers/mem_instruction[2]_0[4]
    SLICE_X25Y35         LUT3 (Prop_lut3_I2_O)        0.124    19.553 r  processor/registers/address_reg[4]_i_1/O
                         net (fo=1, routed)           0.495    20.048    processor/id/memory[23][0][6]_i_3[4]
    SLICE_X26Y33         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.436ns  (logic 1.873ns (13.940%)  route 11.563ns (86.060%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.339    14.260    processor/memory/Q[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.384 r  processor/memory/address_reg[3]_i_62/O
                         net (fo=1, routed)           0.000    14.384    processor/memory/address_reg[3]_i_62_n_0
    SLICE_X1Y51          MUXF7 (Prop_muxf7_I0_O)      0.238    14.622 r  processor/memory/address_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    14.622    processor/memory/address_reg[3]_i_46_n_0
    SLICE_X1Y51          MUXF8 (Prop_muxf8_I0_O)      0.104    14.726 r  processor/memory/address_reg[3]_i_30/O
                         net (fo=1, routed)           0.975    15.701    processor/memory/address_reg[3]_i_30_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.316    16.017 r  processor/memory/address_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    16.017    processor/memory/address_reg[3]_i_15_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    16.231 r  processor/memory/address_reg[3]_i_6/O
                         net (fo=1, routed)           1.411    17.641    processor/registers/address_reg[3]_i_1_2
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.297    17.938 r  processor/registers/address_reg[3]_i_2/O
                         net (fo=3, routed)           1.344    19.282    processor/registers/mem_instruction[1]_1[3]
    SLICE_X25Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.406 r  processor/registers/address_reg[3]_i_1/O
                         net (fo=1, routed)           0.495    19.901    processor/id/memory[23][0][6]_i_3[3]
    SLICE_X26Y33         LDCE                                         r  processor/id/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.376ns  (logic 1.847ns (13.809%)  route 11.529ns (86.191%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.111    14.032    processor/memory/Q[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.156 r  processor/memory/internal_reg2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    14.156    processor/memory/internal_reg2_reg[1]_i_47_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    14.373 r  processor/memory/internal_reg2_reg[1]_i_33/O
                         net (fo=1, routed)           0.000    14.373    processor/memory/internal_reg2_reg[1]_i_33_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    14.467 r  processor/memory/internal_reg2_reg[1]_i_26/O
                         net (fo=1, routed)           1.388    15.855    processor/memory/internal_reg2_reg[1]_i_26_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.316    16.171 r  processor/memory/internal_reg2_reg[1]_i_15/O
                         net (fo=1, routed)           0.000    16.171    processor/memory/internal_reg2_reg[1]_i_15_n_0
    SLICE_X13Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    16.388 r  processor/memory/internal_reg2_reg[1]_i_8/O
                         net (fo=1, routed)           1.400    17.788    processor/registers/internal_reg2_reg[1]_1
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.299    18.087 r  processor/registers/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.251    19.338    processor/registers/IP_reg_reg[2]_rep__0_0[0]
    SLICE_X24Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.462 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    19.841    processor/id/registers[0][2][6]_i_2_0[6]
    SLICE_X24Y35         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.283ns  (logic 1.837ns (13.830%)  route 11.446ns (86.170%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         6.832    13.753    processor/memory/Q[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.877 r  processor/memory/address_reg[4]_i_84/O
                         net (fo=1, routed)           0.000    13.877    processor/memory/address_reg[4]_i_84_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I0_O)      0.212    14.089 r  processor/memory/address_reg[4]_i_57/O
                         net (fo=1, routed)           0.000    14.089    processor/memory/address_reg[4]_i_57_n_0
    SLICE_X3Y54          MUXF8 (Prop_muxf8_I1_O)      0.094    14.183 r  processor/memory/address_reg[4]_i_43/O
                         net (fo=1, routed)           1.246    15.429    processor/memory/address_reg[4]_i_43_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I1_O)        0.316    15.745 r  processor/memory/address_reg[4]_i_21/O
                         net (fo=1, routed)           0.000    15.745    processor/memory/address_reg[4]_i_21_n_0
    SLICE_X10Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    15.959 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           1.458    17.418    processor/registers/internal_reg2_reg[1]_i_9_8
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.297    17.715 r  processor/registers/address_reg[4]_i_3/O
                         net (fo=3, routed)           1.217    18.931    processor/registers/mem_instruction[2]_0[4]
    SLICE_X24Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.055 r  processor/registers/constant_reg[4]_i_1/O
                         net (fo=1, routed)           0.693    19.748    processor/id/registers[0][2][6]_i_2_0[4]
    SLICE_X24Y35         LDCE                                         r  processor/id/constant_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.085ns  (logic 1.908ns (14.581%)  route 11.177ns (85.419%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.015    13.936    processor/memory/Q[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124    14.060 f  processor/memory/internal_reg1_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    14.060    processor/memory/internal_reg1_reg[1]_i_34_n_0
    SLICE_X1Y57          MUXF7 (Prop_muxf7_I1_O)      0.245    14.305 f  processor/memory/internal_reg1_reg[1]_i_25/O
                         net (fo=1, routed)           0.000    14.305    processor/memory/internal_reg1_reg[1]_i_25_n_0
    SLICE_X1Y57          MUXF8 (Prop_muxf8_I0_O)      0.104    14.409 f  processor/memory/internal_reg1_reg[1]_i_21/O
                         net (fo=1, routed)           1.132    15.542    processor/memory/internal_reg1_reg[1]_i_21_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.316    15.858 f  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000    15.858    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I1_O)      0.214    16.072 f  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           0.922    16.993    processor/registers/internal_reg1_reg[1]_2
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.297    17.290 f  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.621    18.912    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.152    19.064 r  processor/registers/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.487    19.551    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X24Y33         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.008ns  (logic 1.873ns (14.399%)  route 11.135ns (85.601%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.339    14.260    processor/memory/Q[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.384 r  processor/memory/address_reg[3]_i_62/O
                         net (fo=1, routed)           0.000    14.384    processor/memory/address_reg[3]_i_62_n_0
    SLICE_X1Y51          MUXF7 (Prop_muxf7_I0_O)      0.238    14.622 r  processor/memory/address_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    14.622    processor/memory/address_reg[3]_i_46_n_0
    SLICE_X1Y51          MUXF8 (Prop_muxf8_I0_O)      0.104    14.726 r  processor/memory/address_reg[3]_i_30/O
                         net (fo=1, routed)           0.975    15.701    processor/memory/address_reg[3]_i_30_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.316    16.017 r  processor/memory/address_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    16.017    processor/memory/address_reg[3]_i_15_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    16.231 r  processor/memory/address_reg[3]_i_6/O
                         net (fo=1, routed)           1.411    17.641    processor/registers/address_reg[3]_i_1_2
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.297    17.938 r  processor/registers/address_reg[3]_i_2/O
                         net (fo=3, routed)           0.939    18.877    processor/registers/mem_instruction[1]_1[3]
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    19.001 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.472    19.473    processor/id/registers[0][2][6]_i_2_0[3]
    SLICE_X25Y34         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.794ns  (logic 1.723ns (13.467%)  route 11.071ns (86.533%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.948     3.413    io_cont/clk_IBUF
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.537 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.278     4.815    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.911 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.554     6.465    processor/registers/proc_clk_BUFG
    SLICE_X27Y29         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     6.921 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.111    14.032    processor/memory/Q[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.156 r  processor/memory/internal_reg2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    14.156    processor/memory/internal_reg2_reg[1]_i_47_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    14.373 r  processor/memory/internal_reg2_reg[1]_i_33/O
                         net (fo=1, routed)           0.000    14.373    processor/memory/internal_reg2_reg[1]_i_33_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    14.467 r  processor/memory/internal_reg2_reg[1]_i_26/O
                         net (fo=1, routed)           1.388    15.855    processor/memory/internal_reg2_reg[1]_i_26_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.316    16.171 r  processor/memory/internal_reg2_reg[1]_i_15/O
                         net (fo=1, routed)           0.000    16.171    processor/memory/internal_reg2_reg[1]_i_15_n_0
    SLICE_X13Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    16.388 r  processor/memory/internal_reg2_reg[1]_i_8/O
                         net (fo=1, routed)           1.400    17.788    processor/registers/internal_reg2_reg[1]_1
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.299    18.087 r  processor/registers/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.173    19.260    processor/id/mem_instruction[2]_0[0]
    SLICE_X24Y34         LDCE                                         r  processor/id/internal_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_address_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.212ns (53.953%)  route 0.181ns (46.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.558     1.448    pl/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  pl/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  pl/address_reg[3]/Q
                         net (fo=5, routed)           0.181     1.793    syscall_handler/proc_override_mem_address_reg[6][3]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.048     1.841 r  syscall_handler/proc_override_mem_address_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    syscall_handler_n_38
    SLICE_X30Y31         LDCE                                         r  proc_override_mem_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.190ns (50.082%)  route 0.189ns (49.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.584     1.474    pl/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  pl/write_data_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pl/write_data_reg[2][4]/Q
                         net (fo=1, routed)           0.127     1.742    syscall_handler/proc_override_mem_write_data_reg[2][6][4]
    SLICE_X35Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.791 r  syscall_handler/proc_override_mem_write_data_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.062     1.853    syscall_handler_n_65
    SLICE_X34Y30         LDCE                                         r  proc_override_mem_write_data_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.076%)  route 0.236ns (55.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.558     1.448    pl/clk_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  pl/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  pl/address_reg[4]/Q
                         net (fo=4, routed)           0.236     1.825    syscall_handler/proc_override_mem_address_reg[6][4]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.870 r  syscall_handler/proc_override_mem_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.870    syscall_handler_n_37
    SLICE_X30Y31         LDCE                                         r  proc_override_mem_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.663%)  route 0.220ns (51.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.553     1.443    pl/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  pl/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  pl/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.110     1.717    io_cont/tx_data_reg[7]_0[6]
    SLICE_X32Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.762 r  io_cont/uart_output_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.110     1.872    io_cont_n_43
    SLICE_X32Y25         LDCE                                         r  uart_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_address_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.061%)  route 0.256ns (57.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.558     1.448    pl/clk_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  pl/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  pl/address_reg[6]/Q
                         net (fo=2, routed)           0.147     1.736    syscall_handler/proc_override_mem_address_reg[6][6]
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  syscall_handler/proc_override_mem_address_reg[6]_i_1/O
                         net (fo=1, routed)           0.109     1.890    syscall_handler_n_35
    SLICE_X30Y32         LDCE                                         r  proc_override_mem_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.183ns (41.335%)  route 0.260ns (58.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.584     1.474    pl/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  pl/write_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pl/write_data_reg[0][6]/Q
                         net (fo=1, routed)           0.156     1.771    syscall_handler/proc_override_mem_write_data_reg[0][6][6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.042     1.813 r  syscall_handler/proc_override_mem_write_data_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.104     1.917    syscall_handler_n_49
    SLICE_X34Y30         LDCE                                         r  proc_override_mem_write_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.186ns (41.572%)  route 0.261ns (58.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.585     1.475    pl/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  pl/write_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pl/write_data_reg[0][3]/Q
                         net (fo=1, routed)           0.144     1.760    syscall_handler/proc_override_mem_write_data_reg[0][6][3]
    SLICE_X35Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.805 r  syscall_handler/proc_override_mem_write_data_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.117     1.922    syscall_handler_n_52
    SLICE_X34Y31         LDCE                                         r  proc_override_mem_write_data_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.209ns (42.970%)  route 0.277ns (57.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.553     1.443    pl/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  pl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  pl/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.111     1.717    io_cont/tx_data_reg[7]_0[1]
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.762 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.167     1.929    io_cont_n_48
    SLICE_X32Y25         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.186ns (36.707%)  route 0.321ns (63.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.552     1.442    syscall_handler/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  syscall_handler/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  syscall_handler/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.127     1.710    io_cont/syscall_tx_data[0]
    SLICE_X31Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.755 r  io_cont/uart_output_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.194     1.949    io_cont_n_49
    SLICE_X32Y24         LDCE                                         r  uart_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.186ns (36.466%)  route 0.324ns (63.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.552     1.442    pl/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  pl/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  pl/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.156     1.739    io_cont/tx_data_reg[7]_0[4]
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.784 r  io_cont/uart_output_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.168     1.952    io_cont_n_45
    SLICE_X32Y25         LDCE                                         r  uart_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4389 Endpoints
Min Delay          4389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[35][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.791ns  (logic 5.859ns (19.028%)  route 24.932ns (80.972%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.822    30.791    processor/memory/D[4]
    SLICE_X14Y56         FDRE                                         r  processor/memory/memory_reg[35][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.432     4.779    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  processor/memory/memory_reg[35][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[46][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.487ns  (logic 5.859ns (19.218%)  route 24.628ns (80.782%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.518    30.487    processor/memory/D[4]
    SLICE_X15Y58         FDRE                                         r  processor/memory/memory_reg[46][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.431     4.778    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y58         FDRE                                         r  processor/memory/memory_reg[46][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[45][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.482ns  (logic 5.859ns (19.221%)  route 24.623ns (80.779%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.513    30.482    processor/memory/D[4]
    SLICE_X15Y61         FDRE                                         r  processor/memory/memory_reg[45][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.429     4.776    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  processor/memory/memory_reg[45][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[32][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.341ns  (logic 5.859ns (19.310%)  route 24.482ns (80.690%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.372    30.341    processor/memory/D[4]
    SLICE_X15Y60         FDRE                                         r  processor/memory/memory_reg[32][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430     4.777    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y60         FDRE                                         r  processor/memory/memory_reg[32][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.316ns  (logic 5.859ns (19.326%)  route 24.457ns (80.673%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.347    30.316    processor/memory/D[4]
    SLICE_X28Y62         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430     4.777    processor/memory/clk_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[39][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.243ns  (logic 5.859ns (19.373%)  route 24.384ns (80.627%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.274    30.243    processor/memory/D[4]
    SLICE_X13Y59         FDRE                                         r  processor/memory/memory_reg[39][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430     4.777    processor/memory/clk_IBUF_BUFG
    SLICE_X13Y59         FDRE                                         r  processor/memory/memory_reg[39][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[40][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.193ns  (logic 5.859ns (19.405%)  route 24.334ns (80.595%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.224    30.193    processor/memory/D[4]
    SLICE_X15Y59         FDRE                                         r  processor/memory/memory_reg[40][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430     4.777    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y59         FDRE                                         r  processor/memory/memory_reg[40][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[34][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.153ns  (logic 5.859ns (19.431%)  route 24.294ns (80.569%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.184    30.153    processor/memory/D[4]
    SLICE_X14Y60         FDRE                                         r  processor/memory/memory_reg[34][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430     4.777    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  processor/memory/memory_reg[34][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[22][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.084ns  (logic 5.859ns (19.475%)  route 24.225ns (80.525%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.115    30.084    processor/memory/D[4]
    SLICE_X25Y63         FDRE                                         r  processor/memory/memory_reg[22][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.428     4.775    processor/memory/clk_IBUF_BUFG
    SLICE_X25Y63         FDRE                                         r  processor/memory/memory_reg[22][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[43][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.080ns  (logic 5.859ns (19.478%)  route 24.221ns (80.522%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.100     1.927    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=1, routed)           0.709     2.759    io_cont/memory_reg[33][1][0]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.883 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=320, routed)         5.463     8.347    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X2Y54          MUXF7 (Prop_muxf7_S_O)       0.314     8.661 r  processor/memory/tx_data_reg[4]_i_46/O
                         net (fo=1, routed)           0.000     8.661    processor/memory/tx_data_reg[4]_i_46_n_0
    SLICE_X2Y54          MUXF8 (Prop_muxf8_I0_O)      0.098     8.759 r  processor/memory/tx_data_reg[4]_i_19/O
                         net (fo=1, routed)           0.974     9.733    processor/memory/tx_data_reg[4]_i_19_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.319    10.052 r  processor/memory/tx_data[4]_i_7/O
                         net (fo=1, routed)           0.823    10.875    processor/memory/tx_data[4]_i_7_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  processor/memory/tx_data[4]_i_2/O
                         net (fo=4, routed)           1.647    12.646    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.948    13.719    processor/id/Data2_reg[2][4]
    SLICE_X24Y29         LUT2 (Prop_lut2_I0_O)        0.150    13.869 r  processor/id/memory[0][1][2]_i_31/O
                         net (fo=3, routed)           0.451    14.319    processor/id/memory[0][1][2]_i_31_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I0_O)        0.326    14.645 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           1.015    15.660    processor/id/memory[0][1][2]_i_33_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.603    16.387    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124    16.511 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    16.511    processor/id/S[3]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.912 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.912    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.415    18.441    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.823    19.388    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.512 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.512    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.059 r  processor/registers/memory_reg[0][1][2]_i_3/O[2]
                         net (fo=8, routed)           1.141    21.200    processor/registers/memory_reg[0][1][2]_i_3_n_5
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.302    21.502 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.739    22.241    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.365 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.365    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.897 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.897    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.136 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=3, routed)           0.830    23.966    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.302    24.268 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.590    24.858    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.982 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.839    26.821    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.148    26.969 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.111    30.080    processor/memory/D[4]
    SLICE_X12Y58         FDRE                                         r  processor/memory/memory_reg[43][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.431     4.778    processor/memory/clk_IBUF_BUFG
    SLICE_X12Y58         FDRE                                         r  processor/memory/memory_reg[43][0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X31Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.110     0.268    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X31Y23         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.820     1.954    uart_controller/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X32Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.110     0.288    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X33Y23         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.820     1.954    uart_controller/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.178ns (55.428%)  route 0.143ns (44.572%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X32Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.143     0.321    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X32Y23         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.820     1.954    uart_controller/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.115%)  route 0.145ns (44.885%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.145     0.323    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X32Y23         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.820     1.954    uart_controller/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.178ns (54.944%)  route 0.146ns (45.056%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.146     0.324    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X32Y23         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.820     1.954    uart_controller/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.178ns (50.282%)  route 0.176ns (49.718%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X32Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.176     0.354    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X32Y23         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.820     1.954    uart_controller/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.178ns (47.933%)  route 0.193ns (52.067%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.193     0.371    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X33Y23         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.820     1.954    uart_controller/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.178ns (37.938%)  route 0.291ns (62.062%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.291     0.469    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X31Y23         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.820     1.954    uart_controller/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.203ns (35.748%)  route 0.365ns (64.252%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         LDCE                         0.000     0.000 r  processor/id/constant_reg[2]/G
    SLICE_X25Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[2]/Q
                         net (fo=8, routed)           0.365     0.523    processor/id/proc_syscall_constant[2]
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.568 r  processor/id/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.568    syscall_handler/tx_data_reg[7]_1[1]
    SLICE_X29Y26         FDRE                                         r  syscall_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.819     1.953    syscall_handler/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  syscall_handler/tx_data_reg[1]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.113%)  route 0.375ns (64.887%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         LDCE                         0.000     0.000 r  processor/id/constant_reg[0]/G
    SLICE_X25Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[0]/Q
                         net (fo=9, routed)           0.254     0.412    processor/id/proc_syscall_constant[0]
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  processor/id/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.121     0.578    syscall_handler/tx_data_reg[7]_0
    SLICE_X27Y28         FDRE                                         r  syscall_handler/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.822     1.956    syscall_handler/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  syscall_handler/tx_data_reg[4]/C





