#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jul 19 17:17:11 2024
# Process ID: 16240
# Current directory: E:/verilog_proj/occamy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21636 E:\verilog_proj\occamy\occamy.xpr
# Log file: E:/verilog_proj/occamy/vivado.log
# Journal file: E:/verilog_proj/occamy\vivado.jou
# Running On        :DESKTOP-ADFLKTL
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22000
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12400
# CPU Frequency     :2496 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16908 MB
# Swap memory       :6985 MB
# Total Virtual     :23894 MB
# Available Virtual :4903 MB
#-----------------------------------------------------------
start_gui
open_project E:/verilog_proj/occamy/occamy.xpr
update_compile_order -fileset sources_1
generate_target all [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run sfifo_ft_w128_d256_synth_1
launch_run sfifo_ft_w128_d256_synth_1
wait_on_run sfifo_ft_w128_d256_synth_1

launch_simulation
export_ip_user_files -of_objects  [get_files E:/verilog_proj/occamy/switch_core_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/verilog_proj/occamy/switch_core_tb_behav.wcfg
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
set_property -dict [list \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
] [get_ips dpsram_w128_d2k]
generate_target all [get_files -of_objects [get_filesets sources_1] E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/dpsram_w128_d2k/dpsram_w128_d2k.xci]
catch { config_ip_cache -export [get_ips -all dpsram_w128_d2k] }
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/dpsram_w128_d2k/dpsram_w128_d2k.xci] -no_script -sync -force -quiet
reset_run dpsram_w128_d2k_synth_1
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source switch_core_tb.tcl
close [ open E:/verilog_proj/occamy/occamy.srcs/sources_1/new/multi_user_fpdq.v w ]
add_files E:/verilog_proj/occamy/occamy.srcs/sources_1/new/multi_user_fpdq.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source switch_core_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/switch_core_tb/core}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/switch_core_tb/core/pd_qc0}} 
relaunch_sim
close [ open E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_pd_qc.v w ]
add_files E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_pd_qc.v
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
save_wave_config {E:/verilog_proj/occamy/switch_core_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/verilog_proj/occamy/switch_core_tb_behav.wcfg
set_property xsim.view {E:/verilog_proj/occamy/switch_core_tb_behav.wcfg E:/verilog_proj/occamy/switch_core_tb_behav.wcfg} [get_filesets sim_1]
close_sim
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/verilog_proj/occamy/switch_core_tb_behav.wcfg
source switch_core_tb.tcl
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {E:/verilog_proj/occamy/switch_core_tb_behav.wcfg}
relaunch_sim
close [ open E:/verilog_proj/occamy/occamy.srcs/sources_1/new/statistics.v w ]
add_files E:/verilog_proj/occamy/occamy.srcs/sources_1/new/statistics.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/verilog_proj/occamy/occamy.srcs/sim_1/new/statistics_tb.v w ]
add_files -fileset sim_1 E:/verilog_proj/occamy/occamy.srcs/sim_1/new/statistics_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top statistics_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config E:/verilog_proj/occamy/switch_core_tb_behav.wcfg
source statistics_tb.tcl
current_wave_config {switch_core_tb_behav.wcfg}
add_wave {{/statistics_tb}} 
relaunch_sim
current_wave_config {switch_core_tb_behav.wcfg}
add_wave {{/statistics_tb/sts}} 
relaunch_sim
relaunch_sim
save_wave_config {E:/verilog_proj/occamy/switch_core_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config E:/verilog_proj/occamy/switch_core_tb_behav.wcfg
source statistics_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sram_w128_d512
set_property -dict [list \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {512} \
  CONFIG.Write_Width_A {128} \
] [get_ips sram_w128_d512]
generate_target {instantiation_template} [get_files e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sram_w128_d512/sram_w128_d512.xci]
generate_target all [get_files  e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sram_w128_d512/sram_w128_d512.xci]
catch { config_ip_cache -export [get_ips -all sram_w128_d512] }
export_ip_user_files -of_objects [get_files e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sram_w128_d512/sram_w128_d512.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sram_w128_d512/sram_w128_d512.xci]
launch_runs sram_w128_d512_synth_1 -jobs 6
wait_on_run sram_w128_d512_synth_1
export_simulation -of_objects [get_files e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sram_w128_d512/sram_w128_d512.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name sfifo_w128_d256
set_property -dict [list \
  CONFIG.Data_Count {true} \
  CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} \
  CONFIG.Input_Data_Width {128} \
  CONFIG.Input_Depth {256} \
  CONFIG.Reset_Type {Asynchronous_Reset} \
  CONFIG.Use_Embedded_Registers {false} \
] [get_ips sfifo_w128_d256]
generate_target {instantiation_template} [get_files e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_w128_d256/sfifo_w128_d256.xci]
generate_target all [get_files  e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_w128_d256/sfifo_w128_d256.xci]
catch { config_ip_cache -export [get_ips -all sfifo_w128_d256] }
export_ip_user_files -of_objects [get_files e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_w128_d256/sfifo_w128_d256.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_w128_d256/sfifo_w128_d256.xci]
launch_runs sfifo_w128_d256_synth_1 -jobs 6
wait_on_run sfifo_w128_d256_synth_1
export_simulation -of_objects [get_files e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_w128_d256/sfifo_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top switch_core_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
close_sim
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
convert_ips [get_files -of_objects [get_filesets sources_1] E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects  [get_files -of_objects [get_filesets sources_1] e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -sync -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
convert_ips [get_files -of_objects [get_filesets sources_1] e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
export_ip_user_files -of_objects  [get_files -of_objects [get_filesets sources_1] e:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -sync -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -force -quiet
