INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project01/project01.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project01/project01.srcs/sim_1/new/tb_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TxFSM
