{

    "TprimeTprime_ttHH_HHtoBBGG_M500_LO_2017" : {
        
        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M500_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M550_LO_2017" : {
        
        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M550_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M600_LO_2017" : {
        
        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M600_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M650_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M650_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M700_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M700_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M750_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M750_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M800_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M800_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M850_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M850_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M900_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M900_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoBBGG_M950_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggbb/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M950_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    
    "TprimeTprime_ttHH_HHtoWWGG_M500_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M500_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M550_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M550_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M600_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M600_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M650_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M650_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M700_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M700_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M750_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M750_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M800_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M800_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M850_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M850_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M900_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M900_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoWWGG_M950_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggWW/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M950_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M500_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M500_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M550_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M550_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M600_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M600_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M650_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M650_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M700_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M700_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M750_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M750_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M800_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M800_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M850_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M850_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M900_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M900_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    },
    "TprimeTprime_ttHH_HHtoTAUTAUGG_M950_LO_2017" : {

        "gen": {
            "CMSSW": "CMSSW_10_6_28_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG" : "TprimeTprime_ggTauTau/HIG-RunIISummer20UL17wmLHEGEN-03413_1_M950_cfg.py" 
        },
        "step1": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py"
        },
        "step2": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py"
        },
        "step3": {
            "CMSSW": "CMSSW_9_4_14_UL_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc630",
            "CFG": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py"
        },
        "step4": {
            "CMSSW": "CMSSW_10_6_17_patch1",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py"
        },
        "mini": {
            "CMSSW": "CMSSW_10_6_26",
            "SCRAM_ARCH": "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py"
        },
        "nano" : {
            "CMSSW" : "CMSSW_10_6_26",
            "SCRAM_ARCH" : "slc7_amd64_gcc700",
            "CFG": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py"
        }
    }
}