Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TXModule.ngc ...
WARNING:NetListWriters:298 - No output is written to TXModule.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_TXBuffer_cmp_le0000_lut<9 : 0>
   on block TXModule is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file TXModule.edif ...
ngc2edif: Total memory usage is 81944 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TXModule.ngc ...
WARNING:NetListWriters:298 - No output is written to TXModule.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_TXBuffer_cmp_le0000_lut<9 : 0>
   on block TXModule is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file TXModule.edif ...
ngc2edif: Total memory usage is 81488 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TXModule.ngc ...
WARNING:NetListWriters:298 - No output is written to TXModule.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_TXSending_cmp_le0000_lut<9 : 0>
   on block TXModule is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file TXModule.edif ...
ngc2edif: Total memory usage is 81936 kilobytes

