INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/ug3-seeg.srcs/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/ug3-seeg.srcs/rhs_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/ug3-seeg/ug3-seeg.srcs/tb_rhs_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rhs_spi_master
