`timescale 1ns / 1ps

module testbench;
  reg [3:0] a, b;
  reg cin;
  wire [3:0] sum;
  wire carry;
 CLA uut (.a(a),.b(b),.cin(cin),.sum(sum),.carry(carry));
  initial begin
     cin = 0;
    a = 4'b0000;b = 4'b1111;#10;//test case 1
    a = 4'b1100;b = 4'b0110;#10;//test case 2
    a = 4'b0011;b = 4'b1001;#10;//test case 3
    a = 4'b0100;b = 4'b1011;#10;//test case 4 
    $stop; //alternate command for finish is stop 
 end
 endmodule
