Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date             : Tue Feb  3 00:19:13 2026
| Host             : localhost.localdomain running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command          : report_power -hier all -hierarchical_depth 10 -file /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-03/imp_result/route_power_hier.rpt
| Design           : STARC_VERA1_FPGA
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.670        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.496        |
| Device Static (W)        | 0.174        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.172 |       37 |       --- |             --- |
| Slice Logic              |     0.081 |   200810 |       --- |             --- |
|   LUT as Logic           |     0.073 |   107118 |    203800 |           52.56 |
|   CARRY4                 |     0.005 |     6639 |     50950 |           13.03 |
|   Register               |     0.001 |    64718 |    407600 |           15.88 |
|   LUT as Distributed RAM |    <0.001 |      928 |     64000 |            1.45 |
|   F7/F8 Muxes            |    <0.001 |     2508 |    203800 |            1.23 |
|   LUT as Shift Register  |    <0.001 |      357 |     64000 |            0.56 |
|   Others                 |    <0.001 |     1192 |       --- |             --- |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
| Signals                  |     0.112 |   162902 |       --- |             --- |
| Block RAM                |     0.034 |       28 |       445 |            6.29 |
| MMCM                     |     0.203 |        2 |        10 |           20.00 |
| PLL                      |     0.092 |        1 |        10 |           10.00 |
| DSPs                     |     0.004 |        4 |       840 |            0.48 |
| I/O                      |     0.530 |       82 |       500 |           16.40 |
| PHASER                   |     0.269 |       28 |       --- |             --- |
| Static Power             |     0.174 |          |           |                 |
| Total                    |     1.670 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.553 |       0.475 |      0.078 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.411 |       0.382 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.221 |       0.220 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_100000000_xilinx_clock_pll_0                                                                                                                          | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0                                                                                                                                                                          |            10.0 |
| clk_200000000_xilinx_clock_pll_0                                                                                                                          | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0                                                                                                                                                                          |             5.0 |
| clk_pll_i                                                                                                                                                 | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            10.0 |
| clkfbout_xilinx_clock_pll_0                                                                                                                               | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkfbout_xilinx_clock_pll_0                                                                                                                                                                               |             5.0 |
| external_clk_0                                                                                                                                            | external_clk_0                                                                                                                                                                                                                                        |             5.0 |
| freq_refclk                                                                                                                                               | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.2 |
| iserdes_clkdiv                                                                                                                                            | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_2                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_3                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            10.0 |
| mem_refclk                                                                                                                                                | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             2.5 |
| oserdes_clk                                                                                                                                               | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             2.5 |
| oserdes_clk_1                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_2                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             2.5 |
| oserdes_clk_3                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clk_4                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             2.5 |
| oserdes_clk_5                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_6                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             2.5 |
| oserdes_clk_7                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clkdiv                                                                                                                                            | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_6                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_7                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |            10.0 |
| pjtag_rclk                                                                                                                                                | pjtag_rtck                                                                                                                                                                                                                                            |           100.0 |
| pll_clk3_out                                                                                                                                              | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            10.0 |
| pll_clkfbout                                                                                                                                              | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             5.0 |
| sync_pulse                                                                                                                                                | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------+-----------+---------+-----------+------+--------+----------+------------+---------+-----------+--------+----------+-------+---------+------------+--------------+
| Name                                                                         | Power (W) | Clock # | Clock (W) | Io # | Io (W) | Signal # | Signal (W) | Logic # | Logic (W) | Bram # | Bram (W) | Dsp # | Dsp (W) | Clock IP # | Clock IP (W) |
+------------------------------------------------------------------------------+-----------+---------+-----------+------+--------+----------+------------+---------+-----------+--------+----------+-------+---------+------------+--------------+
| STARC_VERA1_FPGA                                                             |     1.496 |      37 |     0.172 |   82 |  0.530 |   162902 |      0.112 |  200810 |     0.081 |     28 |    0.034 |     4 |   0.004 |          3 |        0.295 |
|   i_platform                                                                 |     1.495 |      37 |     0.172 |  246 |  0.530 |   160945 |      0.111 |  200390 |     0.081 |     48 |    0.034 |     4 |   0.004 |          3 |        0.295 |
|     i_pll0                                                                   |     0.117 |      37 |     0.006 |    1 |  0.004 |        0 |      0.000 |       2 |     0.000 |      0 |    0.000 |     0 |   0.000 |          1 |        0.108 |
|       i_xilinx_clock_pll_0                                                   |     0.117 |      37 |     0.006 |    1 |  0.004 |        0 |      0.000 |       2 |     0.000 |      0 |    0.000 |     0 |   0.000 |          1 |        0.108 |
|         inst                                                                 |     0.117 |      37 |     0.006 |    1 |  0.004 |        0 |      0.000 |       2 |     0.000 |      0 |    0.000 |     0 |   0.000 |          1 |        0.108 |
|     i_rtl                                                                    |     0.320 |      37 |     0.131 |    0 |  0.000 |   145489 |      0.088 |  180879 |     0.067 |     16 |    0.031 |     4 |   0.004 |          0 |        0.000 |
|       default_slave                                                          |     0.004 |      37 |     0.003 |    0 |  0.000 |     1651 |     <0.001 |    2124 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.003 |      37 |     0.003 |    0 |  0.000 |     1290 |     <0.001 |    1712 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                                 |     0.002 |      37 |     0.002 |    0 |  0.000 |      631 |     <0.001 |     818 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                               |     0.002 |      37 |     0.001 |    0 |  0.000 |      610 |     <0.001 |     780 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_1                             |     0.002 |      37 |     0.001 |    0 |  0.000 |      610 |     <0.001 |     780 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       external_peri_group                                                    |     0.003 |      37 |     0.002 |    0 |  0.000 |     1801 |     <0.001 |    2602 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_gen_valid_uart[0].i_rvx_instance_09                                |     0.002 |      37 |     0.001 |    0 |  0.000 |     1241 |     <0.001 |    1972 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_rvx_instance_0                                                   |     0.002 |      37 |     0.001 |    0 |  0.000 |     1241 |     <0.001 |    1972 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_1                                                 |     0.001 |      37 |    <0.001 |    0 |  0.000 |      981 |     <0.001 |    1605 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_rvx_instance_0                                               |     0.001 |      37 |    <0.001 |    0 |  0.000 |      870 |     <0.001 |    1463 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_dca_neugemm00                                                        |     0.078 |      37 |     0.030 |    0 |  0.000 |    70398 |      0.024 |   89213 |     0.024 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_dca_instance_0                                                     |     0.078 |      37 |     0.030 |    0 |  0.000 |    70398 |      0.024 |   89213 |     0.024 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_02                                                  |     0.004 |      37 |    <0.001 |    0 |  0.000 |      979 |      0.002 |     962 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_0                                                 |     0.001 |      37 |    <0.001 |    0 |  0.000 |      332 |     <0.001 |     324 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_1                                                 |     0.001 |      37 |    <0.001 |    0 |  0.000 |      331 |     <0.001 |     326 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_2                                                 |     0.001 |      37 |    <0.001 |    0 |  0.000 |      311 |     <0.001 |     306 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_03                                                  |     0.008 |      37 |    <0.001 |    0 |  0.000 |    34195 |      0.001 |   40915 |     0.006 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_2                                                 |     0.007 |      37 |    <0.001 |    0 |  0.000 |    34037 |      0.001 |   40750 |     0.006 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_05                                                  |     0.002 |      37 |    <0.001 |    0 |  0.000 |       18 |      0.002 |     283 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_0                                                 |     0.002 |      37 |    <0.001 |    0 |  0.000 |       13 |      0.002 |     276 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_06                                                  |     0.008 |      37 |     0.004 |    0 |  0.000 |    11280 |     <0.001 |   18977 |     0.003 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_0                                                 |     0.008 |      37 |     0.004 |    0 |  0.000 |    11280 |     <0.001 |   18977 |     0.003 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_dca_instance_0                                               |     0.008 |      37 |     0.004 |    0 |  0.000 |    11280 |     <0.001 |   18977 |     0.003 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_07                                                  |     0.006 |      37 |     0.004 |    0 |  0.000 |     2080 |     <0.001 |    3872 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_0                                                 |     0.006 |      37 |     0.004 |    0 |  0.000 |     2080 |     <0.001 |    3872 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_dca_instance_0                                               |     0.006 |      37 |     0.004 |    0 |  0.000 |     2080 |     <0.001 |    3872 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_08                                                  |     0.037 |      37 |     0.011 |    0 |  0.000 |    15037 |      0.016 |   16687 |     0.010 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_3                                                 |     0.003 |      37 |    <0.001 |    0 |  0.000 |     1239 |      0.002 |    2732 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_dca_instance_2                                               |     0.002 |      37 |    <0.001 |    0 |  0.000 |      289 |      0.002 |     298 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_10                                                  |     0.006 |      37 |     0.004 |    0 |  0.000 |     2231 |      0.001 |    2232 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_0                                                 |     0.006 |      37 |     0.004 |    0 |  0.000 |     2231 |      0.001 |    2232 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_11                                                  |     0.004 |      37 |     0.004 |    0 |  0.000 |     2049 |     <0.001 |    2050 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_0                                                 |     0.004 |      37 |     0.004 |    0 |  0.000 |     2049 |     <0.001 |    2050 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_dca_neugemm00_control_mmiox1_interface                               |     0.010 |      37 |     0.009 |    0 |  0.000 |     5364 |     <0.001 |    6659 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_rvx_instance_0                                                     |     0.010 |      37 |     0.009 |    0 |  0.000 |     5364 |     <0.001 |    6659 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_rvx_instance_08                                                  |     0.009 |      37 |     0.008 |    0 |  0.000 |     4937 |     <0.001 |    6106 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_generate_fifo[9].i_rvx_instance_1                              |     0.001 |      37 |    <0.001 |    0 |  0.000 |      120 |     <0.001 |     318 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_dca_neugemm00_ma_mlsu                                                |     0.004 |      37 |     0.003 |    0 |  0.000 |     2958 |     <0.001 |    3664 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_dca_instance_0                                                     |     0.004 |      37 |     0.003 |    0 |  0.000 |     2958 |     <0.001 |    3664 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_0                                                   |     0.004 |      37 |     0.003 |    0 |  0.000 |     2958 |     <0.001 |    3664 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_07                                                |     0.002 |      37 |     0.001 |    0 |  0.000 |     1865 |     <0.001 |    2381 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_dca_instance_1                                               |     0.001 |      37 |    <0.001 |    0 |  0.000 |     1476 |     <0.001 |    1735 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_dca_neugemm00_mb_mlsu                                                |     0.004 |      37 |     0.003 |    0 |  0.000 |     2960 |     <0.001 |    3666 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_dca_instance_0                                                     |     0.004 |      37 |     0.003 |    0 |  0.000 |     2960 |     <0.001 |    3666 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_0                                                   |     0.004 |      37 |     0.003 |    0 |  0.000 |     2960 |     <0.001 |    3666 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_07                                                |     0.002 |      37 |     0.001 |    0 |  0.000 |     1865 |     <0.001 |    2381 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_dca_neugemm00_mc_mlsu                                                |     0.014 |      37 |     0.005 |    0 |  0.000 |     6129 |      0.005 |    7404 |     0.004 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_dca_instance_0                                                     |     0.014 |      37 |     0.005 |    0 |  0.000 |     6129 |      0.005 |    7404 |     0.004 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_dca_instance_0                                                   |     0.014 |      37 |     0.005 |    0 |  0.000 |     6129 |      0.005 |    7404 |     0.004 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_04                                                |     0.001 |      37 |    <0.001 |    0 |  0.000 |      403 |     <0.001 |     409 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_rvx_instance_2                                               |     0.001 |      37 |    <0.001 |    0 |  0.000 |      363 |     <0.001 |     365 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_05                                                |     0.001 |      37 |    <0.001 |    0 |  0.000 |     1063 |     <0.001 |    1100 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_dca_instance_0                                               |     0.001 |      37 |    <0.001 |    0 |  0.000 |     1050 |     <0.001 |    1086 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 i_rvx_instance_2                                             |     0.001 |      37 |    <0.001 |    0 |  0.000 |      921 |     <0.001 |     952 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_07                                                |     0.006 |      37 |     0.001 |    0 |  0.000 |     1869 |      0.002 |    2384 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_dca_instance_0                                               |     0.001 |      37 |    <0.001 |    0 |  0.000 |      389 |     <0.001 |     646 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_dca_instance_1                                               |     0.005 |      37 |    <0.001 |    0 |  0.000 |     1480 |      0.002 |    1738 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 i_dca_instance_0                                             |     0.004 |      37 |     0.000 |    0 |  0.000 |     1152 |      0.002 |    1408 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   i_step[3].i_rvx_instance_1                                 |     0.001 |      37 |     0.000 |    0 |  0.000 |      336 |     <0.001 |     336 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_dca_instance_10                                                |     0.003 |      37 |    <0.001 |    0 |  0.000 |     1117 |     <0.001 |    1549 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_dca_instance_4                                               |     0.001 |      37 |    <0.001 |    0 |  0.000 |      589 |     <0.001 |     590 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_inter_router_fifo00                                                  |     0.002 |      37 |     0.002 |    0 |  0.000 |      587 |     <0.001 |     873 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.001 |      37 |    <0.001 |    0 |  0.000 |      308 |     <0.001 |     459 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_main_core                                                            |     0.118 |      37 |     0.021 |    0 |  0.000 |    23199 |      0.037 |   28321 |     0.026 |     16 |    0.031 |     4 |   0.004 |          0 |        0.000 |
|         i_rocket                                                             |     0.117 |      37 |     0.020 |    0 |  0.000 |    22578 |      0.037 |   27623 |     0.026 |     16 |    0.031 |     4 |   0.004 |          0 |        0.000 |
|           core                                                               |     0.014 |      37 |     0.004 |    0 |  0.000 |     4970 |      0.005 |    6126 |     0.004 |      0 |    0.000 |     2 |   0.002 |          0 |        0.000 |
|             csr                                                              |     0.006 |      37 |     0.002 |    0 |  0.000 |     2852 |      0.002 |    3590 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             div                                                              |     0.005 |      37 |    <0.001 |    0 |  0.000 |      679 |      0.002 |     687 |     0.001 |      0 |    0.000 |     2 |   0.002 |          0 |        0.000 |
|           dcache                                                             |     0.025 |      37 |     0.004 |    0 |  0.000 |     4057 |      0.004 |    4180 |     0.001 |      8 |    0.015 |     0 |   0.000 |          0 |        0.000 |
|             data                                                             |     0.010 |      37 |    <0.001 |    0 |  0.000 |      279 |      0.001 |     153 |    <0.001 |      4 |    0.008 |     0 |   0.000 |          0 |        0.000 |
|               data_arrays_0                                                  |     0.010 |      37 |    <0.001 |    0 |  0.000 |      279 |      0.001 |     153 |    <0.001 |      4 |    0.008 |     0 |   0.000 |          0 |        0.000 |
|                 data_arrays_0_ext                                            |     0.010 |      37 |    <0.001 |    0 |  0.000 |      279 |      0.001 |     153 |    <0.001 |      4 |    0.008 |     0 |   0.000 |          0 |        0.000 |
|             tag_array                                                        |     0.009 |      37 |    <0.001 |    0 |  0.000 |      213 |      0.001 |     187 |    <0.001 |      4 |    0.007 |     0 |   0.000 |          0 |        0.000 |
|               tag_array_ext                                                  |     0.009 |      37 |    <0.001 |    0 |  0.000 |      213 |      0.001 |     187 |    <0.001 |      4 |    0.007 |     0 |   0.000 |          0 |        0.000 |
|           fpuOpt                                                             |     0.039 |      37 |     0.004 |    0 |  0.000 |     5686 |      0.017 |    8101 |     0.016 |      0 |    0.000 |     2 |   0.002 |          0 |        0.000 |
|             divSqrt                                                          |     0.007 |      37 |    <0.001 |    0 |  0.000 |     1208 |      0.002 |    2357 |     0.005 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               divSqrtRecFNToRaw                                              |     0.007 |      37 |    <0.001 |    0 |  0.000 |     1162 |      0.002 |    2343 |     0.005 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 divSqrtRawFN_                                                |     0.007 |      37 |    <0.001 |    0 |  0.000 |     1162 |      0.002 |    2343 |     0.005 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             fpiu                                                             |     0.002 |      37 |    <0.001 |    0 |  0.000 |      530 |      0.001 |     613 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             fpmu                                                             |     0.003 |      37 |    <0.001 |    0 |  0.000 |      460 |     <0.001 |    1008 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             ifpu                                                             |     0.002 |      37 |    <0.001 |    0 |  0.000 |      436 |     <0.001 |     474 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             sfma                                                             |     0.016 |      37 |    <0.001 |    0 |  0.000 |     1556 |      0.007 |    1852 |     0.007 |      0 |    0.000 |     2 |   0.002 |          0 |        0.000 |
|               fma                                                            |     0.014 |      37 |    <0.001 |    0 |  0.000 |     1325 |      0.006 |    1302 |     0.006 |      0 |    0.000 |     2 |   0.002 |          0 |        0.000 |
|                 mulAddRecFNToRaw_postMul                                     |     0.001 |      37 |     0.000 |    0 |  0.000 |      128 |     <0.001 |      87 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 mulAddRecFNToRaw_preMul                                      |     0.005 |      37 |     0.000 |    0 |  0.000 |      263 |      0.002 |     359 |     0.003 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           frontend                                                           |     0.034 |      37 |     0.007 |    0 |  0.000 |     6940 |      0.007 |    7885 |     0.003 |      8 |    0.015 |     0 |   0.000 |          0 |        0.000 |
|             btb                                                              |     0.005 |      37 |     0.003 |    0 |  0.000 |     2318 |      0.001 |    2574 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             fq                                                               |     0.001 |      37 |    <0.001 |    0 |  0.000 |     1121 |     <0.001 |    1479 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             icache                                                           |     0.019 |      37 |    <0.001 |    0 |  0.000 |      949 |      0.002 |    1156 |    <0.001 |      8 |    0.015 |     0 |   0.000 |          0 |        0.000 |
|               data_arrays_0                                                  |     0.010 |      37 |    <0.001 |    0 |  0.000 |      396 |     <0.001 |     303 |    <0.001 |      4 |    0.008 |     0 |   0.000 |          0 |        0.000 |
|                 data_arrays_0_0_ext                                          |     0.010 |      37 |    <0.001 |    0 |  0.000 |      396 |     <0.001 |     303 |    <0.001 |      4 |    0.008 |     0 |   0.000 |          0 |        0.000 |
|               tag_array                                                      |     0.007 |      37 |    <0.001 |    0 |  0.000 |      103 |     <0.001 |      47 |    <0.001 |      4 |    0.007 |     0 |   0.000 |          0 |        0.000 |
|                 tag_array_0_ext                                              |     0.007 |      37 |    <0.001 |    0 |  0.000 |      103 |     <0.001 |      47 |    <0.001 |      4 |    0.007 |     0 |   0.000 |          0 |        0.000 |
|             tlb                                                              |     0.005 |      37 |     0.003 |    0 |  0.000 |     2113 |     <0.001 |    2163 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           ptw                                                                |     0.005 |      37 |     0.001 |    0 |  0.000 |      873 |      0.003 |    1268 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_tl2axi                                                             |     0.001 |      37 |    <0.001 |    0 |  0.000 |      621 |     <0.001 |     698 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_mnim_i_dca_neugemm00_ma_mlsu_noc_part                                |     0.003 |      37 |     0.002 |    0 |  0.000 |     1218 |     <0.001 |    1344 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                                   |     0.001 |      37 |    <0.001 |    0 |  0.000 |      556 |     <0.001 |     579 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.002 |      37 |     0.001 |    0 |  0.000 |      662 |     <0.001 |     765 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_0                                                 |     0.002 |      37 |     0.001 |    0 |  0.000 |      661 |     <0.001 |     763 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_07                                              |     0.001 |      37 |    <0.001 |    0 |  0.000 |      342 |     <0.001 |     377 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_mnim_i_dca_neugemm00_mb_mlsu_noc_part                                |     0.002 |      37 |     0.002 |    0 |  0.000 |     1200 |     <0.001 |    1331 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.001 |      37 |     0.001 |    0 |  0.000 |      637 |     <0.001 |     736 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_0                                                 |     0.001 |      37 |     0.001 |    0 |  0.000 |      635 |     <0.001 |     732 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_mnim_i_dca_neugemm00_mc_mlsu_noc_part                                |     0.005 |      37 |     0.003 |    0 |  0.000 |     1789 |      0.001 |    2072 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                                   |     0.002 |      37 |    <0.001 |    0 |  0.000 |      601 |     <0.001 |     650 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_rvx_instance_0                                                   |     0.002 |      37 |    <0.001 |    0 |  0.000 |      553 |     <0.001 |     577 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_1                                                 |     0.001 |      37 |    <0.001 |    0 |  0.000 |      532 |     <0.001 |     541 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.003 |      37 |     0.002 |    0 |  0.000 |     1188 |     <0.001 |    1422 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_0                                                 |     0.003 |      37 |     0.002 |    0 |  0.000 |     1187 |     <0.001 |    1420 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_07                                              |     0.001 |      37 |    <0.001 |    0 |  0.000 |      343 |     <0.001 |     369 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_mnim_i_main_core_no_name                                             |     0.002 |      37 |     0.002 |    0 |  0.000 |     1130 |     <0.001 |    1332 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_mnim_platform_controller_master                                      |     0.003 |      37 |     0.002 |    0 |  0.000 |     1257 |     <0.001 |    1533 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_07                                                  |     0.001 |      37 |    <0.001 |    0 |  0.000 |      450 |     <0.001 |     610 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_common_peri_group_no_name                                       |     0.005 |      37 |     0.004 |    0 |  0.000 |     1996 |     <0.001 |    2510 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                                   |     0.001 |      37 |    <0.001 |    0 |  0.000 |      534 |     <0.001 |     567 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_3                                                 |     0.001 |      37 |    <0.001 |    0 |  0.000 |      534 |     <0.001 |     563 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.003 |      37 |     0.003 |    0 |  0.000 |     1404 |     <0.001 |    1805 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                                 |     0.002 |      37 |     0.001 |    0 |  0.000 |      623 |     <0.001 |     754 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                               |     0.001 |      37 |     0.001 |    0 |  0.000 |      468 |     <0.001 |     588 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_1                             |     0.001 |      37 |     0.001 |    0 |  0.000 |      468 |     <0.001 |     588 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_external_peri_group_no_name                                     |     0.006 |      37 |     0.004 |    0 |  0.000 |     2329 |      0.001 |    2837 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                                   |     0.001 |      37 |    <0.001 |    0 |  0.000 |      624 |     <0.001 |     664 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_3                                                 |     0.001 |      37 |    <0.001 |    0 |  0.000 |      624 |     <0.001 |     660 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.004 |      37 |     0.003 |    0 |  0.000 |     1646 |     <0.001 |    2035 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                                 |     0.002 |      37 |     0.002 |    0 |  0.000 |      840 |     <0.001 |     960 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                               |     0.001 |      37 |     0.001 |    0 |  0.000 |      432 |     <0.001 |     543 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_1                             |     0.001 |      37 |     0.001 |    0 |  0.000 |      432 |     <0.001 |     543 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_i_dca_neugemm00_control_mmiox1_interface_mmio                   |     0.009 |      37 |     0.004 |    0 |  0.000 |     2162 |      0.005 |    2659 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                                   |     0.001 |      37 |    <0.001 |    0 |  0.000 |      525 |     <0.001 |     563 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_3                                                 |     0.001 |      37 |    <0.001 |    0 |  0.000 |      525 |     <0.001 |     559 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.008 |      37 |     0.003 |    0 |  0.000 |     1575 |      0.004 |    1965 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                                 |     0.002 |      37 |     0.002 |    0 |  0.000 |      799 |     <0.001 |     917 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_7                                                 |     0.005 |      37 |    <0.001 |    0 |  0.000 |      180 |      0.004 |     210 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                               |     0.004 |      37 |    <0.001 |    0 |  0.000 |       75 |      0.004 |      86 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_i_system_ddr_no_name                                            |     0.008 |      37 |     0.006 |    0 |  0.000 |     3116 |     <0.001 |    3464 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                                   |     0.008 |      37 |     0.006 |    0 |  0.000 |     3116 |     <0.001 |    3459 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_1                                                 |     0.002 |      37 |     0.002 |    0 |  0.000 |      888 |     <0.001 |     907 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                                 |     0.004 |      37 |     0.003 |    0 |  0.000 |     1667 |     <0.001 |    1745 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                               |     0.002 |      37 |     0.001 |    0 |  0.000 |      751 |     <0.001 |     825 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                             |     0.002 |      37 |     0.001 |    0 |  0.000 |      751 |     <0.001 |     825 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_2                                               |     0.002 |      37 |     0.002 |    0 |  0.000 |      914 |     <0.001 |     917 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                             |     0.002 |      37 |     0.002 |    0 |  0.000 |      914 |     <0.001 |     917 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_i_system_sram_no_name                                           |     0.006 |      37 |     0.006 |    0 |  0.000 |     2925 |     <0.001 |    3289 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                                   |     0.006 |      37 |     0.006 |    0 |  0.000 |     2925 |     <0.001 |    3284 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_1                                                 |     0.002 |      37 |     0.002 |    0 |  0.000 |      876 |     <0.001 |     895 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                                 |     0.003 |      37 |     0.003 |    0 |  0.000 |     1516 |     <0.001 |    1601 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                               |     0.001 |      37 |     0.001 |    0 |  0.000 |      601 |     <0.001 |     681 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                             |     0.001 |      37 |     0.001 |    0 |  0.000 |      601 |     <0.001 |     681 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_2                                               |     0.002 |      37 |     0.002 |    0 |  0.000 |      913 |     <0.001 |     917 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                             |     0.002 |      37 |     0.002 |    0 |  0.000 |      913 |     <0.001 |     917 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_platform_controller_no_name                                     |     0.005 |      37 |     0.004 |    0 |  0.000 |     2267 |     <0.001 |    2790 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.004 |      37 |     0.003 |    0 |  0.000 |     1723 |     <0.001 |    2130 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                                 |     0.002 |      37 |     0.002 |    0 |  0.000 |      912 |     <0.001 |    1049 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                               |     0.001 |      37 |     0.001 |    0 |  0.000 |      505 |     <0.001 |     632 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_1                             |     0.001 |      37 |     0.001 |    0 |  0.000 |      505 |     <0.001 |     632 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_system_router                                                        |     0.004 |      37 |     0.003 |    0 |  0.000 |     1340 |      0.001 |    1390 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.003 |      37 |     0.002 |    0 |  0.000 |     1175 |     <0.001 |    1224 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_user_router                                                          |     0.003 |      37 |     0.002 |    0 |  0.000 |     1663 |     <0.001 |    1731 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                                   |     0.002 |      37 |     0.001 |    0 |  0.000 |      835 |     <0.001 |     860 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                                   |     0.001 |      37 |    <0.001 |    0 |  0.000 |      828 |     <0.001 |     871 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       platform_controller                                                    |     0.023 |      37 |     0.010 |    0 |  0.000 |     5665 |      0.007 |    7531 |     0.005 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_rvx_instance_0                                                     |     0.022 |      37 |     0.010 |    0 |  0.000 |     5233 |      0.007 |    6985 |     0.005 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_rvx_instance_2                                                   |     0.002 |      37 |    <0.001 |    0 |  0.000 |      242 |      0.001 |     287 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_rvx_instance_3                                                   |     0.019 |      37 |     0.009 |    0 |  0.000 |     4700 |      0.006 |    6310 |     0.004 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_2                                                 |     0.008 |      37 |     0.004 |    0 |  0.000 |     2285 |      0.002 |    3101 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_rvx_instance_2                                               |     0.002 |      37 |    <0.001 |    0 |  0.000 |       23 |      0.002 |      24 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_rvx_instance_4                                               |     0.001 |      37 |     0.000 |    0 |  0.000 |      128 |     <0.001 |     928 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_3                                                 |     0.010 |      37 |     0.004 |    0 |  0.000 |     2342 |      0.003 |    3133 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_rvx_instance_2                                               |     0.003 |      37 |    <0.001 |    0 |  0.000 |       20 |      0.003 |      22 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_rvx_instance_4                                               |     0.003 |      37 |     0.000 |    0 |  0.000 |      160 |     <0.001 |     928 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|     i_system_ddr                                                             |     1.053 |      37 |     0.035 |  245 |  0.526 |    14912 |      0.022 |   18936 |     0.014 |      0 |    0.000 |     0 |   0.000 |          2 |        0.187 |
|       u_xilinx_ddr3_ctrl_axi32                                               |     1.053 |      37 |     0.035 |  245 |  0.526 |    14912 |      0.022 |   18935 |     0.014 |      0 |    0.000 |     0 |   0.000 |          2 |        0.187 |
|         u_xilinx_ddr3_ctrl_axi32_mig                                         |     1.052 |      37 |     0.034 |  245 |  0.526 |    14852 |      0.022 |   18845 |     0.014 |      0 |    0.000 |     0 |   0.000 |          2 |        0.187 |
|           u_ddr3_infrastructure                                              |     0.188 |      37 |    <0.001 |    0 |  0.000 |       49 |     <0.001 |      50 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          2 |        0.187 |
|           u_iodelay_ctrl                                                     |     0.003 |      37 |     0.003 |    1 |  0.000 |       17 |      0.000 |      18 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_memc_ui_top_axi                                                  |     0.861 |      37 |     0.030 |  244 |  0.526 |    14703 |      0.022 |   18671 |     0.014 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             mem_intfc0                                                       |     0.840 |      37 |     0.016 |  244 |  0.526 |     8973 |      0.017 |   10732 |     0.011 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               ddr_phy_top0                                                   |     0.832 |      37 |     0.015 |  244 |  0.526 |     7988 |      0.013 |    9403 |     0.010 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_calib_top                                              |     0.025 |      37 |     0.008 |    0 |  0.000 |     5295 |      0.009 |    6858 |     0.008 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                |     0.003 |      37 |     0.001 |    0 |  0.000 |      490 |     <0.001 |     562 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                          |     0.006 |      37 |     0.003 |    0 |  0.000 |     1194 |      0.002 |    1630 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   dqsfind_calib_right.u_ddr_phy_dqs_found_cal                |     0.001 |      37 |    <0.001 |    0 |  0.000 |      270 |     <0.001 |     365 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   mb_wrlvl_inst.u_ddr_phy_wrlvl                              |     0.003 |      37 |    <0.001 |    0 |  0.000 |      547 |     <0.001 |     697 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   u_ddr_phy_init                                             |     0.008 |      37 |     0.001 |    0 |  0.000 |     1812 |      0.004 |    2052 |     0.003 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   u_ddr_phy_wrcal                                            |     0.002 |      37 |    <0.001 |    0 |  0.000 |      392 |     <0.001 |     507 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_mc_phy_wrapper                                         |     0.807 |      37 |     0.007 |  244 |  0.526 |     2693 |      0.004 |    2545 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                 |     0.009 |      37 |     0.000 |    2 |  0.009 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                |     0.009 |      37 |     0.000 |    2 |  0.009 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                |     0.009 |      37 |     0.000 |    2 |  0.009 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                 |     0.008 |      37 |     0.000 |    2 |  0.008 |        1 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs |     0.016 |      37 |     0.000 |    4 |  0.016 |        3 |     <0.001 |       1 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs |     0.016 |      37 |     0.000 |    4 |  0.016 |        3 |     <0.001 |       1 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs |     0.016 |      37 |     0.000 |    4 |  0.016 |        3 |     <0.001 |       1 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs |     0.016 |      37 |     0.000 |    4 |  0.016 |        3 |     <0.001 |       1 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   u_ddr_mc_phy                                               |     0.413 |      37 |     0.006 |  135 |  0.132 |     2613 |      0.004 |    2502 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               mc0                                                            |     0.008 |      37 |     0.002 |    0 |  0.000 |      985 |      0.004 |    1329 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 bank_mach0                                                   |     0.004 |      37 |     0.001 |    0 |  0.000 |      677 |      0.002 |     896 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             u_axi_mc                                                         |     0.013 |      37 |     0.009 |    0 |  0.000 |     4127 |      0.003 |    5776 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               USE_UPSIZER.upsizer_d2                                         |     0.008 |      37 |     0.005 |    0 |  0.000 |     2250 |      0.002 |    3746 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 USE_READ.read_data_inst                                      |     0.001 |      37 |    <0.001 |    0 |  0.000 |      349 |     <0.001 |     503 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 USE_WRITE.write_data_inst                                    |     0.002 |      37 |     0.002 |    0 |  0.000 |      684 |     <0.001 |    1349 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 mi_register_slice_inst                                       |     0.002 |      37 |     0.002 |    0 |  0.000 |      556 |     <0.001 |     921 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   r_pipe                                                     |     0.002 |      37 |     0.002 |    0 |  0.000 |      554 |     <0.001 |     917 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               axi_mc_r_channel_0                                             |     0.001 |      37 |    <0.001 |    0 |  0.000 |      316 |     <0.001 |     343 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 rd_data_fifo_0                                               |     0.001 |      37 |    <0.001 |    0 |  0.000 |      278 |     <0.001 |     289 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               axi_mc_w_channel_0                                             |     0.002 |      37 |     0.002 |    0 |  0.000 |     1111 |     <0.001 |    1164 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             u_ui_top                                                         |     0.008 |      37 |     0.005 |    0 |  0.000 |     1601 |      0.002 |    2159 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               ui_rd_data0                                                    |     0.004 |      37 |     0.002 |    0 |  0.000 |      574 |      0.001 |     686 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               ui_wr_data0                                                    |     0.004 |      37 |     0.003 |    0 |  0.000 |      932 |     <0.001 |    1358 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|     i_system_sram                                                            |     0.005 |      37 |     0.001 |    0 |  0.000 |      544 |     <0.001 |     573 |    <0.001 |     32 |    0.003 |     0 |   0.000 |          0 |        0.000 |
|       generate_cell[0].i_cell                                                |     0.003 |      37 |    <0.001 |    0 |  0.000 |       32 |     <0.001 |       3 |     0.000 |     32 |    0.003 |     0 |   0.000 |          0 |        0.000 |
|       i_controller                                                           |     0.002 |      37 |     0.001 |    0 |  0.000 |      512 |     <0.001 |     570 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_rvx_instance_0                                                     |     0.002 |      37 |     0.001 |    0 |  0.000 |      512 |     <0.001 |     570 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
+------------------------------------------------------------------------------+-----------+---------+-----------+------+--------+----------+------------+---------+-----------+--------+----------+-------+---------+------------+--------------+


