D:/HK211/CTMT/Project/RISCV/tb/Mux2_tb.v {1 {vlog -work work -stats=none D:/HK211/CTMT/Project/RISCV/tb/Mux2_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux2_tb

Top level modules:
	Mux2_tb

} {} {}} D:/HK211/CTMT/Project/RISCV/src/PC.v {1 {vlog -work work -stats=none D:/HK211/CTMT/Project/RISCV/src/PC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC

Top level modules:
	PC

<<<<<<< HEAD
} {} {}} D:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v
=======
} {} {}} D:/HK211/CTMT/Project/RISCV/sim/Mux2.v {1 {vlog -work work -stats=none D:/HK211/CTMT/Project/RISCV/sim/Mux2.v
>>>>>>> fbaec860760fb2a3a0bc9b74466a1463b651b62e
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux2

Top level modules:
	Mux2

<<<<<<< HEAD
} {} {}} D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ROMDecoder

Top level modules:
	ROMDecoder

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v {2 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ImmGen
** Warning: D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v(19): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v(20): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	ImmGen

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/src/add4.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/src/add4.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module add4

Top level modules:
	add4

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v
=======
} {} {}} D:/HK211/CTMT/Project/RISCV/src/Mux4.v {1 {vlog -work work -stats=none D:/HK211/CTMT/Project/RISCV/src/Mux4.v
>>>>>>> fbaec860760fb2a3a0bc9b74466a1463b651b62e
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux4

Top level modules:
	Mux4

<<<<<<< HEAD
} {} {}} D:/FPGA/CompurterAchitecture/RISCV/tb/PC_tb.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/tb/PC_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_tb

Top level modules:
	PC_tb

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ROMControl

Top level modules:
	ROMControl

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module branch_comp_tb

Top level modules:
	branch_comp_tb

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IMEM

Top level modules:
	IMEM

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module add4_tb

Top level modules:
	add4_tb

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ImmGen_tb

Top level modules:
	ImmGen_tb

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ROMControl_tb

Top level modules:
	ROMControl_tb

} {} {}} D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v {1 {vlog -work work -stats=none D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DMEM
=======
} {} {}} D:/HK211/CTMT/Project/RISCV/tb/PC_tb.v {1 {vlog -work work -stats=none D:/HK211/CTMT/Project/RISCV/tb/PC_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_tb
>>>>>>> fbaec860760fb2a3a0bc9b74466a1463b651b62e

Top level modules:
	PC_tb

} {} {}}
