// Seed: 2045020842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout tri1 id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  if (1)
    if (-1)
      if (1)
        if (-1) begin : LABEL_0
          wire id_9;
        end else assign id_6 = 1;
      else begin : LABEL_1
        logic id_10;
        ;
      end
  logic id_11;
  assign id_2 = id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_5,
      id_12,
      id_9,
      id_7
  );
  input wire id_1;
  wire [id_4 : -1] id_15;
  assign id_9 = id_6;
endmodule
