MIG: 19:57:07 : Running customizer.xit
MIG: 19:57:07 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 19:57:07 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0
MIG: 19:57:07 : synp_flow:  -- synthesis_mode: Other
MIG: 19:57:07 : outputDirectory: c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/_tmp/
MIG: 19:57:07 : vivado_mode: xpg_bd
MIG: 19:57:07 :  locked false  
MIG: 19:57:07 : HDL Language: Verilog
MIG: 19:57:07 : compInfo: false
MIG: 19:57:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:57:07 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 19:57:07 : I am in catch area
MIG: 19:57:07 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:45 : Prasad before: xmlPropertyPrj -- .prj
MIG: 20:27:45 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:27:45 : XML_INPUT_FILE: c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/mig_a.prj
MIG: 20:27:45 : Component_Name: Top_mig_7series_0_0
MIG: 20:27:45 : Moving tmp.ucf ...
MIG: 20:27:45 : Moving Top_mig_7series_0_0 ...
MIG: 20:27:45 : Moving Top_mig_7series_0_0.veo ...
MIG: 20:27:45 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:45 : Sending back 0
MIG: 20:27:47 : xml_input_file: mig_a.prj
MIG: 20:27:47 : Absolute path of xml_input_file: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_a.prj
MIG: 20:27:47 : xml_input_file: mig_a.prj
MIG: 20:27:47 : Absolute path of xml_input_file: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_a.prj
MIG: 20:27:47 : In updateAllModelParams
MIG: 20:27:47 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 20:27:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:27:47 : XGUI hdlLanguage: Verilog
MIG: 20:27:47 : xgui vivado_mode: xpg_bd
MIG: 20:27:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:27:47 : Reading C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/user_design/rtl/Top_mig_7series_0_0_mig.v ...
MIG: 20:27:49 : 1
MIG: 20:27:49 : Inside fn mem: DDR3
MIG: 20:27:49 : detect_uiclk: 100000000
MIG: 20:27:49 : cntrl:  memtype: DDR3
MIG: 20:27:49 : 800
MIG: 20:27:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:27:49 : 
MIG: 20:27:49 : 1
MIG: 20:27:49 : 100000000
MIG: 20:27:49 : 
MIG: 20:27:49 :  polarity_value: 1
MIG: 20:27:49 : 
MIG: 20:27:49 : 
MIG: 20:27:49 : cntrl:  memtype: DDR3
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:27:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:27:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:27:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:27:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:27:49 : 2
MIG: 20:27:49 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:27:49 : 16
MIG: 20:27:49 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:27:49 : 2
MIG: 20:27:49 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:27:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: ECC ==> OFF
MIG: 20:27:49 : 16
MIG: 20:27:49 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:27:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:27:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:27:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:27:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:27:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:27:49 : 15
MIG: 20:27:49 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:27:49 : 29
MIG: 20:27:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:27:49 : 0
MIG: 20:27:49 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:27:49 : 
MIG: 20:27:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:27:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:27:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 20:27:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:27:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 20:27:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:27:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:27:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:27:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:27:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:27:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:27:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:27:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:27:49 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 20:27:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:27:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:27:49 : 
MIG: 20:27:50 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:27:50 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:27:50 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:27:50 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 20:27:50 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 20:27:50 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:27:50 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:27:50 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:27:50 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:27:50 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:27:50 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:27:50 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:27:50 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:27:50 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:27:50 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:27:50 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 20:27:50 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 20:27:50 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 20:27:50 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:27:50 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:27:50 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 20:27:50 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 20:27:50 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:27:50 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:27:50 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:27:50 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:27:50 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:27:50 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0011
MIG: 20:27:50 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 20:27:50 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:27:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:27:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 20:27:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:27:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_000_3F7_2FF
MIG: 20:27:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_DBC_FFF_00B
MIG: 20:27:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_10
MIG: 20:27:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_11B_113_12A_11A_122_112_110_111_125_115_12B_114_100_124_101
MIG: 20:27:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h116_123_117
MIG: 20:27:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h119
MIG: 20:27:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:27:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_128
MIG: 20:27:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_118
MIG: 20:27:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:27:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h127
MIG: 20:27:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h103
MIG: 20:27:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 20:27:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h019_010_018_011_014_017_015_016
MIG: 20:27:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h004_006_002_007_003_009_001_005
MIG: 20:27:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_012
MIG: 20:27:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:27:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:27:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:27:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:27:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:27:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:27:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:27:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:27:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:27:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:27:50 :  Invalid Param: DDR3_ORDERING ==> "STRICT"
MIG: 20:27:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:27:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:27:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:27:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:27:50 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:27:50 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:27:50 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:27:50 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:27:50 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "TOP_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:27:50 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "TOP_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 20:27:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 20:27:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:27:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:27:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 20:27:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:27:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:27:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:27:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:27:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:27:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:27:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:27:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:27:50 : 4
MIG: 20:27:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:27:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 20:27:50 : 
MIG: 20:27:50 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:27:50 : 
MIG: 20:27:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 20:27:50 : 536870912
MIG: 20:27:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:27:50 : 29
MIG: 20:27:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:27:50 : 128
MIG: 20:27:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 20:27:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:27:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:27:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:27:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:27:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:27:50 : 
MIG: 20:27:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:27:50 : 
MIG: 20:27:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:27:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:27:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:27:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:27:51 : 
MIG: 20:27:51 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:27:51 : 
MIG: 20:27:51 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:27:51 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:27:51 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:27:51 : 
MIG: 20:27:51 : NONE
MIG: 20:27:51 : 
MIG: 20:27:51 : Same Interface
MIG: 20:43:20 : Running customizer.xit
MIG: 20:43:20 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:43:20 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0
MIG: 20:43:20 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:20 : outputDirectory: c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/_tmp/
MIG: 20:43:20 : vivado_mode: xpg_bd
MIG: 20:43:20 :  locked false  
MIG: 20:43:20 : HDL Language: Verilog
MIG: 20:43:20 : compInfo: false
MIG: 20:43:20 : Vivado Options xc7a200t fbg484 -2
MIG: 20:43:20 : 1: xc7a200t 2: fbg484 3: -2
MIG: 20:43:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:43:20 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:43:20 : I am in catch area
MIG: 20:43:20 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 20:45:37 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 20:45:37 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 20:45:37 : XML_INPUT_FILE: c:/Users/dr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9696-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/mig_b.prj
MIG: 20:45:37 : Component_Name: Top_mig_7series_0_0
MIG: 20:45:37 : Moving Top_mig_7series_0_0 ...
MIG: 20:45:37 : Moving Top_mig_7series_0_0.veo ...
MIG: 20:45:37 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 20:45:37 : Sending back 0
MIG: 20:45:39 : xml_input_file: mig_b.prj
MIG: 20:45:39 : Absolute path of xml_input_file: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 20:45:39 : xml_input_file: mig_b.prj
MIG: 20:45:39 : Absolute path of xml_input_file: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 20:45:39 : In updateAllModelParams
MIG: 20:45:39 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 20:45:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:45:39 : XGUI hdlLanguage: Verilog
MIG: 20:45:39 : xgui vivado_mode: xpg_bd
MIG: 20:45:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:45:40 : Reading C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/Top_mig_7series_0_0/user_design/rtl/Top_mig_7series_0_0_mig.v ...
MIG: 20:45:41 : 
MIG: 20:45:41 : Inside fn mem: DDR3
MIG: 20:45:41 : detect_uiclk: 100000000
MIG: 20:45:41 : cntrl:  memtype: DDR3
MIG: 20:45:41 : 
MIG: 20:45:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:45:41 : 
MIG: 20:45:41 : 
MIG: 20:45:41 : 
MIG: 20:45:41 : 
MIG: 20:45:41 :  polarity_value: 1
MIG: 20:45:41 : 
MIG: 20:45:41 : 
MIG: 20:45:42 : cntrl:  memtype: DDR3
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:45:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:45:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:45:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:45:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:45:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: ECC ==> OFF
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:45:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:45:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:45:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:45:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:45:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:45:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:45:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 20:45:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:45:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 20:45:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:45:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:45:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:45:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:45:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:45:42 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:45:42 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:45:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:45:42 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 20:45:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:45:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:45:42 : 
MIG: 20:45:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:45:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:45:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:45:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 20:45:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 20:45:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:45:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:45:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:45:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:45:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:45:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:45:42 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:45:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:45:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:45:42 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:45:42 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 20:45:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:45:42 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 20:45:42 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 20:45:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:45:42 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:45:42 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 20:45:42 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 20:45:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:45:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:45:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:45:42 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:45:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:45:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:45:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0011
MIG: 20:45:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 20:45:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:45:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:45:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:45:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 20:45:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:45:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:45:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:45:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:45:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_000_3F7_2FF
MIG: 20:45:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_DBC_FFF_00B
MIG: 20:45:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_10
MIG: 20:45:43 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_11B_113_12A_11A_122_112_110_111_125_115_12B_114_100_124_101
MIG: 20:45:43 :  Invalid Param: DDR3_BANK_MAP ==> 36'h116_123_117
MIG: 20:45:43 :  Invalid Param: DDR3_CAS_MAP ==> 12'h119
MIG: 20:45:43 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:45:43 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_128
MIG: 20:45:43 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_118
MIG: 20:45:43 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:45:43 :  Invalid Param: DDR3_RAS_MAP ==> 12'h127
MIG: 20:45:43 :  Invalid Param: DDR3_WE_MAP ==> 12'h103
MIG: 20:45:43 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 20:45:43 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h019_010_018_011_014_017_015_016
MIG: 20:45:43 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h004_006_002_007_003_009_001_005
MIG: 20:45:43 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_012
MIG: 20:45:43 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:45:43 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:45:43 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:45:43 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:45:43 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:45:43 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:45:43 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:45:43 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:45:43 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:45:43 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:45:43 :  Invalid Param: DDR3_ORDERING ==> "STRICT"
MIG: 20:45:43 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:45:43 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:45:43 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:45:43 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:45:43 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:45:43 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:45:43 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:45:43 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:45:43 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "TOP_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:45:43 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "TOP_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 20:45:43 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 20:45:43 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:45:43 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:45:43 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 20:45:43 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:45:43 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:45:43 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:45:43 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:45:43 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:45:43 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:45:43 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:45:43 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:45:43 : 
MIG: 20:45:43 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:45:43 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 20:45:43 : 
MIG: 20:45:43 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:45:43 : 
MIG: 20:45:43 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 20:45:43 : 
MIG: 20:45:43 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:45:43 : 
MIG: 20:45:43 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:45:43 : 64
MIG: 20:45:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:45:43 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:45:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:45:43 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:45:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:45:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:45:43 : 
MIG: 20:45:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:45:43 : 
MIG: 20:45:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:45:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:45:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:45:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:45:43 : 
MIG: 20:45:43 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:45:43 : 
MIG: 20:45:43 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:45:43 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:45:43 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:45:43 : 
MIG: 20:45:43 : 
MIG: 20:45:43 : 
MIG: 20:45:43 : Same Interface
MIG: 21:28:29 : Running synthesis.xit
MIG: 21:28:29 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:28:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:28:29 : Running vlog_synth_rpr.xit
MIG: 21:28:30 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:28:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:28:30 : Running simulation.xit
MIG: 21:28:30 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:28:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:28:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:28:31 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:28:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:28:31 : Running implementation.xit
MIG: 21:28:31 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:28:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:05:40 : Running synthesis.xit
MIG: 21:05:40 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:40 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0
MIG: 21:05:40 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:40 : outputDirectory: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/_tmp/
MIG: 21:05:40 : vivado_mode: xpg_bd
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 1
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 : isPortInterface: 0
MIG: 21:05:41 :  locked false  
MIG: 21:05:41 : HDL Language: Verilog
MIG: 21:05:41 : compInfo: false
MIG: 21:05:41 : Vivado Options xc7a200t fbg484 -2
MIG: 21:05:41 : 1: xc7a200t 2: fbg484 3: -2
MIG: 21:05:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:05:41 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 21:05:41 : I am in catch area
MIG: 21:05:41 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:57 : XML_INPUT_FILE: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 21:05:57 : Component_Name: Top_mig_7series_0_0
MIG: 21:05:57 : Moving Top_mig_7series_0_0 ...
MIG: 21:05:57 : Moving Top_mig_7series_0_0.veo ...
MIG: 21:05:57 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:58 : Running vlog_synth_rpr.xit
MIG: 21:05:58 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:05:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:05:58 : Running simulation.xit
MIG: 21:05:58 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:58 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0
MIG: 21:05:58 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:58 : outputDirectory: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/_tmp/
MIG: 21:05:58 : vivado_mode: xpg_bd
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 1
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 : isPortInterface: 0
MIG: 21:06:00 :  locked false  
MIG: 21:06:00 : HDL Language: Verilog
MIG: 21:06:00 : compInfo: false
MIG: 21:06:00 : Vivado Options xc7a200t fbg484 -2
MIG: 21:06:00 : 1: xc7a200t 2: fbg484 3: -2
MIG: 21:06:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:06:00 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 21:06:00 : I am in catch area
MIG: 21:06:00 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 21:06:15 : XML_INPUT_FILE: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 21:06:15 : Component_Name: Top_mig_7series_0_0
MIG: 21:06:15 : Moving Top_mig_7series_0_0 ...
MIG: 21:06:15 : Moving Top_mig_7series_0_0.veo ...
MIG: 21:06:15 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 21:06:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:06:15 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:06:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:06:16 : Running implementation.xit
MIG: 21:06:16 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:06:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:43:09 : xml_input_file: mig_b.prj
MIG: 21:43:10 : Absolute path of xml_input_file: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 21:43:10 : xml_input_file: mig_b.prj
MIG: 21:43:10 : Absolute path of xml_input_file: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 21:53:53 : Running synthesis.xit
MIG: 21:53:53 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:53:53 : ERR:     <SysResetPolarity>ACTIVE LOW</SysResetPolarity> <==>     <SysResetPolarity>ACTIVE HIGH</SysResetPolarity> 
MIG: 21:53:53 : ################# RUNNING MIG BATCH ###################
MIG: 21:53:53 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0
MIG: 21:53:53 : synp_flow:  -- synthesis_mode: Other
MIG: 21:53:53 : outputDirectory: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/_tmp/
MIG: 21:53:53 : vivado_mode: xpg_bd
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:53 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 1
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 : isPortInterface: 0
MIG: 21:53:54 :  locked false  
MIG: 21:53:54 : HDL Language: Verilog
MIG: 21:53:54 : compInfo: false
MIG: 21:53:54 : Vivado Options xc7a200t fbg484 -2
MIG: 21:53:54 : 1: xc7a200t 2: fbg484 3: -2
MIG: 21:53:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:53:54 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 21:53:54 : I am in catch area
MIG: 21:53:54 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 21:54:08 : XML_INPUT_FILE: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 21:54:08 : Component_Name: Top_mig_7series_0_0
MIG: 21:54:08 : Moving Top_mig_7series_0_0 ...
MIG: 21:54:08 : Moving Top_mig_7series_0_0.veo ...
MIG: 21:54:08 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 21:54:08 : Running vlog_synth_rpr.xit
MIG: 21:54:08 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:54:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:54:09 : Running simulation.xit
MIG: 21:54:09 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:54:09 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:54:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:54:09 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:54:09 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:54:10 : Running implementation.xit
MIG: 21:54:10 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 21:54:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:51:42 : xml_input_file: mig_b.prj
MIG: 23:51:42 : Absolute path of xml_input_file: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 23:51:43 : xml_input_file: mig_b.prj
MIG: 23:51:43 : Absolute path of xml_input_file: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 14:32:45 : Running synthesis.xit
MIG: 14:32:45 : ################# RUNNING MIG BATCH ###################
MIG: 14:32:45 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0
MIG: 14:32:45 : synp_flow:  -- synthesis_mode: Other
MIG: 14:32:45 : outputDirectory: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/_tmp/
MIG: 14:32:45 : vivado_mode: xpg_bd
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:45 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:46 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 1
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 : isPortInterface: 0
MIG: 14:32:47 :  locked false  
MIG: 14:32:47 : HDL Language: Verilog
MIG: 14:32:47 : compInfo: false
MIG: 14:32:47 : Vivado Options xc7a200t fbg484 -2
MIG: 14:32:47 : 1: xc7a200t 2: fbg484 3: -2
MIG: 14:32:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:32:48 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:32:48 : I am in catch area
MIG: 14:32:48 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 14:33:12 : XML_INPUT_FILE: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 14:33:12 : Component_Name: Top_mig_7series_0_0
MIG: 14:33:12 : Moving Top_mig_7series_0_0 ...
MIG: 14:33:12 : Moving Top_mig_7series_0_0.veo ...
MIG: 14:33:12 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 14:33:13 : Running vlog_synth_rpr.xit
MIG: 14:33:13 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 14:33:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:33:14 : Running simulation.xit
MIG: 14:33:14 : ################# RUNNING MIG BATCH ###################
MIG: 14:33:14 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0
MIG: 14:33:14 : synp_flow:  -- synthesis_mode: Other
MIG: 14:33:14 : outputDirectory: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/_tmp/
MIG: 14:33:14 : vivado_mode: xpg_bd
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:14 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 1
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 : isPortInterface: 0
MIG: 14:33:15 :  locked false  
MIG: 14:33:15 : HDL Language: Verilog
MIG: 14:33:15 : compInfo: false
MIG: 14:33:15 : Vivado Options xc7a200t fbg484 -2
MIG: 14:33:16 : 1: xc7a200t 2: fbg484 3: -2
MIG: 14:33:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:33:16 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:33:16 : I am in catch area
MIG: 14:33:16 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 14:33:36 : XML_INPUT_FILE: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 14:33:36 : Component_Name: Top_mig_7series_0_0
MIG: 14:33:36 : Moving Top_mig_7series_0_0 ...
MIG: 14:33:36 : Moving Top_mig_7series_0_0.veo ...
MIG: 14:33:36 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 14:33:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:33:37 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 14:33:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:33:38 : Running implementation.xit
MIG: 14:33:38 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 14:33:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:41:28 : Running synthesis.xit
MIG: 14:41:28 : ################# RUNNING MIG BATCH ###################
MIG: 14:41:28 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0
MIG: 14:41:28 : synp_flow:  -- synthesis_mode: Other
MIG: 14:41:28 : outputDirectory: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/_tmp/
MIG: 14:41:28 : vivado_mode: xpg_bd
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:28 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:29 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 1
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 : isPortInterface: 0
MIG: 14:41:30 :  locked false  
MIG: 14:41:30 : HDL Language: Verilog
MIG: 14:41:30 : compInfo: false
MIG: 14:41:30 : Vivado Options xc7a200t fbg484 -2
MIG: 14:41:30 : 1: xc7a200t 2: fbg484 3: -2
MIG: 14:41:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:41:30 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:41:31 : I am in catch area
MIG: 14:41:31 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 14:41:51 : XML_INPUT_FILE: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 14:41:51 : Component_Name: Top_mig_7series_0_0
MIG: 14:41:51 : Moving Top_mig_7series_0_0 ...
MIG: 14:41:51 : Moving Top_mig_7series_0_0.veo ...
MIG: 14:41:51 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 14:41:52 : Running vlog_synth_rpr.xit
MIG: 14:41:52 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 14:41:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:41:53 : Running simulation.xit
MIG: 14:41:53 : ################# RUNNING MIG BATCH ###################
MIG: 14:41:53 : Writing IN file for 'Top_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0
MIG: 14:41:53 : synp_flow:  -- synthesis_mode: Other
MIG: 14:41:53 : outputDirectory: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/_tmp/
MIG: 14:41:53 : vivado_mode: xpg_bd
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:53 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:54 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:55 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 1
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 : isPortInterface: 0
MIG: 14:41:56 :  locked false  
MIG: 14:41:56 : HDL Language: Verilog
MIG: 14:41:56 : compInfo: false
MIG: 14:41:56 : Vivado Options xc7a200t fbg484 -2
MIG: 14:41:56 : 1: xc7a200t 2: fbg484 3: -2
MIG: 14:41:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:41:56 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:41:56 : I am in catch area
MIG: 14:41:56 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/xil_txt.out ... 
MIG: 14:42:17 : XML_INPUT_FILE: c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj
MIG: 14:42:17 : Component_Name: Top_mig_7series_0_0
MIG: 14:42:17 : Moving Top_mig_7series_0_0 ...
MIG: 14:42:17 : Moving Top_mig_7series_0_0.veo ...
MIG: 14:42:17 : Moving Top_mig_7series_0_0_xmdf.tcl ...
MIG: 14:42:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:42:18 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 14:42:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:42:19 : Running implementation.xit
MIG: 14:42:19 : IGN:     <ModuleName>Top_mig_7series_0_0</ModuleName> <==>     <ModuleName>Top_mig_7series_0_0</ModuleName> 
MIG: 14:42:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
