{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647024942986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647024942986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 11:55:42 2022 " "Processing started: Fri Mar 11 11:55:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647024942986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024942986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_8 -c IT_LAB_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_8 -c IT_LAB_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024942986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647024943562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647024943562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_8/source/it_lab_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_8/source/it_lab_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IT_LAB_8 " "Found entity 1: IT_LAB_8" {  } { { "../source/IT_LAB_8.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/platform_des_lab_8.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/platform_des_lab_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8 " "Found entity 1: PLATFORM_DES_LAB_8" {  } { { "PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0 " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953056 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_demux " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_demux" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_mux " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_mux" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953078 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953078 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953078 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953078 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647024953078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647024953094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953110 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647024953110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647024953110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_router_002_default_decode " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_router_002_default_decode" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953110 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLATFORM_DES_LAB_8_mm_interconnect_0_router_002 " "Found entity 2: PLATFORM_DES_LAB_8_mm_interconnect_0_router_002" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647024953110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647024953110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_router_001_default_decode " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_router_001_default_decode" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953110 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLATFORM_DES_LAB_8_mm_interconnect_0_router_001 " "Found entity 2: PLATFORM_DES_LAB_8_mm_interconnect_0_router_001" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_mm_interconnect_0_router_default_decode " "Found entity 1: PLATFORM_DES_LAB_8_mm_interconnect_0_router_default_decode" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953126 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLATFORM_DES_LAB_8_mm_interconnect_0_router " "Found entity 2: PLATFORM_DES_LAB_8_mm_interconnect_0_router" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_pll_0 " "Found entity 1: PLATFORM_DES_LAB_8_pll_0" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pll_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_pio_0 " "Found entity 1: PLATFORM_DES_LAB_8_pio_0" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pio_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module " "Found entity 1: PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLATFORM_DES_LAB_8_new_sdram_controller_0 " "Found entity 2: PLATFORM_DES_LAB_8_new_sdram_controller_0" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_master_0 " "Found entity 1: PLATFORM_DES_LAB_8_master_0" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_master_0_p2b_adapter " "Found entity 1: PLATFORM_DES_LAB_8_master_0_p2b_adapter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_p2b_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_master_0_b2p_adapter " "Found entity 1: PLATFORM_DES_LAB_8_master_0_b2p_adapter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/platform_des_lab_8_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/platform_des_lab_8_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLATFORM_DES_LAB_8_master_0_timing_adt " "Found entity 1: PLATFORM_DES_LAB_8_master_0_timing_adt" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_timing_adt.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file platform_des_lab_8/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_des_lab_8/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_des_lab_8/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024953174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024953174 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PLATFORM_DES_LAB_8_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at PLATFORM_DES_LAB_8_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1647024953190 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PLATFORM_DES_LAB_8_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at PLATFORM_DES_LAB_8_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1647024953190 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PLATFORM_DES_LAB_8_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at PLATFORM_DES_LAB_8_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1647024953190 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PLATFORM_DES_LAB_8_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at PLATFORM_DES_LAB_8_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1647024953190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IT_LAB_8 " "Elaborating entity \"IT_LAB_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647024953288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8 PLATFORM_DES_LAB_8:u0 " "Elaborating entity \"PLATFORM_DES_LAB_8\" for hierarchy \"PLATFORM_DES_LAB_8:u0\"" {  } { { "../source/IT_LAB_8.sv" "u0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024953329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_master_0 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0 " "Elaborating entity \"PLATFORM_DES_LAB_8_master_0\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" "master_0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024953352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024953375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024953388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024953423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024953443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024953444 ""}  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647024953444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024953444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024953458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024954894 ""}  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647024954894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024954977 ""}  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647024954977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024954995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_master_0_timing_adt PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|PLATFORM_DES_LAB_8_master_0_timing_adt:timing_adt " "Elaborating entity \"PLATFORM_DES_LAB_8_master_0_timing_adt\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|PLATFORM_DES_LAB_8_master_0_timing_adt:timing_adt\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "timing_adt" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready PLATFORM_DES_LAB_8_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at PLATFORM_DES_LAB_8_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_timing_adt.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647024955106 "|IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|PLATFORM_DES_LAB_8_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "fifo" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "b2p" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "p2b" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "transacto" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_master_0_b2p_adapter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|PLATFORM_DES_LAB_8_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"PLATFORM_DES_LAB_8_master_0_b2p_adapter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|PLATFORM_DES_LAB_8_master_0_b2p_adapter:b2p_adapter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "b2p_adapter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647024955249 "|IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|PLATFORM_DES_LAB_8_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647024955249 "|IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|PLATFORM_DES_LAB_8_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_master_0_p2b_adapter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|PLATFORM_DES_LAB_8_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"PLATFORM_DES_LAB_8_master_0_p2b_adapter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|PLATFORM_DES_LAB_8_master_0_p2b_adapter:p2b_adapter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "p2b_adapter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" "rst_controller" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_new_sdram_controller_0 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"PLATFORM_DES_LAB_8_new_sdram_controller_0\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" "new_sdram_controller_0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0\|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0\|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" "the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_pio_0 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pio_0:pio_0 " "Elaborating entity \"PLATFORM_DES_LAB_8_pio_0\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pio_0:pio_0\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" "pio_0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_pll_0 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pll_0:pll_0 " "Elaborating entity \"PLATFORM_DES_LAB_8_pll_0\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pll_0:pll_0\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" "pll_0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pll_0.v" "altera_pll_i" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955514 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1647024955530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pll_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 -2972 ps " "Parameter \"phase_shift0\" = \"-2972 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024955558 ""}  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pll_0.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647024955558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" "mm_interconnect_0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "pio_0_s1_agent" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024955995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_router PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router:router " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_router\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router:router\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "router" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_router_default_decode PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router:router\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_router_default_decode\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router:router\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_router_001 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_router_001\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_001:router_001\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "router_001" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_router_001_default_decode PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_001:router_001\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_router_001_default_decode\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_001:router_001\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_router_002 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_router_002\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_002:router_002\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "router_002" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_router_002_default_decode PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_002:router_002\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_router_002_default_decode\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_002:router_002\|PLATFORM_DES_LAB_8_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_mux PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_mux\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_demux PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_demux\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "new_sdram_controller_0_s1_rsp_width_adapter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647024956421 "|IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647024956421 "|IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647024956421 "|IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "new_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/submodules/PLATFORM_DES_LAB_8_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller PLATFORM_DES_LAB_8:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"PLATFORM_DES_LAB_8:u0\|altera_reset_controller:rst_controller\"" {  } { { "PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" "rst_controller" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/PLATFORM_DES_LAB_8/synthesis/PLATFORM_DES_LAB_8.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024956582 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647024957566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.11.11:56:01 Progress: Loading sld8436db37/alt_sld_fab_wrapper_hw.tcl " "2022.03.11.11:56:01 Progress: Loading sld8436db37/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024961903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024965132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024965250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024968784 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024968941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024969062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024969208 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024969221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024969235 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647024969972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8436db37/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8436db37/alt_sld_fab.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/ip/sld8436db37/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024970228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024970228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024970309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024970309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024970324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024970324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024970389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024970389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024970485 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024970485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024970485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024970546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024970546 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647024973692 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647024973692 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647024973692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024974029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974029 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647024974029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024974121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024974121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024974188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"PLATFORM_DES_LAB_8:u0\|PLATFORM_DES_LAB_8_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647024974188 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647024974188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647024974238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024974238 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647024974638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../source/IT_LAB_8.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647024975596 "|IT_LAB_8|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647024975596 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024975725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "340 " "340 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647024977063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024977266 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/IT_LAB_8.map.smsg " "Generated suppressed messages file C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/IT_LAB_8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024977882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647024979132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647024979132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../source/IT_LAB_8.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647024979710 "|IT_LAB_8|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../source/IT_LAB_8.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647024979710 "|IT_LAB_8|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../source/IT_LAB_8.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647024979710 "|IT_LAB_8|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../source/IT_LAB_8.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647024979710 "|IT_LAB_8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../source/IT_LAB_8.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647024979710 "|IT_LAB_8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../source/IT_LAB_8.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/source/IT_LAB_8.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647024979710 "|IT_LAB_8|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647024979710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1663 " "Implemented 1663 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647024979710 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647024979710 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647024979710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1575 " "Implemented 1575 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647024979710 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647024979710 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1647024979710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647024979710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647024979768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 11:56:19 2022 " "Processing ended: Fri Mar 11 11:56:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647024979768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647024979768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647024979768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647024979768 ""}
