# Verification-of-LC3

1. Developed interface packages, and implemented Bus Functional Model logics for driver, monitor and scoreboard components for IP level verification of Decode stage in a five-stage pipeline in a RISC machine. 
2. Implemented system-level environment comprising of sub-environments of all 5 stages for SoC verification