Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 14:49:01 2022
| Host         : laptopENVY running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation
| Design       : soc
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1583)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4556)
5. checking no_input_delay (67)
6. checking no_output_delay (138)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1583)
---------------------------
 There are 1583 register/latch pins with no clock driven by root clock pin: PCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4556)
---------------------------------------------------
 There are 4556 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (138)
---------------------------------
 There are 138 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4694          inf        0.000                      0                 4694           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4694 Endpoints
Min Delay          4694 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[1][0][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.092ns  (logic 2.045ns (15.620%)  route 11.047ns (84.380%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.571     9.275    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.153     9.428 r  picorv32_inst00/state_in[1][0][31]_i_1/O
                         net (fo=32, routed)          3.665    13.092    APB_xoodyak_inst00/state_in_reg[1][0][31]_0[0]
    SLICE_X46Y97         FDCE                                         r  APB_xoodyak_inst00/state_in_reg[1][0][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[1][0][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.092ns  (logic 2.045ns (15.620%)  route 11.047ns (84.380%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.571     9.275    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.153     9.428 r  picorv32_inst00/state_in[1][0][31]_i_1/O
                         net (fo=32, routed)          3.665    13.092    APB_xoodyak_inst00/state_in_reg[1][0][31]_0[0]
    SLICE_X46Y97         FDCE                                         r  APB_xoodyak_inst00/state_in_reg[1][0][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[2][1][22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.832ns  (logic 2.009ns (15.656%)  route 10.823ns (84.344%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.102     8.806    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.117     8.923 r  picorv32_inst00/state_in[2][1][31]_i_1/O
                         net (fo=32, routed)          3.909    12.832    APB_xoodyak_inst00/state_in_reg[2][1][0]_0[0]
    SLICE_X46Y101        FDCE                                         r  APB_xoodyak_inst00/state_in_reg[2][1][22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[2][1][24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.832ns  (logic 2.009ns (15.656%)  route 10.823ns (84.344%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.102     8.806    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.117     8.923 r  picorv32_inst00/state_in[2][1][31]_i_1/O
                         net (fo=32, routed)          3.909    12.832    APB_xoodyak_inst00/state_in_reg[2][1][0]_0[0]
    SLICE_X46Y101        FDCE                                         r  APB_xoodyak_inst00/state_in_reg[2][1][24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[2][1][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.823ns  (logic 2.009ns (15.667%)  route 10.814ns (84.333%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.102     8.806    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.117     8.923 r  picorv32_inst00/state_in[2][1][31]_i_1/O
                         net (fo=32, routed)          3.900    12.823    APB_xoodyak_inst00/state_in_reg[2][1][0]_0[0]
    SLICE_X45Y99         FDCE                                         r  APB_xoodyak_inst00/state_in_reg[2][1][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[2][1][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.823ns  (logic 2.009ns (15.667%)  route 10.814ns (84.333%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.102     8.806    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.117     8.923 r  picorv32_inst00/state_in[2][1][31]_i_1/O
                         net (fo=32, routed)          3.900    12.823    APB_xoodyak_inst00/state_in_reg[2][1][0]_0[0]
    SLICE_X45Y99         FDCE                                         r  APB_xoodyak_inst00/state_in_reg[2][1][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[1][0][14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.735ns  (logic 2.045ns (16.058%)  route 10.690ns (83.942%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.571     9.275    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.153     9.428 r  picorv32_inst00/state_in[1][0][31]_i_1/O
                         net (fo=32, routed)          3.307    12.735    APB_xoodyak_inst00/state_in_reg[1][0][31]_0[0]
    SLICE_X48Y103        FDCE                                         r  APB_xoodyak_inst00/state_in_reg[1][0][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[1][0][25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.735ns  (logic 2.045ns (16.058%)  route 10.690ns (83.942%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.571     9.275    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.153     9.428 r  picorv32_inst00/state_in[1][0][31]_i_1/O
                         net (fo=32, routed)          3.307    12.735    APB_xoodyak_inst00/state_in_reg[1][0][31]_0[0]
    SLICE_X48Y103        FDCE                                         r  APB_xoodyak_inst00/state_in_reg[1][0][25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[1][0][26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.735ns  (logic 2.045ns (16.058%)  route 10.690ns (83.942%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.571     9.275    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.153     9.428 r  picorv32_inst00/state_in[1][0][31]_i_1/O
                         net (fo=32, routed)          3.307    12.735    APB_xoodyak_inst00/state_in_reg[1][0][31]_0[0]
    SLICE_X48Y103        FDCE                                         r  APB_xoodyak_inst00/state_in_reg[1][0][26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            APB_xoodyak_inst00/state_in_reg[2][2][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.648ns  (logic 2.016ns (15.939%)  route 10.632ns (84.061%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  picorv32_inst00/mem_addr_reg[17]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  picorv32_inst00/mem_addr_reg[17]/Q
                         net (fo=5, routed)           1.004     1.460    picorv32_inst00/Q[15]
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.146     1.606 f  picorv32_inst00/PSELx_mem_INST_0_i_4/O
                         net (fo=10, routed)          1.063     2.669    picorv32_inst00/PSELx_mem_INST_0_i_4_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.328     2.997 r  picorv32_inst00/read_ack_i_5/O
                         net (fo=5, routed)           1.002     3.999    picorv32_inst00/read_ack_i_5_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.152     4.151 r  picorv32_inst00/read_ack_i_3/O
                         net (fo=3, routed)           0.786     4.937    picorv32_inst00/apb_bus_inst00/p_14_in
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.326     5.263 r  picorv32_inst00/read_ack_i_2/O
                         net (fo=4, routed)           0.826     6.089    picorv32_inst00/APB_xoodyak_inst00/p_2_in
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.152     6.241 r  picorv32_inst00/write_ack_i_1__0/O
                         net (fo=2, routed)           1.130     7.372    picorv32_inst00/load_reg_write_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.332     7.704 r  picorv32_inst00/cr[7]_i_2/O
                         net (fo=14, routed)          1.357     9.061    picorv32_inst00/cr[7]_i_2_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     9.185 r  picorv32_inst00/state_in[2][2][31]_i_1/O
                         net (fo=32, routed)          3.464    12.648    APB_xoodyak_inst00/state_in_reg[2][2][31]_0[0]
    SLICE_X42Y100        FDCE                                         r  APB_xoodyak_inst00/state_in_reg[2][2][23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 picorv32_inst00/decoded_rd_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            picorv32_inst00/latched_rd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.843%)  route 0.105ns (45.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE                         0.000     0.000 r  picorv32_inst00/decoded_rd_reg[1]/C
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  picorv32_inst00/decoded_rd_reg[1]/Q
                         net (fo=1, routed)           0.105     0.233    picorv32_inst00/decoded_rd[1]
    SLICE_X38Y79         FDRE                                         r  picorv32_inst00/latched_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 APB_xoodyak_inst00/state_in_reg[1][2][29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][2][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDCE                         0.000     0.000 r  APB_xoodyak_inst00/state_in_reg[1][2][29]/C
    SLICE_X28Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  APB_xoodyak_inst00/state_in_reg[1][2][29]/Q
                         net (fo=1, routed)           0.051     0.192    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][2][31]_0[29]
    SLICE_X29Y106        LUT4 (Prop_lut4_I3_O)        0.045     0.237 r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[1][2][29]_i_1/O
                         net (fo=1, routed)           0.000     0.237    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[1][2]_17[29]
    SLICE_X29Y106        FDCE                                         r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][2][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 APB_xoodyak_inst00/state_in_reg[1][3][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE                         0.000     0.000 r  APB_xoodyak_inst00/state_in_reg[1][3][3]/C
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  APB_xoodyak_inst00/state_in_reg[1][3][3]/Q
                         net (fo=1, routed)           0.051     0.192    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][3][31]_0[3]
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.237 r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[1][3][3]_i_1/O
                         net (fo=1, routed)           0.000     0.237    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[1][3]_16[3]
    SLICE_X45Y100        FDCE                                         r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 picorv32_inst00/decoded_rd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            picorv32_inst00/latched_rd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE                         0.000     0.000 r  picorv32_inst00/decoded_rd_reg[0]/C
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  picorv32_inst00/decoded_rd_reg[0]/Q
                         net (fo=1, routed)           0.101     0.242    picorv32_inst00/decoded_rd[0]
    SLICE_X38Y79         FDRE                                         r  picorv32_inst00/latched_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 APB_xoodyak_inst00/xoodoo_permute_inst00/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[0][0][12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.184%)  route 0.115ns (44.816%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDPE                         0.000     0.000 r  APB_xoodyak_inst00/xoodoo_permute_inst00/FSM_sequential_state_reg[1]_inv/C
    SLICE_X37Y94         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  APB_xoodyak_inst00/xoodoo_permute_inst00/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=779, routed)         0.115     0.256    APB_xoodyak_inst00/xoodoo_permute_inst00/state[1]
    SLICE_X36Y94         FDCE                                         r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[0][0][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 APB_xoodyak_inst00/xoodoo_permute_inst00/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[0][1][12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.184%)  route 0.115ns (44.816%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDPE                         0.000     0.000 r  APB_xoodyak_inst00/xoodoo_permute_inst00/FSM_sequential_state_reg[1]_inv/C
    SLICE_X37Y94         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  APB_xoodyak_inst00/xoodoo_permute_inst00/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=779, routed)         0.115     0.256    APB_xoodyak_inst00/xoodoo_permute_inst00/state[1]
    SLICE_X36Y94         FDCE                                         r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[0][1][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 APB_xoodyak_inst00/state_in_reg[1][0][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDCE                         0.000     0.000 r  APB_xoodyak_inst00/state_in_reg[1][0][8]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  APB_xoodyak_inst00/state_in_reg[1][0][8]/Q
                         net (fo=1, routed)           0.049     0.213    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][0][31]_0[8]
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[1][0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.258    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[1][0]_12[8]
    SLICE_X31Y106        FDCE                                         r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 APB_xoodyak_inst00/state_in_reg[1][1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE                         0.000     0.000 r  APB_xoodyak_inst00/state_in_reg[1][1][1]/C
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  APB_xoodyak_inst00/state_in_reg[1][1][1]/Q
                         net (fo=1, routed)           0.049     0.213    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][1][31]_0[1]
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[1][1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.258    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[1][1]_18[1]
    SLICE_X33Y95         FDCE                                         r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[1][1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 APB_xoodyak_inst00/state_in_reg[2][1][11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[2][1][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE                         0.000     0.000 r  APB_xoodyak_inst00/state_in_reg[2][1][11]/C
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  APB_xoodyak_inst00/state_in_reg[2][1][11]/Q
                         net (fo=1, routed)           0.049     0.213    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[2][1][31]_0[11]
    SLICE_X35Y97         LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[2][1][11]_i_1/O
                         net (fo=1, routed)           0.000     0.258    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[2][1]_14[11]
    SLICE_X35Y97         FDCE                                         r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[2][1][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 APB_xoodyak_inst00/state_in_reg[0][0][11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[0][0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDCE                         0.000     0.000 r  APB_xoodyak_inst00/state_in_reg[0][0][11]/C
    SLICE_X32Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  APB_xoodyak_inst00/state_in_reg[0][0][11]/Q
                         net (fo=1, routed)           0.050     0.214    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[0][0][31]_0[11]
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.259 r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[0][0][11]_i_1/O
                         net (fo=1, routed)           0.000     0.259    APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i[0][0]0_in[11]
    SLICE_X33Y93         FDCE                                         r  APB_xoodyak_inst00/xoodoo_permute_inst00/state_in_i_reg[0][0][11]/D
  -------------------------------------------------------------------    -------------------





