INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_1/lab8_homework_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_counter_binary_0
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_1/lab8_homework_1.srcs/sim_1/imports/lab6/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_1/lab8_homework_1.srcs/sources_1/new/BCDCounter_2Digits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDCounter_2Digits_tb
