#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 29 14:09:47 2022
# Process ID: 19532
# Current directory: P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1
# Command line: vivado.exe -log FlySongSRAM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FlySongSRAM.tcl
# Log file: P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1/FlySongSRAM.vds
# Journal file: P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FlySongSRAM.tcl -notrace
Command: synth_design -top FlySongSRAM -part xc7a15tftg256-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'div_gen_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_0' (customized with software release 2017.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'mult_gen_0' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult_gen_0' (customized with software release 2017.1) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17364 
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/TMP06.v:164]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 715.453 ; gain = 182.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FlySongSRAM' [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:145]
	Parameter YEAR bound to: 16'b0000011111100110 
	Parameter DATE bound to: 16'b0000001100111000 
	Parameter FIFOLEN bound to: 16'b1000000000000000 
	Parameter LEDFIFOLEN bound to: 16'b0000000111111111 
	Parameter LEDstart bound to: 2'b00 
	Parameter LEDwait bound to: 2'b01 
	Parameter LEDnext bound to: 2'b10 
	Parameter LEDend bound to: 2'b11 
	Parameter adcidle bound to: 5'b00000 
	Parameter adcstart bound to: 5'b00001 
	Parameter adcwait bound to: 5'b00010 
	Parameter adctimer bound to: 5'b00011 
	Parameter adcsave bound to: 5'b00100 
	Parameter adcLED0 bound to: 5'b00101 
	Parameter adcLED1 bound to: 5'b00110 
	Parameter adctmpch bound to: 5'b00111 
	Parameter adctmp bound to: 5'b01000 
	Parameter adcdummy bound to: 5'b01001 
	Parameter wr1 bound to: 5'b01010 
	Parameter wr2 bound to: 5'b01011 
	Parameter wr3 bound to: 5'b01100 
	Parameter wr4 bound to: 5'b10000 
	Parameter adcwaitrd bound to: 5'b01101 
	Parameter ram2fifo1 bound to: 5'b01110 
	Parameter ram2fifo2 bound to: 5'b01111 
	Parameter latchtemp bound to: 3'b000 
	Parameter zero bound to: 3'b001 
	Parameter ch bound to: 3'b010 
	Parameter hiCntsHOW bound to: 3'b011 
	Parameter hiCntsLOW bound to: 3'b100 
	Parameter loCntsHOW bound to: 3'b101 
	Parameter loCntsLOW bound to: 3'b110 
	Parameter po_idle bound to: 4'b0000 
	Parameter po_ram2fifo bound to: 4'b0001 
	Parameter po_rd1 bound to: 4'b0010 
	Parameter po_rd2 bound to: 4'b0011 
	Parameter po_rd3 bound to: 4'b0100 
	Parameter po_send bound to: 4'b0101 
	Parameter po_wait bound to: 4'b0110 
	Parameter po_start bound to: 4'b0111 
	Parameter po_end bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:794]
INFO: [Synth 8-155] case statement is not full and has no default [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:872]
INFO: [Synth 8-155] case statement is not full and has no default [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:1003]
INFO: [Synth 8-6157] synthesizing module 'SPI' [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/SPI.v:12]
	Parameter idle bound to: 3'b000 
	Parameter starthi bound to: 3'b001 
	Parameter startlo bound to: 3'b010 
	Parameter waitcnv bound to: 3'b011 
	Parameter data bound to: 3'b100 
	Parameter stop bound to: 3'b101 
	Parameter holdclk bound to: 3'b110 
	Parameter extra_1 bound to: 3'b111 
WARNING: [Synth 8-3848] Net tp in module/entity SPI does not have driver. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/SPI.v:24]
INFO: [Synth 8-6155] done synthesizing module 'SPI' (1#1) [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/SPI.v:12]
INFO: [Synth 8-6157] synthesizing module 'TMP06' [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/TMP06.v:13]
	Parameter idle bound to: 4'b0000 
	Parameter cnvbeg bound to: 4'b0001 
	Parameter waitcnv bound to: 4'b0010 
	Parameter timehi bound to: 4'b0011 
	Parameter higlitch bound to: 4'b0100 
	Parameter timelo bound to: 4'b0101 
	Parameter loglitch bound to: 4'b0110 
	Parameter endhi bound to: 4'b0111 
	Parameter save bound to: 4'b1000 
	Parameter delay bound to: 4'b1001 
	Parameter multiply bound to: 4'b1010 
	Parameter divbeg bound to: 4'b1011 
	Parameter divwait bound to: 4'b1100 
	Parameter endhi_old bound to: 4'b1101 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1/.Xil/Vivado-19532-sawtelles-lw1/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (2#1) [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1/.Xil/Vivado-19532-sawtelles-lw1/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [p:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:73]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 31 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 3 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 16 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 4 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'p:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [p:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:142]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (38#1) [p:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element div_wait_cnt_reg was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/TMP06.v:310]
WARNING: [Synth 8-3848] Net led in module/entity TMP06 does not have driver. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/TMP06.v:16]
INFO: [Synth 8-6155] done synthesizing module 'TMP06' (39#1) [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/TMP06.v:13]
INFO: [Synth 8-6157] synthesizing module 'okHost' [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/okLibrary.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (40#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (41#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (42#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39933]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.833000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 4.500000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (43#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39933]
WARNING: [Synth 8-7023] instance 'mmcm0' of module 'MMCME2_BASE' has 18 connections declared, but only 6 given [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/okLibrary.v:56]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (44#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (45#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (46#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (46#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (47#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (47#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (47#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (47#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (47#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (47#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (48#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39080]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39080]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39080]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39080]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized6' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized6' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized7' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6155] done synthesizing module 'GND' (51#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (52#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (53#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_v12_0' [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/okCoreHarness.v:12227]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39080]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (53#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39080]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (53#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (54#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39080]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (54#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39080]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (54#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized8' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized8' (54#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (54#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (55#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (56#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:74835]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:74835]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized2' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (57#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_v12_0' (58#1) [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/okCoreHarness.v:12227]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:11928]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:11928]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized9' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized9' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized27' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized28' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized10' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized10' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized11' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized11' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized29' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized29' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized30' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized30' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized31' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized31' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized32' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized32' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized33' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized33' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized34' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized34' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized35' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized35' (61#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:69793]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (62#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:69793]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (62#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized36' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized36' (62#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (62#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (63#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (63#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 6 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:1161]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:1162]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:1163]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:1164]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:1165]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[511] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[510] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[509] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[508] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[507] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[506] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[505] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[504] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[503] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[502] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[501] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[500] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[499] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[498] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[497] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[496] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[495] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[494] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[493] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[492] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[491] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[490] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[489] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[488] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[487] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[486] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[485] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[484] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[483] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[482] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[481] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[480] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[479] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[478] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[477] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[476] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[475] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[474] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[473] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[472] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[471] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[470] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[469] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[468] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[467] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[466] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[465] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[464] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[463] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[462] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[461] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[460] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[459] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[458] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[457] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[456] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[455] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[454] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[453] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[452] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[451] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[450] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[449] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[448] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[447] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[446] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[445] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[444] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[443] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[442] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[441] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[440] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[439] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[438] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[437] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[436] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[435] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[434] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[433] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[432] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[431] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[430] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[429] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[428] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[427] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[426] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[425] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[424] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[423] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[422] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[421] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[420] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[419] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[418] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[417] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[416] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[415] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[414] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
WARNING: [Synth 8-6014] Unused sequential element LED0BrightFIFO_reg[413] was removed.  [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:370]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design FlySongSRAM has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[29]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[28]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[27]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[25]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[24]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[15]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[14]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[13]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[12]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[11]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[10]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[9]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[8]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[7]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[6]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[5]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[4]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[3]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[2]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[1]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port ok1[0]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[30]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[29]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[27]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[26]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[15]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[14]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[13]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[12]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[11]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[10]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[9]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[8]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[7]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[6]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[5]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[4]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[3]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[2]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[1]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[0]
WARNING: [Synth 8-3331] design okWireIn has unconnected port ok1[30]
WARNING: [Synth 8-3331] design okWireIn has unconnected port ok1[29]
WARNING: [Synth 8-3331] design okWireIn has unconnected port ok1[26]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port backup
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port backup_marker
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port srst
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port wr_clk
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port wr_rst
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port rd_clk
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port rd_rst
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh[5]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh[4]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh[3]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh[2]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh[1]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh[0]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_assert[5]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_assert[4]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_assert[3]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_assert[2]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_assert[1]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_assert[0]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_negate[5]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_negate[4]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_negate[3]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_negate[2]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_negate[1]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_empty_thresh_negate[0]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh[5]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh[4]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh[3]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh[2]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh[1]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh[0]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_assert[5]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_assert[4]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_assert[3]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_assert[2]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_assert[1]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_assert[0]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_negate[5]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_negate[4]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_negate[3]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_negate[2]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_negate[1]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port prog_full_thresh_negate[0]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port int_clk
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port injectdbiterr
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port injectsbiterr
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port sleep
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port m_aclk
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port s_aclk
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port s_aresetn
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port m_aclk_en
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port s_aclk_en
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port s_axi_awaddr[31]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port s_axi_awaddr[30]
WARNING: [Synth 8-3331] design fifo_generator_v12_0 has unconnected port s_axi_awaddr[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 898.270 ; gain = 365.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 898.270 ; gain = 365.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 898.270 ; gain = 365.605
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_in0_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1/.Xil/Vivado-19532-sawtelles-lw1/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'temp/mul'
Finished Parsing XDC File [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1/.Xil/Vivado-19532-sawtelles-lw1/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'temp/mul'
Parsing XDC File [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:27]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:27]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:27]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:27]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:27]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:27]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:27]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:27]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'hi_in[0]' is not supported, ignoring it [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:62]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'hi_in[0]' is not supported, ignoring it [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc:63]
Finished Parsing XDC File [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/constrs_1/imports/96mic/xem7001.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FlySongSRAM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FlySongSRAM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1020.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  FDE => FDRE: 4 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAMB16 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1020.988 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'temp/mul' at clock pin 'CLK' is different from the actual clock period '20.830', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.988 ; gain = 488.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.988 ; gain = 488.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for temp/div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for temp/mul. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1020.988 ; gain = 488.324
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI'
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'd_dout_reg' and it is trimmed from '48' to '32' bits. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/TMP06.v:72]
WARNING: [Synth 8-3936] Found unconnected internal register 'tempvalues_reg' and it is trimmed from '96' to '88' bits. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:797]
INFO: [Synth 8-5546] ROM "wren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrAdr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'LEDstate_reg' in module 'FlySongSRAM'
INFO: [Synth 8-802] inferred FSM for state register 'tempstate_reg' in module 'FlySongSRAM'
INFO: [Synth 8-802] inferred FSM for state register 'po_state_reg' in module 'FlySongSRAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                 starthi |                          0000010 |                              001
                 startlo |                          0000100 |                              010
                 waitcnv |                          0001000 |                              011
                    data |                          0010000 |                              100
                 holdclk |                          0100000 |                              110
                    stop |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SPI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LEDstart |                               00 |                               00
                 LEDwait |                               01 |                               01
                 LEDnext |                               10 |                               10
                  LEDend |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LEDstate_reg' using encoding 'sequential' in module 'FlySongSRAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               latchtemp |                           000001 |                              000
                      ch |                           000010 |                              010
               hiCntsHOW |                           000100 |                              011
               hiCntsLOW |                           001000 |                              100
               loCntsHOW |                           010000 |                              101
               loCntsLOW |                           100000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tempstate_reg' using encoding 'one-hot' in module 'FlySongSRAM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1020.988 ; gain = 488.324
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized9) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized9) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'tempvalues_reg' and it is trimmed from '88' to '80' bits. [P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.srcs/sources_1/imports/96mic/FlySongSRAM.v:797]
INFO: [Synth 8-5546] ROM "wrAdr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design FlySongSRAM has port hi_muxsel driven by constant 0
INFO: [Synth 8-5784] Optimized 0 bits of RAM "datafifo_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\okHI/core0 /core0/\a0/pc0/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\okHI/core0 /core0/\a0/pc0/sync_interrupt_flop )
INFO: [Synth 8-3886] merging instance 'command_reg[0]' (FDE) to 'command_reg[3]'
INFO: [Synth 8-3886] merging instance 'command_reg[1]' (FDE) to 'command_reg[3]'
INFO: [Synth 8-3886] merging instance 'command_reg[2]' (FDE) to 'command_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[7]' (FDRE) to 'fifoout_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[6]' (FDRE) to 'fifoout_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[5]' (FDRE) to 'fifoout_reg[5]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[4]' (FDRE) to 'fifoout_reg[4]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[3]' (FDRE) to 'fifoout_reg[3]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[2]' (FDRE) to 'fifoout_reg[2]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[1]' (FDRE) to 'fifoout_reg[1]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[0]' (FDRE) to 'fifoout_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifoout_reg_rep[8]' (FDRE) to 'fifoout_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\command_reg[3] )
INFO: [Synth 8-3886] merging instance 'LEDptr_reg_rep[5]' (FDRE) to 'LEDptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'LEDptr_reg_rep[4]' (FDRE) to 'LEDptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'LEDptr_reg_rep[3]' (FDRE) to 'LEDptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'LEDptr_reg_rep[2]' (FDRE) to 'LEDptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'LEDptr_reg_rep[1]' (FDRE) to 'LEDptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'LEDptr_reg_rep[0]' (FDRE) to 'LEDptr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maxBuffer_reg[31] )
INFO: [Synth 8-3886] merging instance 'LEDptr_reg_rep[6]' (FDRE) to 'LEDptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'LEDptr_reg_rep[7]' (FDRE) to 'LEDptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'temp/testdatad_reg[60]' (FDE) to 'temp/testdatad_reg[45]'
INFO: [Synth 8-3886] merging instance 'temp/testdatad_reg[44]' (FDE) to 'temp/testdatad_reg[61]'
INFO: [Synth 8-3886] merging instance 'temp/testdatad_reg[61]' (FDE) to 'temp/testdatad_reg[62]'
INFO: [Synth 8-3886] merging instance 'temp/testdatad_reg[62]' (FDE) to 'temp/testdatad_reg[46]'
INFO: [Synth 8-3886] merging instance 'temp/testdatad_reg[46]' (FDE) to 'temp/testdatad_reg[63]'
INFO: [Synth 8-3886] merging instance 'temp/testdatad_reg[63]' (FDE) to 'temp/testdatad_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/\testdatad_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\command_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\okHI/core0 /core0/l233aa7bee2c916d8fab1c72e4c9ae55d_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc1/\cmd_d_reg[0] )
INFO: [Synth 8-3886] merging instance 'tempvalues_reg[60]' (FDE) to 'tempvalues_reg[45]'
INFO: [Synth 8-3886] merging instance 'tempvalues_reg[44]' (FDE) to 'tempvalues_reg[46]'
INFO: [Synth 8-3886] merging instance 'tempvalues_reg[61]' (FDE) to 'tempvalues_reg[46]'
INFO: [Synth 8-3886] merging instance 'tempvalues_reg[62]' (FDE) to 'tempvalues_reg[46]'
INFO: [Synth 8-3886] merging instance 'tempvalues_reg[46]' (FDE) to 'tempvalues_reg[47]'
INFO: [Synth 8-3886] merging instance 'tempvalues_reg[63]' (FDE) to 'tempvalues_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tempvalues_reg[47] )
INFO: [Synth 8-3886] merging instance 'adc1/cmd_d_reg[0]' (FDE) to 'adc1/cmd_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc1/\cmd_d_reg[1] )
WARNING: [Synth 8-3332] Sequential element (a0/pc0/sync_interrupt_flop) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (a0/pc0/sync_sleep_flop) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (l233aa7bee2c916d8fab1c72e4c9ae55d_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lff3d64fc8c56e1daea4118a6081cd348_reg) is unused and will be removed from module okCore.
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[0]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[1]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[2]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[3]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[4]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][2]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][3]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][4]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3886] merging instance 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[11]' (FD) to 'temp/div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/NEW_CODE.ND_DEL.nd_d1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[3].pipe_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[4].pipe_reg[4][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp/div/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[5].pipe_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo22/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo22/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo22/\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo20/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo20/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo20/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo22/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo20/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo22/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo20/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo22/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo20/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo22/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo21/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo24/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo22/\wirehold_reg[15] )
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[1]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[3]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[15]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[1]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[3]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[7]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[8]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[9]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[0]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[1]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[2]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[3]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[4]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[5]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[6]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[0]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[15]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[1]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[2]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[3]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[4]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[5]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[6]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[7]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[8]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[9]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[0]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[1]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[2]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[3]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[4]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[5]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[6]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[0]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[15]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[1]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[2]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[3]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[4]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[5]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[6]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[7]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[8]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[9]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[10]) is unused and will be removed from module okWireOut__2.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[11]) is unused and will be removed from module okWireOut__2.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[12]) is unused and will be removed from module okWireOut__2.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[13]) is unused and will be removed from module okWireOut__2.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[14]) is unused and will be removed from module okWireOut__2.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[15]) is unused and will be removed from module okWireOut__2.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[6]) is unused and will be removed from module okWireOut__2.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[7]) is unused and will be removed from module okWireOut__2.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[8]) is unused and will be removed from module okWireOut__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1020.988 ; gain = 488.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_822/datafifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:37 . Memory (MB): peak = 1020.988 ; gain = 488.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1020.988 ; gain = 488.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance datafifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:47 . Memory (MB): peak = 1072.559 ; gain = 539.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 1074.879 ; gain = 542.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 1074.879 ; gain = 542.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.879 ; gain = 542.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.879 ; gain = 542.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1074.879 ; gain = 542.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1074.879 ; gain = 542.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |mult_gen_0  |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |   153|
|4     |DNA_PORT    |     1|
|5     |DSP48E1     |     1|
|6     |DSP48E1_1   |     5|
|7     |DSP48E1_2   |     6|
|8     |LUT1        |   155|
|9     |LUT2        |   250|
|10    |LUT3        |   363|
|11    |LUT4        |   426|
|12    |LUT5        |   662|
|13    |LUT6        |  3172|
|14    |LUT6_2      |    50|
|15    |MMCME2_BASE |     1|
|16    |MUXCY       |    37|
|17    |MUXF7       |  1109|
|18    |MUXF8       |   514|
|19    |RAM128X1S   |     8|
|20    |RAM32M      |     4|
|21    |RAM64M      |    20|
|22    |RAM64X1D    |     4|
|23    |RAMB16      |     1|
|24    |RAMB18E1    |     1|
|25    |RAMB18E1_1  |     1|
|26    |RAMB18E1_2  |     1|
|27    |SRL16E      |   141|
|28    |SRLC32E     |     1|
|29    |XORCY       |    32|
|30    |FDCE        |   129|
|31    |FDE         |     4|
|32    |FDPE        |    44|
|33    |FDRE        | 11334|
|34    |FDSE        |    23|
|35    |IBUF        |    23|
|36    |IBUFG       |     1|
|37    |IOBUF       |    33|
|38    |OBUF        |    58|
|39    |OBUFT       |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1074.879 ; gain = 542.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:45 . Memory (MB): peak = 1074.879 ; gain = 419.496
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1074.879 ; gain = 542.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1986 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_in0_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1086.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 11 instances
  FDE => FDRE: 4 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances
  RAMB16 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
384 Infos, 328 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:02 . Memory (MB): peak = 1086.992 ; gain = 792.285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1086.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'P:/STERN/96CH_RECORDER/96chFlySongVersion2/FPGA/designFiles/FPGAwSRAM/FPGAwSRAM.runs/synth_1/FlySongSRAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FlySongSRAM_utilization_synth.rpt -pb FlySongSRAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 14:12:01 2022...
