#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May  2 16:15:25 2023
# Process ID: 7500
# Current directory: E:/IIT JODHPUR CLASS/4th SEM/Degital Design/Files/PingPong/PingPong.runs/synth_1
# Command line: vivado.exe -log main_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_module.tcl
# Log file: E:/IIT JODHPUR CLASS/4th SEM/Degital Design/Files/PingPong/PingPong.runs/synth_1/main_module.vds
# Journal file: E:/IIT JODHPUR CLASS/4th SEM/Degital Design/Files/PingPong/PingPong.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_module.tcl -notrace
Command: synth_design -top main_module -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 430.977 ; gain = 97.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/main_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'freq_divider' [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/freq_divider.v:22]
INFO: [Synth 8-6155] done synthesizing module 'freq_divider' (1#1) [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/freq_divider.v:22]
INFO: [Synth 8-6157] synthesizing module 'glow_led' [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/glow_led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'glow_led' (2#1) [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/glow_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'showSevenSegment' [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/showSevenSegment.v:24]
INFO: [Synth 8-6155] done synthesizing module 'showSevenSegment' (3#1) [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/showSevenSegment.v:24]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (4#1) [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/main_module.v:22]
WARNING: [Synth 8-3331] design freq_divider has unconnected port Diff1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 487.469 ; gain = 154.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 487.469 ; gain = 154.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 487.469 ; gain = 154.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/constrs_1/new/cf.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/constrs_1/new/cf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/constrs_1/new/cf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/IIT JODHPUR CLASS/4th SEM/Degital Design/Files/Digital_Safe/RPI_Addon.xdc]
Finished Parsing XDC File [E:/IIT JODHPUR CLASS/4th SEM/Degital Design/Files/Digital_Safe/RPI_Addon.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/IIT JODHPUR CLASS/4th SEM/Degital Design/Files/Digital_Safe/RPI_Addon.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.094 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.098 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 851.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 851.098 ; gain = 517.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 851.098 ; gain = 517.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 851.098 ; gain = 517.664
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Bled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'countB_reg[26:0]' into 'countA_reg[26:0]' [C:/Users/ASUS/Downloads/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs-20220506T102858Z-001/ping_pong_5_may.srcs/sources_1/new/main_module.v:115]
INFO: [Synth 8-5544] ROM "player" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "player" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scoreB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scoreA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 851.098 ; gain = 517.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module freq_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module glow_led 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "player" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'countA_reg[24]' (FDRE) to 'countA_reg[26]'
INFO: [Synth 8-3886] merging instance 'countA_reg[5]' (FDRE) to 'countA_reg[26]'
INFO: [Synth 8-3886] merging instance 'countA_reg[4]' (FDRE) to 'countA_reg[26]'
INFO: [Synth 8-3886] merging instance 'countA_reg[3]' (FDRE) to 'countA_reg[26]'
INFO: [Synth 8-3886] merging instance 'countA_reg[2]' (FDRE) to 'countA_reg[26]'
INFO: [Synth 8-3886] merging instance 'countA_reg[1]' (FDRE) to 'countA_reg[26]'
INFO: [Synth 8-3886] merging instance 'countA_reg[0]' (FDRE) to 'countA_reg[26]'
INFO: [Synth 8-3886] merging instance 'countA_reg[25]' (FDRE) to 'countA_reg[26]'
INFO: [Synth 8-3886] merging instance 'countA_reg[26]' (FDRE) to 'countA_reg[23]'
INFO: [Synth 8-3886] merging instance 'countA_reg[23]' (FDRE) to 'countA_reg[22]'
INFO: [Synth 8-3886] merging instance 'countA_reg[20]' (FDRE) to 'countA_reg[22]'
INFO: [Synth 8-3886] merging instance 'countA_reg[21]' (FDRE) to 'countA_reg[22]'
INFO: [Synth 8-3886] merging instance 'countA_reg[22]' (FDRE) to 'countA_reg[19]'
INFO: [Synth 8-3886] merging instance 'countA_reg[18]' (FDRE) to 'countA_reg[19]'
INFO: [Synth 8-3886] merging instance 'countA_reg[19]' (FDRE) to 'countA_reg[17]'
INFO: [Synth 8-3886] merging instance 'countA_reg[16]' (FDRE) to 'countA_reg[17]'
INFO: [Synth 8-3886] merging instance 'countA_reg[17]' (FDRE) to 'countA_reg[15]'
INFO: [Synth 8-3886] merging instance 'countA_reg[15]' (FDRE) to 'countA_reg[14]'
INFO: [Synth 8-3886] merging instance 'countA_reg[14]' (FDRE) to 'countA_reg[13]'
INFO: [Synth 8-3886] merging instance 'countA_reg[13]' (FDRE) to 'countA_reg[12]'
INFO: [Synth 8-3886] merging instance 'countA_reg[11]' (FDRE) to 'countA_reg[12]'
INFO: [Synth 8-3886] merging instance 'countA_reg[12]' (FDRE) to 'countA_reg[10]'
INFO: [Synth 8-3886] merging instance 'countA_reg[9]' (FDRE) to 'countA_reg[10]'
INFO: [Synth 8-3886] merging instance 'countA_reg[10]' (FDRE) to 'countA_reg[8]'
INFO: [Synth 8-3886] merging instance 'countA_reg[8]' (FDRE) to 'countA_reg[7]'
INFO: [Synth 8-3886] merging instance 'countA_reg[7]' (FDRE) to 'countA_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\countA_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 851.098 ; gain = 517.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 851.098 ; gain = 517.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 854.195 ; gain = 520.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     4|
|4     |LUT2   |     7|
|5     |LUT3   |     8|
|6     |LUT4   |    21|
|7     |LUT5   |    11|
|8     |LUT6   |    19|
|9     |FDRE   |    47|
|10    |FDSE   |     8|
|11    |IBUF   |     7|
|12    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   165|
|2     |  F      |freq_divider |    37|
|3     |  GL     |glow_led     |    22|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 864.773 ; gain = 167.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 864.773 ; gain = 531.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 867.328 ; gain = 546.930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/IIT JODHPUR CLASS/4th SEM/Degital Design/Files/PingPong/PingPong.runs/synth_1/main_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_module_utilization_synth.rpt -pb main_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  2 16:15:50 2023...
